
FreeRTOS-MutualExclution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007490  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08007620  08007620  00017620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007824  08007824  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007824  08007824  00017824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800782c  0800782c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800782c  0800782c  0001782c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007830  08007830  00017830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003590  20000078  080078ac  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003608  080078ac  00023608  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2f7  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a0  00000000  00000000  0003b39f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  0003eb40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e0  00000000  00000000  00040278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005033  00000000  00000000  00041858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b69  00000000  00000000  0004688b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010010d  00000000  00000000  000603f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00160501  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006948  00000000  00000000  00160554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007608 	.word	0x08007608

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007608 	.word	0x08007608

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, char* ptr, int len)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	b29a      	uxth	r2, r3
 8000584:	f04f 33ff 	mov.w	r3, #4294967295
 8000588:	68b9      	ldr	r1, [r7, #8]
 800058a:	4804      	ldr	r0, [pc, #16]	; (800059c <_write+0x28>)
 800058c:	f002 fcd4 	bl	8002f38 <HAL_UART_Transmit>
	return len;
 8000590:	687b      	ldr	r3, [r7, #4]
}
 8000592:	4618      	mov	r0, r3
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000094 	.word	0x20000094

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
   task1.name = "task1" ;
 80005a4:	4b22      	ldr	r3, [pc, #136]	; (8000630 <main+0x90>)
 80005a6:	4a23      	ldr	r2, [pc, #140]	; (8000634 <main+0x94>)
 80005a8:	601a      	str	r2, [r3, #0]
   task2.name = "task2" ;
 80005aa:	4b23      	ldr	r3, [pc, #140]	; (8000638 <main+0x98>)
 80005ac:	4a23      	ldr	r2, [pc, #140]	; (800063c <main+0x9c>)
 80005ae:	601a      	str	r2, [r3, #0]
   task3.name = "task3" ;
 80005b0:	4b23      	ldr	r3, [pc, #140]	; (8000640 <main+0xa0>)
 80005b2:	4a24      	ldr	r2, [pc, #144]	; (8000644 <main+0xa4>)
 80005b4:	601a      	str	r2, [r3, #0]

   task1.delay = 47;
 80005b6:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <main+0x90>)
 80005b8:	222f      	movs	r2, #47	; 0x2f
 80005ba:	605a      	str	r2, [r3, #4]
   task2.delay = 57;
 80005bc:	4b1e      	ldr	r3, [pc, #120]	; (8000638 <main+0x98>)
 80005be:	2239      	movs	r2, #57	; 0x39
 80005c0:	605a      	str	r2, [r3, #4]
   task3.delay = 89;
 80005c2:	4b1f      	ldr	r3, [pc, #124]	; (8000640 <main+0xa0>)
 80005c4:	2259      	movs	r2, #89	; 0x59
 80005c6:	605a      	str	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f000 fb60 	bl	8000c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f000 f854 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d0:	f000 f8d4 	bl	800077c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d4:	f000 f8a2 	bl	800071c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005d8:	f003 f9ee 	bl	80039b8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 80005dc:	481a      	ldr	r0, [pc, #104]	; (8000648 <main+0xa8>)
 80005de:	f003 fae2 	bl	8003ba6 <osMutexNew>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a19      	ldr	r2, [pc, #100]	; (800064c <main+0xac>)
 80005e6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005e8:	4a19      	ldr	r2, [pc, #100]	; (8000650 <main+0xb0>)
 80005ea:	2100      	movs	r1, #0
 80005ec:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0xb4>)
 80005ee:	f003 fa2d 	bl	8003a4c <osThreadNew>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a18      	ldr	r2, [pc, #96]	; (8000658 <main+0xb8>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* creation of myTask01 */
  myTask01Handle = osThreadNew(entry_Task, (void*) &task1, &myTask01_attributes);
 80005f8:	4a18      	ldr	r2, [pc, #96]	; (800065c <main+0xbc>)
 80005fa:	490d      	ldr	r1, [pc, #52]	; (8000630 <main+0x90>)
 80005fc:	4818      	ldr	r0, [pc, #96]	; (8000660 <main+0xc0>)
 80005fe:	f003 fa25 	bl	8003a4c <osThreadNew>
 8000602:	4603      	mov	r3, r0
 8000604:	4a17      	ldr	r2, [pc, #92]	; (8000664 <main+0xc4>)
 8000606:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(entry_Task, (void*) &task2, &myTask02_attributes);
 8000608:	4a17      	ldr	r2, [pc, #92]	; (8000668 <main+0xc8>)
 800060a:	490b      	ldr	r1, [pc, #44]	; (8000638 <main+0x98>)
 800060c:	4814      	ldr	r0, [pc, #80]	; (8000660 <main+0xc0>)
 800060e:	f003 fa1d 	bl	8003a4c <osThreadNew>
 8000612:	4603      	mov	r3, r0
 8000614:	4a15      	ldr	r2, [pc, #84]	; (800066c <main+0xcc>)
 8000616:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(entry_Task, (void*) &task3, &myTask03_attributes);
 8000618:	4a15      	ldr	r2, [pc, #84]	; (8000670 <main+0xd0>)
 800061a:	4909      	ldr	r1, [pc, #36]	; (8000640 <main+0xa0>)
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <main+0xc0>)
 800061e:	f003 fa15 	bl	8003a4c <osThreadNew>
 8000622:	4603      	mov	r3, r0
 8000624:	4a13      	ldr	r2, [pc, #76]	; (8000674 <main+0xd4>)
 8000626:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000628:	f003 f9ea 	bl	8003a00 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



  while (1)
 800062c:	e7fe      	b.n	800062c <main+0x8c>
 800062e:	bf00      	nop
 8000630:	2000012c 	.word	0x2000012c
 8000634:	0800765c 	.word	0x0800765c
 8000638:	20000134 	.word	0x20000134
 800063c:	08007664 	.word	0x08007664
 8000640:	2000013c 	.word	0x2000013c
 8000644:	0800766c 	.word	0x0800766c
 8000648:	08007734 	.word	0x08007734
 800064c:	20000128 	.word	0x20000128
 8000650:	080076a4 	.word	0x080076a4
 8000654:	08000849 	.word	0x08000849
 8000658:	20000118 	.word	0x20000118
 800065c:	080076c8 	.word	0x080076c8
 8000660:	08000bcd 	.word	0x08000bcd
 8000664:	2000011c 	.word	0x2000011c
 8000668:	080076ec 	.word	0x080076ec
 800066c:	20000120 	.word	0x20000120
 8000670:	08007710 	.word	0x08007710
 8000674:	20000124 	.word	0x20000124

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b096      	sub	sp, #88	; 0x58
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	2244      	movs	r2, #68	; 0x44
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f006 f828 	bl	80066dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	463b      	mov	r3, r7
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800069a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800069e:	f000 fde7 	bl	8001270 <HAL_PWREx_ControlVoltageScaling>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006a8:	f000 f8e8 	bl	800087c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b6:	2310      	movs	r3, #16
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006be:	2302      	movs	r3, #2
 80006c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006c2:	2301      	movs	r3, #1
 80006c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006c6:	230a      	movs	r3, #10
 80006c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006ca:	2307      	movs	r3, #7
 80006cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fe1e 	bl	800131c <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006e6:	f000 f8c9 	bl	800087c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ee:	2303      	movs	r3, #3
 80006f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006fe:	463b      	mov	r3, r7
 8000700:	2104      	movs	r1, #4
 8000702:	4618      	mov	r0, r3
 8000704:	f001 f9e6 	bl	8001ad4 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800070e:	f000 f8b5 	bl	800087c <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3758      	adds	r7, #88	; 0x58
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000720:	4b14      	ldr	r3, [pc, #80]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000722:	4a15      	ldr	r2, [pc, #84]	; (8000778 <MX_USART2_UART_Init+0x5c>)
 8000724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000726:	4b13      	ldr	r3, [pc, #76]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800072c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_USART2_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_USART2_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_USART2_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	; (8000774 <MX_USART2_UART_Init+0x58>)
 8000760:	f002 fb9c 	bl	8002e9c <HAL_UART_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800076a:	f000 f887 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000094 	.word	0x20000094
 8000778:	40004400 	.word	0x40004400

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08a      	sub	sp, #40	; 0x28
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000792:	4b2b      	ldr	r3, [pc, #172]	; (8000840 <MX_GPIO_Init+0xc4>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	4a2a      	ldr	r2, [pc, #168]	; (8000840 <MX_GPIO_Init+0xc4>)
 8000798:	f043 0304 	orr.w	r3, r3, #4
 800079c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800079e:	4b28      	ldr	r3, [pc, #160]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	f003 0304 	and.w	r3, r3, #4
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007aa:	4b25      	ldr	r3, [pc, #148]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	4a24      	ldr	r2, [pc, #144]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007b6:	4b22      	ldr	r3, [pc, #136]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	4a1e      	ldr	r2, [pc, #120]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ce:	4b1c      	ldr	r3, [pc, #112]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	4b19      	ldr	r3, [pc, #100]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e6:	4b16      	ldr	r3, [pc, #88]	; (8000840 <MX_GPIO_Init+0xc4>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2120      	movs	r1, #32
 80007f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007fa:	f000 fd13 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000804:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	4619      	mov	r1, r3
 8000814:	480b      	ldr	r0, [pc, #44]	; (8000844 <MX_GPIO_Init+0xc8>)
 8000816:	f000 fb5b 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800081a:	2320      	movs	r3, #32
 800081c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081e:	2301      	movs	r3, #1
 8000820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000826:	2300      	movs	r3, #0
 8000828:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	4619      	mov	r1, r3
 8000830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000834:	f000 fb4c 	bl	8000ed0 <HAL_GPIO_Init>

}
 8000838:	bf00      	nop
 800083a:	3728      	adds	r7, #40	; 0x28
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40021000 	.word	0x40021000
 8000844:	48000800 	.word	0x48000800

08000848 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000850:	2001      	movs	r0, #1
 8000852:	f003 f98d 	bl	8003b70 <osDelay>
 8000856:	e7fb      	b.n	8000850 <StartDefaultTask+0x8>

08000858 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a04      	ldr	r2, [pc, #16]	; (8000878 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d101      	bne.n	800086e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800086a:	f000 fa2f 	bl	8000ccc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40014400 	.word	0x40014400

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	e7fe      	b.n	8000884 <Error_Handler+0x8>
	...

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <HAL_MspInit+0x4c>)
 8000890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000892:	4a10      	ldr	r2, [pc, #64]	; (80008d4 <HAL_MspInit+0x4c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6613      	str	r3, [r2, #96]	; 0x60
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <HAL_MspInit+0x4c>)
 800089c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <HAL_MspInit+0x4c>)
 80008a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008aa:	4a0a      	ldr	r2, [pc, #40]	; (80008d4 <HAL_MspInit+0x4c>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b0:	6593      	str	r3, [r2, #88]	; 0x58
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <HAL_MspInit+0x4c>)
 80008b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	210f      	movs	r1, #15
 80008c2:	f06f 0001 	mvn.w	r0, #1
 80008c6:	f000 fad9 	bl	8000e7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000

080008d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b0ac      	sub	sp, #176	; 0xb0
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2288      	movs	r2, #136	; 0x88
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f005 feef 	bl	80066dc <memset>
  if(huart->Instance==USART2)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a21      	ldr	r2, [pc, #132]	; (8000988 <HAL_UART_MspInit+0xb0>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d13b      	bne.n	8000980 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000908:	2302      	movs	r3, #2
 800090a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800090c:	2300      	movs	r3, #0
 800090e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4618      	mov	r0, r3
 8000916:	f001 fb33 	bl	8001f80 <HAL_RCCEx_PeriphCLKConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000920:	f7ff ffac 	bl	800087c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000924:	4b19      	ldr	r3, [pc, #100]	; (800098c <HAL_UART_MspInit+0xb4>)
 8000926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000928:	4a18      	ldr	r2, [pc, #96]	; (800098c <HAL_UART_MspInit+0xb4>)
 800092a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800092e:	6593      	str	r3, [r2, #88]	; 0x58
 8000930:	4b16      	ldr	r3, [pc, #88]	; (800098c <HAL_UART_MspInit+0xb4>)
 8000932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <HAL_UART_MspInit+0xb4>)
 800093e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000940:	4a12      	ldr	r2, [pc, #72]	; (800098c <HAL_UART_MspInit+0xb4>)
 8000942:	f043 0301 	orr.w	r3, r3, #1
 8000946:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000948:	4b10      	ldr	r3, [pc, #64]	; (800098c <HAL_UART_MspInit+0xb4>)
 800094a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000954:	230c      	movs	r3, #12
 8000956:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096c:	2307      	movs	r3, #7
 800096e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000976:	4619      	mov	r1, r3
 8000978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097c:	f000 faa8 	bl	8000ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000980:	bf00      	nop
 8000982:	37b0      	adds	r7, #176	; 0xb0
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40004400 	.word	0x40004400
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80009a0:	2200      	movs	r2, #0
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	2019      	movs	r0, #25
 80009a6:	f000 fa69 	bl	8000e7c <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80009aa:	2019      	movs	r0, #25
 80009ac:	f000 fa82 	bl	8000eb4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <HAL_InitTick+0x9c>)
 80009b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009b4:	4a1d      	ldr	r2, [pc, #116]	; (8000a2c <HAL_InitTick+0x9c>)
 80009b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ba:	6613      	str	r3, [r2, #96]	; 0x60
 80009bc:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <HAL_InitTick+0x9c>)
 80009be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009c8:	f107 0210 	add.w	r2, r7, #16
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4611      	mov	r1, r2
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fa42 	bl	8001e5c <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009d8:	f001 fa2a 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 80009dc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009e0:	4a13      	ldr	r2, [pc, #76]	; (8000a30 <HAL_InitTick+0xa0>)
 80009e2:	fba2 2303 	umull	r2, r3, r2, r3
 80009e6:	0c9b      	lsrs	r3, r3, #18
 80009e8:	3b01      	subs	r3, #1
 80009ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80009ec:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <HAL_InitTick+0xa4>)
 80009ee:	4a12      	ldr	r2, [pc, #72]	; (8000a38 <HAL_InitTick+0xa8>)
 80009f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <HAL_InitTick+0xa4>)
 80009f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f8:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80009fa:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <HAL_InitTick+0xa4>)
 80009fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fe:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <HAL_InitTick+0xa4>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <HAL_InitTick+0xa4>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8000a0c:	4809      	ldr	r0, [pc, #36]	; (8000a34 <HAL_InitTick+0xa4>)
 8000a0e:	f001 ff73 	bl	80028f8 <HAL_TIM_Base_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d104      	bne.n	8000a22 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8000a18:	4806      	ldr	r0, [pc, #24]	; (8000a34 <HAL_InitTick+0xa4>)
 8000a1a:	f001 ffcf 	bl	80029bc <HAL_TIM_Base_Start_IT>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	e000      	b.n	8000a24 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3730      	adds	r7, #48	; 0x30
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	431bde83 	.word	0x431bde83
 8000a34:	20000144 	.word	0x20000144
 8000a38:	40014400 	.word	0x40014400

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <NMI_Handler+0x4>

08000a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a46:	e7fe      	b.n	8000a46 <HardFault_Handler+0x4>

08000a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <MemManage_Handler+0x4>

08000a4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <BusFault_Handler+0x4>

08000a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <UsageFault_Handler+0x4>

08000a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000a6c:	4802      	ldr	r0, [pc, #8]	; (8000a78 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000a6e:	f002 f815 	bl	8002a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000144 	.word	0x20000144

08000a7c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	e00a      	b.n	8000aa4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a8e:	f3af 8000 	nop.w
 8000a92:	4601      	mov	r1, r0
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	60ba      	str	r2, [r7, #8]
 8000a9a:	b2ca      	uxtb	r2, r1
 8000a9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	dbf0      	blt.n	8000a8e <_read+0x12>
	}

return len;
 8000aac:	687b      	ldr	r3, [r7, #4]
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3718      	adds	r7, #24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	b083      	sub	sp, #12
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]
	return -1;
 8000abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
 8000ad6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ade:	605a      	str	r2, [r3, #4]
	return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <_isatty>:

int _isatty(int file)
{
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
	return 1;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
	return 0;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b28:	4a14      	ldr	r2, [pc, #80]	; (8000b7c <_sbrk+0x5c>)
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <_sbrk+0x60>)
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b34:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d102      	bne.n	8000b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <_sbrk+0x64>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <_sbrk+0x68>)
 8000b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <_sbrk+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d207      	bcs.n	8000b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b50:	f005 fd8c 	bl	800666c <__errno>
 8000b54:	4603      	mov	r3, r0
 8000b56:	220c      	movs	r2, #12
 8000b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5e:	e009      	b.n	8000b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b60:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <_sbrk+0x64>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <_sbrk+0x64>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	4a05      	ldr	r2, [pc, #20]	; (8000b84 <_sbrk+0x64>)
 8000b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20018000 	.word	0x20018000
 8000b80:	00000400 	.word	0x00000400
 8000b84:	20000190 	.word	0x20000190
 8000b88:	20003608 	.word	0x20003608

08000b8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <SystemInit+0x20>)
 8000b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <SystemInit+0x20>)
 8000b98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <printTask>:

extern osMutexId_t myMutex01Handle;
static int GlobalFlag = 1;

void printTask(char* name)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
	printf("Hi! My name is %s!\r\n\n",name);
 8000bb8:	6879      	ldr	r1, [r7, #4]
 8000bba:	4803      	ldr	r0, [pc, #12]	; (8000bc8 <printTask+0x18>)
 8000bbc:	f005 fd96 	bl	80066ec <iprintf>
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	08007674 	.word	0x08007674

08000bcc <entry_Task>:



/* USER CODE END Header_entry_Task01 */
void entry_Task(void *argument) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN entry_Task01 */

	PrintTask *task = (PrintTask*) argument;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]
#ifdef USE_MUTEX
	  osMutexAcquire(myMutex01Handle, osWaitForever);
#endif

#ifdef USE_CRIT_SEC
	  int flag = 1;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
	  while (flag == 1) {
 8000bdc:	e00c      	b.n	8000bf8 <entry_Task+0x2c>
			taskENTER_CRITICAL();
 8000bde:	f005 fa39 	bl	8006054 <vPortEnterCritical>
			flag = GlobalFlag;
 8000be2:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <entry_Task+0x68>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	617b      	str	r3, [r7, #20]
			if (flag == 0) {
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d104      	bne.n	8000bf8 <entry_Task+0x2c>
				GlobalFlag = 1;
 8000bee:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <entry_Task+0x68>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	601a      	str	r2, [r3, #0]
				taskEXIT_CRITICAL();
 8000bf4:	f005 fa5e 	bl	80060b4 <vPortExitCritical>
	  while (flag == 1) {
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d0ef      	beq.n	8000bde <entry_Task+0x12>
			}
	  }
#endif
				for (int i = 0; i < 3; i++) {
 8000bfe:	2300      	movs	r3, #0
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	e00c      	b.n	8000c1e <entry_Task+0x52>
					printTask(task->name);
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff ffd1 	bl	8000bb0 <printTask>
					osDelay(task->delay);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f002 ffac 	bl	8003b70 <osDelay>
				for (int i = 0; i < 3; i++) {
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	613b      	str	r3, [r7, #16]
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	ddef      	ble.n	8000c04 <entry_Task+0x38>
				}

#ifdef USE_CRIT_SEC
				GlobalFlag = 0;
 8000c24:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <entry_Task+0x68>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]

#ifdef USE_MUTEX
	  osMutexRelease(myMutex01Handle);
#endif

		osDelay(1);
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f002 ffa0 	bl	8003b70 <osDelay>
	for (;;) {
 8000c30:	e7d2      	b.n	8000bd8 <entry_Task+0xc>
 8000c32:	bf00      	nop
 8000c34:	20000004 	.word	0x20000004

08000c38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c3c:	f7ff ffa6 	bl	8000b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c40:	480c      	ldr	r0, [pc, #48]	; (8000c74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c42:	490d      	ldr	r1, [pc, #52]	; (8000c78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c44:	4a0d      	ldr	r2, [pc, #52]	; (8000c7c <LoopForever+0xe>)
  movs r3, #0
 8000c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c48:	e002      	b.n	8000c50 <LoopCopyDataInit>

08000c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4e:	3304      	adds	r3, #4

08000c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c54:	d3f9      	bcc.n	8000c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c56:	4a0a      	ldr	r2, [pc, #40]	; (8000c80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c58:	4c0a      	ldr	r4, [pc, #40]	; (8000c84 <LoopForever+0x16>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c5c:	e001      	b.n	8000c62 <LoopFillZerobss>

08000c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c60:	3204      	adds	r2, #4

08000c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c64:	d3fb      	bcc.n	8000c5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c66:	f005 fd07 	bl	8006678 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c6a:	f7ff fc99 	bl	80005a0 <main>

08000c6e <LoopForever>:

LoopForever:
    b LoopForever
 8000c6e:	e7fe      	b.n	8000c6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c78:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c7c:	08007834 	.word	0x08007834
  ldr r2, =_sbss
 8000c80:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c84:	20003608 	.word	0x20003608

08000c88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC1_2_IRQHandler>
	...

08000c8c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c96:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <HAL_Init+0x3c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a0b      	ldr	r2, [pc, #44]	; (8000cc8 <HAL_Init+0x3c>)
 8000c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	f000 f8df 	bl	8000e66 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ca8:	200f      	movs	r0, #15
 8000caa:	f7ff fe71 	bl	8000990 <HAL_InitTick>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d002      	beq.n	8000cba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	71fb      	strb	r3, [r7, #7]
 8000cb8:	e001      	b.n	8000cbe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cba:	f7ff fde5 	bl	8000888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40022000 	.word	0x40022000

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_IncTick+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a04      	ldr	r2, [pc, #16]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	2000000c 	.word	0x2000000c
 8000cf0:	20000194 	.word	0x20000194

08000cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	; (8000d08 <HAL_GetTick+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20000194 	.word	0x20000194

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db0b      	blt.n	8000d9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f003 021f 	and.w	r2, r3, #31
 8000d88:	4907      	ldr	r1, [pc, #28]	; (8000da8 <__NVIC_EnableIRQ+0x38>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	2001      	movs	r0, #1
 8000d92:	fa00 f202 	lsl.w	r2, r0, r2
 8000d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e100 	.word	0xe000e100

08000dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	db0a      	blt.n	8000dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	490c      	ldr	r1, [pc, #48]	; (8000df8 <__NVIC_SetPriority+0x4c>)
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	0112      	lsls	r2, r2, #4
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	440b      	add	r3, r1
 8000dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd4:	e00a      	b.n	8000dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4908      	ldr	r1, [pc, #32]	; (8000dfc <__NVIC_SetPriority+0x50>)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	3b04      	subs	r3, #4
 8000de4:	0112      	lsls	r2, r2, #4
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	440b      	add	r3, r1
 8000dea:	761a      	strb	r2, [r3, #24]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000e100 	.word	0xe000e100
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	; 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f1c3 0307 	rsb	r3, r3, #7
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	bf28      	it	cs
 8000e1e:	2304      	movcs	r3, #4
 8000e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	d902      	bls.n	8000e30 <NVIC_EncodePriority+0x30>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3b03      	subs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <NVIC_EncodePriority+0x32>
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	f04f 32ff 	mov.w	r2, #4294967295
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	401a      	ands	r2, r3
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e48:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e52:	43d9      	mvns	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	4313      	orrs	r3, r2
         );
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3724      	adds	r7, #36	; 0x24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ff4c 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e8e:	f7ff ff61 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000e92:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	68b9      	ldr	r1, [r7, #8]
 8000e98:	6978      	ldr	r0, [r7, #20]
 8000e9a:	f7ff ffb1 	bl	8000e00 <NVIC_EncodePriority>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff80 	bl	8000dac <__NVIC_SetPriority>
}
 8000eac:	bf00      	nop
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff54 	bl	8000d70 <__NVIC_EnableIRQ>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ede:	e17f      	b.n	80011e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 8171 	beq.w	80011da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d005      	beq.n	8000f10 <HAL_GPIO_Init+0x40>
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d130      	bne.n	8000f72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f46:	2201      	movs	r2, #1
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4013      	ands	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	091b      	lsrs	r3, r3, #4
 8000f5c:	f003 0201 	and.w	r2, r3, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0303 	and.w	r3, r3, #3
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d118      	bne.n	8000fb0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f84:	2201      	movs	r2, #1
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	08db      	lsrs	r3, r3, #3
 8000f9a:	f003 0201 	and.w	r2, r3, #1
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0303 	and.w	r3, r3, #3
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d017      	beq.n	8000fec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d123      	bne.n	8001040 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	08da      	lsrs	r2, r3, #3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3208      	adds	r2, #8
 8001000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	f003 0307 	and.w	r3, r3, #7
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	220f      	movs	r2, #15
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	691a      	ldr	r2, [r3, #16]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	08da      	lsrs	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3208      	adds	r2, #8
 800103a:	6939      	ldr	r1, [r7, #16]
 800103c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	2203      	movs	r2, #3
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0203 	and.w	r2, r3, #3
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800107c:	2b00      	cmp	r3, #0
 800107e:	f000 80ac 	beq.w	80011da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	4b5f      	ldr	r3, [pc, #380]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001086:	4a5e      	ldr	r2, [pc, #376]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6613      	str	r3, [r2, #96]	; 0x60
 800108e:	4b5c      	ldr	r3, [pc, #368]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800109a:	4a5a      	ldr	r2, [pc, #360]	; (8001204 <HAL_GPIO_Init+0x334>)
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	089b      	lsrs	r3, r3, #2
 80010a0:	3302      	adds	r3, #2
 80010a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	f003 0303 	and.w	r3, r3, #3
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	220f      	movs	r2, #15
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43db      	mvns	r3, r3
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010c4:	d025      	beq.n	8001112 <HAL_GPIO_Init+0x242>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a4f      	ldr	r2, [pc, #316]	; (8001208 <HAL_GPIO_Init+0x338>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d01f      	beq.n	800110e <HAL_GPIO_Init+0x23e>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4e      	ldr	r2, [pc, #312]	; (800120c <HAL_GPIO_Init+0x33c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d019      	beq.n	800110a <HAL_GPIO_Init+0x23a>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4d      	ldr	r2, [pc, #308]	; (8001210 <HAL_GPIO_Init+0x340>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d013      	beq.n	8001106 <HAL_GPIO_Init+0x236>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4c      	ldr	r2, [pc, #304]	; (8001214 <HAL_GPIO_Init+0x344>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d00d      	beq.n	8001102 <HAL_GPIO_Init+0x232>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4b      	ldr	r2, [pc, #300]	; (8001218 <HAL_GPIO_Init+0x348>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d007      	beq.n	80010fe <HAL_GPIO_Init+0x22e>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4a      	ldr	r2, [pc, #296]	; (800121c <HAL_GPIO_Init+0x34c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d101      	bne.n	80010fa <HAL_GPIO_Init+0x22a>
 80010f6:	2306      	movs	r3, #6
 80010f8:	e00c      	b.n	8001114 <HAL_GPIO_Init+0x244>
 80010fa:	2307      	movs	r3, #7
 80010fc:	e00a      	b.n	8001114 <HAL_GPIO_Init+0x244>
 80010fe:	2305      	movs	r3, #5
 8001100:	e008      	b.n	8001114 <HAL_GPIO_Init+0x244>
 8001102:	2304      	movs	r3, #4
 8001104:	e006      	b.n	8001114 <HAL_GPIO_Init+0x244>
 8001106:	2303      	movs	r3, #3
 8001108:	e004      	b.n	8001114 <HAL_GPIO_Init+0x244>
 800110a:	2302      	movs	r3, #2
 800110c:	e002      	b.n	8001114 <HAL_GPIO_Init+0x244>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <HAL_GPIO_Init+0x244>
 8001112:	2300      	movs	r3, #0
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	f002 0203 	and.w	r2, r2, #3
 800111a:	0092      	lsls	r2, r2, #2
 800111c:	4093      	lsls	r3, r2
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	4313      	orrs	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001124:	4937      	ldr	r1, [pc, #220]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	089b      	lsrs	r3, r3, #2
 800112a:	3302      	adds	r3, #2
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001132:	4b3b      	ldr	r3, [pc, #236]	; (8001220 <HAL_GPIO_Init+0x350>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001156:	4a32      	ldr	r2, [pc, #200]	; (8001220 <HAL_GPIO_Init+0x350>)
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800115c:	4b30      	ldr	r3, [pc, #192]	; (8001220 <HAL_GPIO_Init+0x350>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001180:	4a27      	ldr	r2, [pc, #156]	; (8001220 <HAL_GPIO_Init+0x350>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <HAL_GPIO_Init+0x350>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011aa:	4a1d      	ldr	r2, [pc, #116]	; (8001220 <HAL_GPIO_Init+0x350>)
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <HAL_GPIO_Init+0x350>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <HAL_GPIO_Init+0x350>)
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	3301      	adds	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fa22 f303 	lsr.w	r3, r2, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f47f ae78 	bne.w	8000ee0 <HAL_GPIO_Init+0x10>
  }
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	371c      	adds	r7, #28
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000
 8001204:	40010000 	.word	0x40010000
 8001208:	48000400 	.word	0x48000400
 800120c:	48000800 	.word	0x48000800
 8001210:	48000c00 	.word	0x48000c00
 8001214:	48001000 	.word	0x48001000
 8001218:	48001400 	.word	0x48001400
 800121c:	48001800 	.word	0x48001800
 8001220:	40010400 	.word	0x40010400

08001224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
 8001230:	4613      	mov	r3, r2
 8001232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001234:	787b      	ldrb	r3, [r7, #1]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001240:	e002      	b.n	8001248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <HAL_PWREx_GetVoltageRange+0x18>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40007000 	.word	0x40007000

08001270 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800127e:	d130      	bne.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001280:	4b23      	ldr	r3, [pc, #140]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800128c:	d038      	beq.n	8001300 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800128e:	4b20      	ldr	r3, [pc, #128]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001296:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001298:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800129c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800129e:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2232      	movs	r2, #50	; 0x32
 80012a4:	fb02 f303 	mul.w	r3, r2, r3
 80012a8:	4a1b      	ldr	r2, [pc, #108]	; (8001318 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80012aa:	fba2 2303 	umull	r2, r3, r2, r3
 80012ae:	0c9b      	lsrs	r3, r3, #18
 80012b0:	3301      	adds	r3, #1
 80012b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012b4:	e002      	b.n	80012bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	3b01      	subs	r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012bc:	4b14      	ldr	r3, [pc, #80]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012be:	695b      	ldr	r3, [r3, #20]
 80012c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012c8:	d102      	bne.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f2      	bne.n	80012b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012d0:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012dc:	d110      	bne.n	8001300 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e00f      	b.n	8001302 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012e2:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ee:	d007      	beq.n	8001300 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012f8:	4a05      	ldr	r2, [pc, #20]	; (8001310 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40007000 	.word	0x40007000
 8001314:	20000000 	.word	0x20000000
 8001318:	431bde83 	.word	0x431bde83

0800131c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e3ca      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800132e:	4b97      	ldr	r3, [pc, #604]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
 8001336:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001338:	4b94      	ldr	r3, [pc, #592]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0310 	and.w	r3, r3, #16
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 80e4 	beq.w	8001518 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d007      	beq.n	8001366 <HAL_RCC_OscConfig+0x4a>
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	2b0c      	cmp	r3, #12
 800135a:	f040 808b 	bne.w	8001474 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	2b01      	cmp	r3, #1
 8001362:	f040 8087 	bne.w	8001474 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001366:	4b89      	ldr	r3, [pc, #548]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d005      	beq.n	800137e <HAL_RCC_OscConfig+0x62>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e3a2      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	4b82      	ldr	r3, [pc, #520]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	2b00      	cmp	r3, #0
 800138c:	d004      	beq.n	8001398 <HAL_RCC_OscConfig+0x7c>
 800138e:	4b7f      	ldr	r3, [pc, #508]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001396:	e005      	b.n	80013a4 <HAL_RCC_OscConfig+0x88>
 8001398:	4b7c      	ldr	r3, [pc, #496]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800139a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800139e:	091b      	lsrs	r3, r3, #4
 80013a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d223      	bcs.n	80013f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fd87 	bl	8001ec0 <RCC_SetFlashLatencyFromMSIRange>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e383      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013bc:	4b73      	ldr	r3, [pc, #460]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a72      	ldr	r2, [pc, #456]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013c2:	f043 0308 	orr.w	r3, r3, #8
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	4b70      	ldr	r3, [pc, #448]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	496d      	ldr	r1, [pc, #436]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013da:	4b6c      	ldr	r3, [pc, #432]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	4968      	ldr	r1, [pc, #416]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	604b      	str	r3, [r1, #4]
 80013ee:	e025      	b.n	800143c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013f0:	4b66      	ldr	r3, [pc, #408]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a65      	ldr	r2, [pc, #404]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013f6:	f043 0308 	orr.w	r3, r3, #8
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	4b63      	ldr	r3, [pc, #396]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	4960      	ldr	r1, [pc, #384]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800140a:	4313      	orrs	r3, r2
 800140c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800140e:	4b5f      	ldr	r3, [pc, #380]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	495b      	ldr	r1, [pc, #364]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800141e:	4313      	orrs	r3, r2
 8001420:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d109      	bne.n	800143c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fd47 	bl	8001ec0 <RCC_SetFlashLatencyFromMSIRange>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e343      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800143c:	f000 fc4a 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001440:	4602      	mov	r2, r0
 8001442:	4b52      	ldr	r3, [pc, #328]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	091b      	lsrs	r3, r3, #4
 8001448:	f003 030f 	and.w	r3, r3, #15
 800144c:	4950      	ldr	r1, [pc, #320]	; (8001590 <HAL_RCC_OscConfig+0x274>)
 800144e:	5ccb      	ldrb	r3, [r1, r3]
 8001450:	f003 031f 	and.w	r3, r3, #31
 8001454:	fa22 f303 	lsr.w	r3, r2, r3
 8001458:	4a4e      	ldr	r2, [pc, #312]	; (8001594 <HAL_RCC_OscConfig+0x278>)
 800145a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800145c:	4b4e      	ldr	r3, [pc, #312]	; (8001598 <HAL_RCC_OscConfig+0x27c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fa95 	bl	8000990 <HAL_InitTick>
 8001466:	4603      	mov	r3, r0
 8001468:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d052      	beq.n	8001516 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	e327      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d032      	beq.n	80014e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800147c:	4b43      	ldr	r3, [pc, #268]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a42      	ldr	r2, [pc, #264]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001488:	f7ff fc34 	bl	8000cf4 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001490:	f7ff fc30 	bl	8000cf4 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e310      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014a2:	4b3a      	ldr	r3, [pc, #232]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ae:	4b37      	ldr	r3, [pc, #220]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a36      	ldr	r2, [pc, #216]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014b4:	f043 0308 	orr.w	r3, r3, #8
 80014b8:	6013      	str	r3, [r2, #0]
 80014ba:	4b34      	ldr	r3, [pc, #208]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	4931      	ldr	r1, [pc, #196]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014cc:	4b2f      	ldr	r3, [pc, #188]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	492c      	ldr	r1, [pc, #176]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014dc:	4313      	orrs	r3, r2
 80014de:	604b      	str	r3, [r1, #4]
 80014e0:	e01a      	b.n	8001518 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a29      	ldr	r2, [pc, #164]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014e8:	f023 0301 	bic.w	r3, r3, #1
 80014ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014ee:	f7ff fc01 	bl	8000cf4 <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014f6:	f7ff fbfd 	bl	8000cf4 <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e2dd      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1f0      	bne.n	80014f6 <HAL_RCC_OscConfig+0x1da>
 8001514:	e000      	b.n	8001518 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001516:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b00      	cmp	r3, #0
 8001522:	d074      	beq.n	800160e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	2b08      	cmp	r3, #8
 8001528:	d005      	beq.n	8001536 <HAL_RCC_OscConfig+0x21a>
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	2b0c      	cmp	r3, #12
 800152e:	d10e      	bne.n	800154e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b03      	cmp	r3, #3
 8001534:	d10b      	bne.n	800154e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d064      	beq.n	800160c <HAL_RCC_OscConfig+0x2f0>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d160      	bne.n	800160c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e2ba      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x24a>
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0b      	ldr	r2, [pc, #44]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800155e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e026      	b.n	80015b4 <HAL_RCC_OscConfig+0x298>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800156e:	d115      	bne.n	800159c <HAL_RCC_OscConfig+0x280>
 8001570:	4b06      	ldr	r3, [pc, #24]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a05      	ldr	r2, [pc, #20]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001576:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b03      	ldr	r3, [pc, #12]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a02      	ldr	r2, [pc, #8]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001586:	6013      	str	r3, [r2, #0]
 8001588:	e014      	b.n	80015b4 <HAL_RCC_OscConfig+0x298>
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000
 8001590:	08007744 	.word	0x08007744
 8001594:	20000000 	.word	0x20000000
 8001598:	20000008 	.word	0x20000008
 800159c:	4ba0      	ldr	r3, [pc, #640]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a9f      	ldr	r2, [pc, #636]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b9d      	ldr	r3, [pc, #628]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a9c      	ldr	r2, [pc, #624]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d013      	beq.n	80015e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015bc:	f7ff fb9a 	bl	8000cf4 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c4:	f7ff fb96 	bl	8000cf4 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b64      	cmp	r3, #100	; 0x64
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e276      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d6:	4b92      	ldr	r3, [pc, #584]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x2a8>
 80015e2:	e014      	b.n	800160e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e4:	f7ff fb86 	bl	8000cf4 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ec:	f7ff fb82 	bl	8000cf4 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b64      	cmp	r3, #100	; 0x64
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e262      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015fe:	4b88      	ldr	r3, [pc, #544]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1f0      	bne.n	80015ec <HAL_RCC_OscConfig+0x2d0>
 800160a:	e000      	b.n	800160e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d060      	beq.n	80016dc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d005      	beq.n	800162c <HAL_RCC_OscConfig+0x310>
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d119      	bne.n	800165a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b02      	cmp	r3, #2
 800162a:	d116      	bne.n	800165a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800162c:	4b7c      	ldr	r3, [pc, #496]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <HAL_RCC_OscConfig+0x328>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e23f      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001644:	4b76      	ldr	r3, [pc, #472]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	061b      	lsls	r3, r3, #24
 8001652:	4973      	ldr	r1, [pc, #460]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001654:	4313      	orrs	r3, r2
 8001656:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001658:	e040      	b.n	80016dc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d023      	beq.n	80016aa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001662:	4b6f      	ldr	r3, [pc, #444]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a6e      	ldr	r2, [pc, #440]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800166c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166e:	f7ff fb41 	bl	8000cf4 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001676:	f7ff fb3d 	bl	8000cf4 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e21d      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001688:	4b65      	ldr	r3, [pc, #404]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001694:	4b62      	ldr	r3, [pc, #392]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691b      	ldr	r3, [r3, #16]
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	495f      	ldr	r1, [pc, #380]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
 80016a8:	e018      	b.n	80016dc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016aa:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a5c      	ldr	r2, [pc, #368]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b6:	f7ff fb1d 	bl	8000cf4 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016be:	f7ff fb19 	bl	8000cf4 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e1f9      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d0:	4b53      	ldr	r3, [pc, #332]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f0      	bne.n	80016be <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d03c      	beq.n	8001762 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d01c      	beq.n	800172a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016f0:	4b4b      	ldr	r3, [pc, #300]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f6:	4a4a      	ldr	r2, [pc, #296]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001700:	f7ff faf8 	bl	8000cf4 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001708:	f7ff faf4 	bl	8000cf4 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e1d4      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800171a:	4b41      	ldr	r3, [pc, #260]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800171c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0ef      	beq.n	8001708 <HAL_RCC_OscConfig+0x3ec>
 8001728:	e01b      	b.n	8001762 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800172a:	4b3d      	ldr	r3, [pc, #244]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800172c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001730:	4a3b      	ldr	r2, [pc, #236]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173a:	f7ff fadb 	bl	8000cf4 <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001742:	f7ff fad7 	bl	8000cf4 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e1b7      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001754:	4b32      	ldr	r3, [pc, #200]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001756:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1ef      	bne.n	8001742 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 80a6 	beq.w	80018bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001770:	2300      	movs	r3, #0
 8001772:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001774:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10d      	bne.n	800179c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001780:	4b27      	ldr	r3, [pc, #156]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001784:	4a26      	ldr	r2, [pc, #152]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178a:	6593      	str	r3, [r2, #88]	; 0x58
 800178c:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800178e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001798:	2301      	movs	r3, #1
 800179a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179c:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d118      	bne.n	80017da <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017a8:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a1d      	ldr	r2, [pc, #116]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017b4:	f7ff fa9e 	bl	8000cf4 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017bc:	f7ff fa9a 	bl	8000cf4 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e17a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d108      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4d8>
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017f2:	e029      	b.n	8001848 <HAL_RCC_OscConfig+0x52c>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2b05      	cmp	r3, #5
 80017fa:	d115      	bne.n	8001828 <HAL_RCC_OscConfig+0x50c>
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001802:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001812:	4a03      	ldr	r2, [pc, #12]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800181c:	e014      	b.n	8001848 <HAL_RCC_OscConfig+0x52c>
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000
 8001824:	40007000 	.word	0x40007000
 8001828:	4b9c      	ldr	r3, [pc, #624]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800182a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800182e:	4a9b      	ldr	r2, [pc, #620]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001838:	4b98      	ldr	r3, [pc, #608]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800183a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800183e:	4a97      	ldr	r2, [pc, #604]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001840:	f023 0304 	bic.w	r3, r3, #4
 8001844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d016      	beq.n	800187e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001850:	f7ff fa50 	bl	8000cf4 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001856:	e00a      	b.n	800186e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001858:	f7ff fa4c 	bl	8000cf4 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	; 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e12a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800186e:	4b8b      	ldr	r3, [pc, #556]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0ed      	beq.n	8001858 <HAL_RCC_OscConfig+0x53c>
 800187c:	e015      	b.n	80018aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187e:	f7ff fa39 	bl	8000cf4 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001884:	e00a      	b.n	800189c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f7ff fa35 	bl	8000cf4 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	f241 3288 	movw	r2, #5000	; 0x1388
 8001894:	4293      	cmp	r3, r2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e113      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800189c:	4b7f      	ldr	r3, [pc, #508]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800189e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1ed      	bne.n	8001886 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018aa:	7ffb      	ldrb	r3, [r7, #31]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d105      	bne.n	80018bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b0:	4b7a      	ldr	r3, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80018b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b4:	4a79      	ldr	r2, [pc, #484]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80018b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ba:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 80fe 	beq.w	8001ac2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	f040 80d0 	bne.w	8001a70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018d0:	4b72      	ldr	r3, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f003 0203 	and.w	r2, r3, #3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d130      	bne.n	8001946 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	3b01      	subs	r3, #1
 80018f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d127      	bne.n	8001946 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001900:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001902:	429a      	cmp	r2, r3
 8001904:	d11f      	bne.n	8001946 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001910:	2a07      	cmp	r2, #7
 8001912:	bf14      	ite	ne
 8001914:	2201      	movne	r2, #1
 8001916:	2200      	moveq	r2, #0
 8001918:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800191a:	4293      	cmp	r3, r2
 800191c:	d113      	bne.n	8001946 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001928:	085b      	lsrs	r3, r3, #1
 800192a:	3b01      	subs	r3, #1
 800192c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800192e:	429a      	cmp	r2, r3
 8001930:	d109      	bne.n	8001946 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193c:	085b      	lsrs	r3, r3, #1
 800193e:	3b01      	subs	r3, #1
 8001940:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001942:	429a      	cmp	r2, r3
 8001944:	d06e      	beq.n	8001a24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	2b0c      	cmp	r3, #12
 800194a:	d069      	beq.n	8001a20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800194c:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d105      	bne.n	8001964 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001958:	4b50      	ldr	r3, [pc, #320]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e0ad      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001968:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a4b      	ldr	r2, [pc, #300]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800196e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001972:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001974:	f7ff f9be 	bl	8000cf4 <HAL_GetTick>
 8001978:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800197c:	f7ff f9ba 	bl	8000cf4 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e09a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800198e:	4b43      	ldr	r3, [pc, #268]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f0      	bne.n	800197c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800199a:	4b40      	ldr	r3, [pc, #256]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	4b40      	ldr	r3, [pc, #256]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019aa:	3a01      	subs	r2, #1
 80019ac:	0112      	lsls	r2, r2, #4
 80019ae:	4311      	orrs	r1, r2
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019b4:	0212      	lsls	r2, r2, #8
 80019b6:	4311      	orrs	r1, r2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019bc:	0852      	lsrs	r2, r2, #1
 80019be:	3a01      	subs	r2, #1
 80019c0:	0552      	lsls	r2, r2, #21
 80019c2:	4311      	orrs	r1, r2
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80019c8:	0852      	lsrs	r2, r2, #1
 80019ca:	3a01      	subs	r2, #1
 80019cc:	0652      	lsls	r2, r2, #25
 80019ce:	4311      	orrs	r1, r2
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80019d4:	0912      	lsrs	r2, r2, #4
 80019d6:	0452      	lsls	r2, r2, #17
 80019d8:	430a      	orrs	r2, r1
 80019da:	4930      	ldr	r1, [pc, #192]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019e0:	4b2e      	ldr	r3, [pc, #184]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a2d      	ldr	r2, [pc, #180]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80019e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019ec:	4b2b      	ldr	r3, [pc, #172]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	4a2a      	ldr	r2, [pc, #168]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 80019f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019f8:	f7ff f97c 	bl	8000cf4 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff f978 	bl	8000cf4 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e058      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a1e:	e050      	b.n	8001ac2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e04f      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a24:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d148      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a30:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a19      	ldr	r2, [pc, #100]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a3c:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	4a16      	ldr	r2, [pc, #88]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a48:	f7ff f954 	bl	8000cf4 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a50:	f7ff f950 	bl	8000cf4 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e030      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0f0      	beq.n	8001a50 <HAL_RCC_OscConfig+0x734>
 8001a6e:	e028      	b.n	8001ac2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	2b0c      	cmp	r3, #12
 8001a74:	d023      	beq.n	8001abe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <HAL_RCC_OscConfig+0x780>)
 8001a7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a82:	f7ff f937 	bl	8000cf4 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a88:	e00c      	b.n	8001aa4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8a:	f7ff f933 	bl	8000cf4 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d905      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e013      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <HAL_RCC_OscConfig+0x7b0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1ec      	bne.n	8001a8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_RCC_OscConfig+0x7b0>)
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	4905      	ldr	r1, [pc, #20]	; (8001acc <HAL_RCC_OscConfig+0x7b0>)
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_RCC_OscConfig+0x7b4>)
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60cb      	str	r3, [r1, #12]
 8001abc:	e001      	b.n	8001ac2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	feeefffc 	.word	0xfeeefffc

08001ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0e7      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b75      	ldr	r3, [pc, #468]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d910      	bls.n	8001b18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b72      	ldr	r3, [pc, #456]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 0207 	bic.w	r2, r3, #7
 8001afe:	4970      	ldr	r1, [pc, #448]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b6e      	ldr	r3, [pc, #440]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0cf      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d010      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	4b66      	ldr	r3, [pc, #408]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d908      	bls.n	8001b46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4b63      	ldr	r3, [pc, #396]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	4960      	ldr	r1, [pc, #384]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d04c      	beq.n	8001bec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b5a:	4b5a      	ldr	r3, [pc, #360]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d121      	bne.n	8001baa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0a6      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d107      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b72:	4b54      	ldr	r3, [pc, #336]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d115      	bne.n	8001baa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e09a      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d107      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b8a:	4b4e      	ldr	r3, [pc, #312]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e08e      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b9a:	4b4a      	ldr	r3, [pc, #296]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e086      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001baa:	4b46      	ldr	r3, [pc, #280]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f023 0203 	bic.w	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4943      	ldr	r1, [pc, #268]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bbc:	f7ff f89a 	bl	8000cf4 <HAL_GetTick>
 8001bc0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc2:	e00a      	b.n	8001bda <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc4:	f7ff f896 	bl	8000cf4 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e06e      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	4b3a      	ldr	r3, [pc, #232]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 020c 	and.w	r2, r3, #12
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1eb      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d010      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	4b31      	ldr	r3, [pc, #196]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d208      	bcs.n	8001c1a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c08:	4b2e      	ldr	r3, [pc, #184]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	492b      	ldr	r1, [pc, #172]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c1a:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d210      	bcs.n	8001c4a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c28:	4b25      	ldr	r3, [pc, #148]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f023 0207 	bic.w	r2, r3, #7
 8001c30:	4923      	ldr	r1, [pc, #140]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c38:	4b21      	ldr	r3, [pc, #132]	; (8001cc0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d001      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e036      	b.n	8001cb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d008      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c56:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	4918      	ldr	r1, [pc, #96]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c64:	4313      	orrs	r3, r2
 8001c66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d009      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	4910      	ldr	r1, [pc, #64]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c88:	f000 f824 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	f003 030f 	and.w	r3, r3, #15
 8001c98:	490b      	ldr	r1, [pc, #44]	; (8001cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8001c9a:	5ccb      	ldrb	r3, [r1, r3]
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca4:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001ca6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ca8:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <HAL_RCC_ClockConfig+0x1fc>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fe6f 	bl	8000990 <HAL_InitTick>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cb6:	7afb      	ldrb	r3, [r7, #11]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40022000 	.word	0x40022000
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	08007744 	.word	0x08007744
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000008 	.word	0x20000008

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b089      	sub	sp, #36	; 0x24
 8001cd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ce2:	4b3e      	ldr	r3, [pc, #248]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cec:	4b3b      	ldr	r3, [pc, #236]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f003 0303 	and.w	r3, r3, #3
 8001cf4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x34>
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	2b0c      	cmp	r3, #12
 8001d00:	d121      	bne.n	8001d46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d11e      	bne.n	8001d46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d08:	4b34      	ldr	r3, [pc, #208]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d107      	bne.n	8001d24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d14:	4b31      	ldr	r3, [pc, #196]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d1a:	0a1b      	lsrs	r3, r3, #8
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e005      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d24:	4b2d      	ldr	r3, [pc, #180]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d30:	4a2b      	ldr	r2, [pc, #172]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d10d      	bne.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d44:	e00a      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d102      	bne.n	8001d52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d4c:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	e004      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d101      	bne.n	8001d5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d58:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	2b0c      	cmp	r3, #12
 8001d60:	d134      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d62:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	f003 0303 	and.w	r3, r3, #3
 8001d6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d003      	beq.n	8001d7a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d003      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0xac>
 8001d78:	e005      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d7c:	617b      	str	r3, [r7, #20]
      break;
 8001d7e:	e005      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d80:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d82:	617b      	str	r3, [r7, #20]
      break;
 8001d84:	e002      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	617b      	str	r3, [r7, #20]
      break;
 8001d8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	3301      	adds	r3, #1
 8001d98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d9a:	4b10      	ldr	r3, [pc, #64]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	fb03 f202 	mul.w	r2, r3, r2
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	0e5b      	lsrs	r3, r3, #25
 8001db8:	f003 0303 	and.w	r3, r3, #3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001dcc:	69bb      	ldr	r3, [r7, #24]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	0800775c 	.word	0x0800775c
 8001de4:	00f42400 	.word	0x00f42400
 8001de8:	007a1200 	.word	0x007a1200

08001dec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	20000000 	.word	0x20000000

08001e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e08:	f7ff fff0 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4904      	ldr	r1, [pc, #16]	; (8001e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	f003 031f 	and.w	r3, r3, #31
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08007754 	.word	0x08007754

08001e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e34:	f7ff ffda 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	0adb      	lsrs	r3, r3, #11
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	4904      	ldr	r1, [pc, #16]	; (8001e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e46:	5ccb      	ldrb	r3, [r1, r3]
 8001e48:	f003 031f 	and.w	r3, r3, #31
 8001e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	08007754 	.word	0x08007754

08001e5c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	220f      	movs	r2, #15
 8001e6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001e6c:	4b12      	ldr	r3, [pc, #72]	; (8001eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 0203 	and.w	r2, r3, #3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001e78:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e84:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e90:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	08db      	lsrs	r3, r3, #3
 8001e96:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <HAL_RCC_GetClockConfig+0x60>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0207 	and.w	r2, r3, #7
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	601a      	str	r2, [r3, #0]
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40022000 	.word	0x40022000

08001ec0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ed8:	f7ff f9bc 	bl	8001254 <HAL_PWREx_GetVoltageRange>
 8001edc:	6178      	str	r0, [r7, #20]
 8001ede:	e014      	b.n	8001f0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ee0:	4b25      	ldr	r3, [pc, #148]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee4:	4a24      	ldr	r2, [pc, #144]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eea:	6593      	str	r3, [r2, #88]	; 0x58
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ef8:	f7ff f9ac 	bl	8001254 <HAL_PWREx_GetVoltageRange>
 8001efc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001efe:	4b1e      	ldr	r3, [pc, #120]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f02:	4a1d      	ldr	r2, [pc, #116]	; (8001f78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f10:	d10b      	bne.n	8001f2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b80      	cmp	r3, #128	; 0x80
 8001f16:	d919      	bls.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2ba0      	cmp	r3, #160	; 0xa0
 8001f1c:	d902      	bls.n	8001f24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f1e:	2302      	movs	r3, #2
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	e013      	b.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f24:	2301      	movs	r3, #1
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	e010      	b.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b80      	cmp	r3, #128	; 0x80
 8001f2e:	d902      	bls.n	8001f36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f30:	2303      	movs	r3, #3
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	e00a      	b.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b80      	cmp	r3, #128	; 0x80
 8001f3a:	d102      	bne.n	8001f42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	e004      	b.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b70      	cmp	r3, #112	; 0x70
 8001f46:	d101      	bne.n	8001f4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f48:	2301      	movs	r3, #1
 8001f4a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 0207 	bic.w	r2, r3, #7
 8001f54:	4909      	ldr	r1, [pc, #36]	; (8001f7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f5c:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d001      	beq.n	8001f6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40022000 	.word	0x40022000

08001f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f88:	2300      	movs	r3, #0
 8001f8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d041      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fa0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001fa4:	d02a      	beq.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001fa6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001faa:	d824      	bhi.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001fb0:	d008      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001fb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001fb6:	d81e      	bhi.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00a      	beq.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001fbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fc0:	d010      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001fc2:	e018      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fc4:	4b86      	ldr	r3, [pc, #536]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4a85      	ldr	r2, [pc, #532]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fd0:	e015      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 fabb 	bl	8002554 <RCCEx_PLLSAI1_Config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fe2:	e00c      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3320      	adds	r3, #32
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 fba6 	bl	800273c <RCCEx_PLLSAI2_Config>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ff4:	e003      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	74fb      	strb	r3, [r7, #19]
      break;
 8001ffa:	e000      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001ffc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001ffe:	7cfb      	ldrb	r3, [r7, #19]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10b      	bne.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002004:	4b76      	ldr	r3, [pc, #472]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002012:	4973      	ldr	r1, [pc, #460]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002014:	4313      	orrs	r3, r2
 8002016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800201a:	e001      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800201c:	7cfb      	ldrb	r3, [r7, #19]
 800201e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d041      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002030:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002034:	d02a      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002036:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800203a:	d824      	bhi.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800203c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002040:	d008      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002042:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002046:	d81e      	bhi.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002048:	2b00      	cmp	r3, #0
 800204a:	d00a      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800204c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002050:	d010      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002052:	e018      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002054:	4b62      	ldr	r3, [pc, #392]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	4a61      	ldr	r2, [pc, #388]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800205e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002060:	e015      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	3304      	adds	r3, #4
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f000 fa73 	bl	8002554 <RCCEx_PLLSAI1_Config>
 800206e:	4603      	mov	r3, r0
 8002070:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002072:	e00c      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3320      	adds	r3, #32
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f000 fb5e 	bl	800273c <RCCEx_PLLSAI2_Config>
 8002080:	4603      	mov	r3, r0
 8002082:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002084:	e003      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	74fb      	strb	r3, [r7, #19]
      break;
 800208a:	e000      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800208c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800208e:	7cfb      	ldrb	r3, [r7, #19]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002094:	4b52      	ldr	r3, [pc, #328]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80020a2:	494f      	ldr	r1, [pc, #316]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80020aa:	e001      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 80a0 	beq.w	80021fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020be:	2300      	movs	r3, #0
 80020c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020c2:	4b47      	ldr	r3, [pc, #284]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80020d2:	2300      	movs	r3, #0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00d      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020d8:	4b41      	ldr	r3, [pc, #260]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	4a40      	ldr	r2, [pc, #256]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e2:	6593      	str	r3, [r2, #88]	; 0x58
 80020e4:	4b3e      	ldr	r3, [pc, #248]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020f0:	2301      	movs	r3, #1
 80020f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020f4:	4b3b      	ldr	r3, [pc, #236]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a3a      	ldr	r2, [pc, #232]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002100:	f7fe fdf8 	bl	8000cf4 <HAL_GetTick>
 8002104:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002106:	e009      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002108:	f7fe fdf4 	bl	8000cf4 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d902      	bls.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	74fb      	strb	r3, [r7, #19]
        break;
 800211a:	e005      	b.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800211c:	4b31      	ldr	r3, [pc, #196]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0ef      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d15c      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800212e:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002134:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002138:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d01f      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	429a      	cmp	r2, r3
 800214a:	d019      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800214c:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002156:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002158:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215e:	4a20      	ldr	r2, [pc, #128]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002168:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800216a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216e:	4a1c      	ldr	r2, [pc, #112]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002174:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002178:	4a19      	ldr	r2, [pc, #100]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d016      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800218a:	f7fe fdb3 	bl	8000cf4 <HAL_GetTick>
 800218e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002190:	e00b      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7fe fdaf 	bl	8000cf4 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d902      	bls.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	74fb      	strb	r3, [r7, #19]
            break;
 80021a8:	e006      	b.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021aa:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ec      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80021b8:	7cfb      	ldrb	r3, [r7, #19]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021be:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021ce:	4904      	ldr	r1, [pc, #16]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80021d6:	e009      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021d8:	7cfb      	ldrb	r3, [r7, #19]
 80021da:	74bb      	strb	r3, [r7, #18]
 80021dc:	e006      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021e8:	7cfb      	ldrb	r3, [r7, #19]
 80021ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ec:	7c7b      	ldrb	r3, [r7, #17]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d105      	bne.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f2:	4b9e      	ldr	r3, [pc, #632]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f6:	4a9d      	ldr	r2, [pc, #628]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800220a:	4b98      	ldr	r3, [pc, #608]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002210:	f023 0203 	bic.w	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002218:	4994      	ldr	r1, [pc, #592]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800222c:	4b8f      	ldr	r3, [pc, #572]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002232:	f023 020c 	bic.w	r2, r3, #12
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800223a:	498c      	ldr	r1, [pc, #560]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800224e:	4b87      	ldr	r3, [pc, #540]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002254:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	4983      	ldr	r1, [pc, #524]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0308 	and.w	r3, r3, #8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002270:	4b7e      	ldr	r3, [pc, #504]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002276:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	497b      	ldr	r1, [pc, #492]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002292:	4b76      	ldr	r3, [pc, #472]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002298:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022a0:	4972      	ldr	r1, [pc, #456]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0320 	and.w	r3, r3, #32
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00a      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022b4:	4b6d      	ldr	r3, [pc, #436]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c2:	496a      	ldr	r1, [pc, #424]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00a      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022d6:	4b65      	ldr	r3, [pc, #404]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e4:	4961      	ldr	r1, [pc, #388]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00a      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022f8:	4b5c      	ldr	r3, [pc, #368]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002306:	4959      	ldr	r1, [pc, #356]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002308:	4313      	orrs	r3, r2
 800230a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00a      	beq.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800231a:	4b54      	ldr	r3, [pc, #336]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002320:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002328:	4950      	ldr	r1, [pc, #320]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	4313      	orrs	r3, r2
 800232c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00a      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800233c:	4b4b      	ldr	r3, [pc, #300]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002342:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234a:	4948      	ldr	r1, [pc, #288]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234c:	4313      	orrs	r3, r2
 800234e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00a      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800235e:	4b43      	ldr	r3, [pc, #268]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002364:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236c:	493f      	ldr	r1, [pc, #252]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236e:	4313      	orrs	r3, r2
 8002370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d028      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002380:	4b3a      	ldr	r3, [pc, #232]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002386:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800238e:	4937      	ldr	r1, [pc, #220]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800239a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800239e:	d106      	bne.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023a0:	4b32      	ldr	r3, [pc, #200]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a31      	ldr	r2, [pc, #196]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023aa:	60d3      	str	r3, [r2, #12]
 80023ac:	e011      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023b6:	d10c      	bne.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3304      	adds	r3, #4
 80023bc:	2101      	movs	r1, #1
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f8c8 	bl	8002554 <RCCEx_PLLSAI1_Config>
 80023c4:	4603      	mov	r3, r0
 80023c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80023c8:	7cfb      	ldrb	r3, [r7, #19]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80023ce:	7cfb      	ldrb	r3, [r7, #19]
 80023d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d028      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023de:	4b23      	ldr	r3, [pc, #140]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ec:	491f      	ldr	r1, [pc, #124]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023fc:	d106      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023fe:	4b1b      	ldr	r3, [pc, #108]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	4a1a      	ldr	r2, [pc, #104]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002404:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002408:	60d3      	str	r3, [r2, #12]
 800240a:	e011      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002410:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002414:	d10c      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3304      	adds	r3, #4
 800241a:	2101      	movs	r1, #1
 800241c:	4618      	mov	r0, r3
 800241e:	f000 f899 	bl	8002554 <RCCEx_PLLSAI1_Config>
 8002422:	4603      	mov	r3, r0
 8002424:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002426:	7cfb      	ldrb	r3, [r7, #19]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d02b      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800243c:	4b0b      	ldr	r3, [pc, #44]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002442:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244a:	4908      	ldr	r1, [pc, #32]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002456:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800245a:	d109      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800245c:	4b03      	ldr	r3, [pc, #12]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4a02      	ldr	r2, [pc, #8]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002466:	60d3      	str	r3, [r2, #12]
 8002468:	e014      	b.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800246a:	bf00      	nop
 800246c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002474:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002478:	d10c      	bne.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3304      	adds	r3, #4
 800247e:	2101      	movs	r1, #1
 8002480:	4618      	mov	r0, r3
 8002482:	f000 f867 	bl	8002554 <RCCEx_PLLSAI1_Config>
 8002486:	4603      	mov	r3, r0
 8002488:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002490:	7cfb      	ldrb	r3, [r7, #19]
 8002492:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d02f      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024a0:	4b2b      	ldr	r3, [pc, #172]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ae:	4928      	ldr	r1, [pc, #160]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024be:	d10d      	bne.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3304      	adds	r3, #4
 80024c4:	2102      	movs	r1, #2
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f844 	bl	8002554 <RCCEx_PLLSAI1_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024d0:	7cfb      	ldrb	r3, [r7, #19]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d014      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024d6:	7cfb      	ldrb	r3, [r7, #19]
 80024d8:	74bb      	strb	r3, [r7, #18]
 80024da:	e011      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024e4:	d10c      	bne.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3320      	adds	r3, #32
 80024ea:	2102      	movs	r1, #2
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 f925 	bl	800273c <RCCEx_PLLSAI2_Config>
 80024f2:	4603      	mov	r3, r0
 80024f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024f6:	7cfb      	ldrb	r3, [r7, #19]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024fc:	7cfb      	ldrb	r3, [r7, #19]
 80024fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00a      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800250c:	4b10      	ldr	r3, [pc, #64]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002512:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800251a:	490d      	ldr	r1, [pc, #52]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800251c:	4313      	orrs	r3, r2
 800251e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00b      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800252e:	4b08      	ldr	r3, [pc, #32]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002534:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800253e:	4904      	ldr	r1, [pc, #16]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002540:	4313      	orrs	r3, r2
 8002542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002546:	7cbb      	ldrb	r3, [r7, #18]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40021000 	.word	0x40021000

08002554 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002562:	4b75      	ldr	r3, [pc, #468]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d018      	beq.n	80025a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800256e:	4b72      	ldr	r3, [pc, #456]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	f003 0203 	and.w	r2, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d10d      	bne.n	800259a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
       ||
 8002582:	2b00      	cmp	r3, #0
 8002584:	d009      	beq.n	800259a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002586:	4b6c      	ldr	r3, [pc, #432]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	091b      	lsrs	r3, r3, #4
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
       ||
 8002596:	429a      	cmp	r2, r3
 8002598:	d047      	beq.n	800262a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	73fb      	strb	r3, [r7, #15]
 800259e:	e044      	b.n	800262a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d018      	beq.n	80025da <RCCEx_PLLSAI1_Config+0x86>
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	d825      	bhi.n	80025f8 <RCCEx_PLLSAI1_Config+0xa4>
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d002      	beq.n	80025b6 <RCCEx_PLLSAI1_Config+0x62>
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d009      	beq.n	80025c8 <RCCEx_PLLSAI1_Config+0x74>
 80025b4:	e020      	b.n	80025f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025b6:	4b60      	ldr	r3, [pc, #384]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d11d      	bne.n	80025fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025c6:	e01a      	b.n	80025fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025c8:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d116      	bne.n	8002602 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025d8:	e013      	b.n	8002602 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025da:	4b57      	ldr	r3, [pc, #348]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10f      	bne.n	8002606 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025e6:	4b54      	ldr	r3, [pc, #336]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d109      	bne.n	8002606 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025f6:	e006      	b.n	8002606 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	73fb      	strb	r3, [r7, #15]
      break;
 80025fc:	e004      	b.n	8002608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025fe:	bf00      	nop
 8002600:	e002      	b.n	8002608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002602:	bf00      	nop
 8002604:	e000      	b.n	8002608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002606:	bf00      	nop
    }

    if(status == HAL_OK)
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10d      	bne.n	800262a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800260e:	4b4a      	ldr	r3, [pc, #296]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6819      	ldr	r1, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	430b      	orrs	r3, r1
 8002624:	4944      	ldr	r1, [pc, #272]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002626:	4313      	orrs	r3, r2
 8002628:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d17d      	bne.n	800272c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002630:	4b41      	ldr	r3, [pc, #260]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a40      	ldr	r2, [pc, #256]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002636:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800263a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800263c:	f7fe fb5a 	bl	8000cf4 <HAL_GetTick>
 8002640:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002642:	e009      	b.n	8002658 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002644:	f7fe fb56 	bl	8000cf4 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d902      	bls.n	8002658 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	73fb      	strb	r3, [r7, #15]
        break;
 8002656:	e005      	b.n	8002664 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002658:	4b37      	ldr	r3, [pc, #220]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1ef      	bne.n	8002644 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d160      	bne.n	800272c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d111      	bne.n	8002694 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002670:	4b31      	ldr	r3, [pc, #196]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6892      	ldr	r2, [r2, #8]
 8002680:	0211      	lsls	r1, r2, #8
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68d2      	ldr	r2, [r2, #12]
 8002686:	0912      	lsrs	r2, r2, #4
 8002688:	0452      	lsls	r2, r2, #17
 800268a:	430a      	orrs	r2, r1
 800268c:	492a      	ldr	r1, [pc, #168]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268e:	4313      	orrs	r3, r2
 8002690:	610b      	str	r3, [r1, #16]
 8002692:	e027      	b.n	80026e4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d112      	bne.n	80026c0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800269a:	4b27      	ldr	r3, [pc, #156]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80026a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6892      	ldr	r2, [r2, #8]
 80026aa:	0211      	lsls	r1, r2, #8
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6912      	ldr	r2, [r2, #16]
 80026b0:	0852      	lsrs	r2, r2, #1
 80026b2:	3a01      	subs	r2, #1
 80026b4:	0552      	lsls	r2, r2, #21
 80026b6:	430a      	orrs	r2, r1
 80026b8:	491f      	ldr	r1, [pc, #124]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	610b      	str	r3, [r1, #16]
 80026be:	e011      	b.n	80026e4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026c0:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6892      	ldr	r2, [r2, #8]
 80026d0:	0211      	lsls	r1, r2, #8
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6952      	ldr	r2, [r2, #20]
 80026d6:	0852      	lsrs	r2, r2, #1
 80026d8:	3a01      	subs	r2, #1
 80026da:	0652      	lsls	r2, r2, #25
 80026dc:	430a      	orrs	r2, r1
 80026de:	4916      	ldr	r1, [pc, #88]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026e4:	4b14      	ldr	r3, [pc, #80]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a13      	ldr	r2, [pc, #76]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f0:	f7fe fb00 	bl	8000cf4 <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026f6:	e009      	b.n	800270c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026f8:	f7fe fafc 	bl	8000cf4 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d902      	bls.n	800270c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	73fb      	strb	r3, [r7, #15]
          break;
 800270a:	e005      	b.n	8002718 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800270c:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0ef      	beq.n	80026f8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d106      	bne.n	800272c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002720:	691a      	ldr	r2, [r3, #16]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	4904      	ldr	r1, [pc, #16]	; (8002738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002728:	4313      	orrs	r3, r2
 800272a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40021000 	.word	0x40021000

0800273c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800274a:	4b6a      	ldr	r3, [pc, #424]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d018      	beq.n	8002788 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002756:	4b67      	ldr	r3, [pc, #412]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f003 0203 	and.w	r2, r3, #3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d10d      	bne.n	8002782 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
       ||
 800276a:	2b00      	cmp	r3, #0
 800276c:	d009      	beq.n	8002782 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800276e:	4b61      	ldr	r3, [pc, #388]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	091b      	lsrs	r3, r3, #4
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
       ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d047      	beq.n	8002812 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	e044      	b.n	8002812 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b03      	cmp	r3, #3
 800278e:	d018      	beq.n	80027c2 <RCCEx_PLLSAI2_Config+0x86>
 8002790:	2b03      	cmp	r3, #3
 8002792:	d825      	bhi.n	80027e0 <RCCEx_PLLSAI2_Config+0xa4>
 8002794:	2b01      	cmp	r3, #1
 8002796:	d002      	beq.n	800279e <RCCEx_PLLSAI2_Config+0x62>
 8002798:	2b02      	cmp	r3, #2
 800279a:	d009      	beq.n	80027b0 <RCCEx_PLLSAI2_Config+0x74>
 800279c:	e020      	b.n	80027e0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800279e:	4b55      	ldr	r3, [pc, #340]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d11d      	bne.n	80027e6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027ae:	e01a      	b.n	80027e6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027b0:	4b50      	ldr	r3, [pc, #320]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d116      	bne.n	80027ea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027c0:	e013      	b.n	80027ea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027c2:	4b4c      	ldr	r3, [pc, #304]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10f      	bne.n	80027ee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027ce:	4b49      	ldr	r3, [pc, #292]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027de:	e006      	b.n	80027ee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
      break;
 80027e4:	e004      	b.n	80027f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027e6:	bf00      	nop
 80027e8:	e002      	b.n	80027f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027ea:	bf00      	nop
 80027ec:	e000      	b.n	80027f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10d      	bne.n	8002812 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027f6:	4b3f      	ldr	r3, [pc, #252]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6819      	ldr	r1, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	3b01      	subs	r3, #1
 8002808:	011b      	lsls	r3, r3, #4
 800280a:	430b      	orrs	r3, r1
 800280c:	4939      	ldr	r1, [pc, #228]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800280e:	4313      	orrs	r3, r2
 8002810:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d167      	bne.n	80028e8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002818:	4b36      	ldr	r3, [pc, #216]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a35      	ldr	r2, [pc, #212]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800281e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002824:	f7fe fa66 	bl	8000cf4 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800282a:	e009      	b.n	8002840 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800282c:	f7fe fa62 	bl	8000cf4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d902      	bls.n	8002840 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	73fb      	strb	r3, [r7, #15]
        break;
 800283e:	e005      	b.n	800284c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002840:	4b2c      	ldr	r3, [pc, #176]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ef      	bne.n	800282c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d14a      	bne.n	80028e8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d111      	bne.n	800287c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002858:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6892      	ldr	r2, [r2, #8]
 8002868:	0211      	lsls	r1, r2, #8
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	68d2      	ldr	r2, [r2, #12]
 800286e:	0912      	lsrs	r2, r2, #4
 8002870:	0452      	lsls	r2, r2, #17
 8002872:	430a      	orrs	r2, r1
 8002874:	491f      	ldr	r1, [pc, #124]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002876:	4313      	orrs	r3, r2
 8002878:	614b      	str	r3, [r1, #20]
 800287a:	e011      	b.n	80028a0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800287c:	4b1d      	ldr	r3, [pc, #116]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002884:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6892      	ldr	r2, [r2, #8]
 800288c:	0211      	lsls	r1, r2, #8
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6912      	ldr	r2, [r2, #16]
 8002892:	0852      	lsrs	r2, r2, #1
 8002894:	3a01      	subs	r2, #1
 8002896:	0652      	lsls	r2, r2, #25
 8002898:	430a      	orrs	r2, r1
 800289a:	4916      	ldr	r1, [pc, #88]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800289c:	4313      	orrs	r3, r2
 800289e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80028a0:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a13      	ldr	r2, [pc, #76]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ac:	f7fe fa22 	bl	8000cf4 <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028b2:	e009      	b.n	80028c8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028b4:	f7fe fa1e 	bl	8000cf4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d902      	bls.n	80028c8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	73fb      	strb	r3, [r7, #15]
          break;
 80028c6:	e005      	b.n	80028d4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028c8:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0ef      	beq.n	80028b4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d106      	bne.n	80028e8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80028da:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	4904      	ldr	r1, [pc, #16]	; (80028f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40021000 	.word	0x40021000

080028f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e049      	b.n	800299e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d106      	bne.n	8002924 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f841 	bl	80029a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3304      	adds	r3, #4
 8002934:	4619      	mov	r1, r3
 8002936:	4610      	mov	r0, r2
 8002938:	f000 f9f8 	bl	8002d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d001      	beq.n	80029d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e04f      	b.n	8002a74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0201 	orr.w	r2, r2, #1
 80029ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a23      	ldr	r2, [pc, #140]	; (8002a80 <HAL_TIM_Base_Start_IT+0xc4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d01d      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fe:	d018      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1f      	ldr	r2, [pc, #124]	; (8002a84 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d013      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1e      	ldr	r2, [pc, #120]	; (8002a88 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d00e      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1c      	ldr	r2, [pc, #112]	; (8002a8c <HAL_TIM_Base_Start_IT+0xd0>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d009      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a1b      	ldr	r2, [pc, #108]	; (8002a90 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d004      	beq.n	8002a32 <HAL_TIM_Base_Start_IT+0x76>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a19      	ldr	r2, [pc, #100]	; (8002a94 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d115      	bne.n	8002a5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2b06      	cmp	r3, #6
 8002a42:	d015      	beq.n	8002a70 <HAL_TIM_Base_Start_IT+0xb4>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4a:	d011      	beq.n	8002a70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0201 	orr.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a5c:	e008      	b.n	8002a70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0201 	orr.w	r2, r2, #1
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e000      	b.n	8002a72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	40012c00 	.word	0x40012c00
 8002a84:	40000400 	.word	0x40000400
 8002a88:	40000800 	.word	0x40000800
 8002a8c:	40000c00 	.word	0x40000c00
 8002a90:	40013400 	.word	0x40013400
 8002a94:	40014000 	.word	0x40014000
 8002a98:	00010007 	.word	0x00010007

08002a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d122      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d11b      	bne.n	8002af8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0202 	mvn.w	r2, #2
 8002ac8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f905 	bl	8002cee <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f8f7 	bl	8002cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f908 	bl	8002d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d122      	bne.n	8002b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d11b      	bne.n	8002b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0204 	mvn.w	r2, #4
 8002b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2202      	movs	r2, #2
 8002b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f8db 	bl	8002cee <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f8cd 	bl	8002cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f8de 	bl	8002d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0208 	mvn.w	r2, #8
 8002b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2204      	movs	r2, #4
 8002b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f8b1 	bl	8002cee <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f8a3 	bl	8002cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8b4 	bl	8002d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	2b10      	cmp	r3, #16
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0310 	and.w	r3, r3, #16
 8002bb8:	2b10      	cmp	r3, #16
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0210 	mvn.w	r2, #16
 8002bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2208      	movs	r2, #8
 8002bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f887 	bl	8002cee <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f879 	bl	8002cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f88a 	bl	8002d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d10e      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d107      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0201 	mvn.w	r2, #1
 8002c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7fd fe1c 	bl	8000858 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2a:	2b80      	cmp	r3, #128	; 0x80
 8002c2c:	d10e      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c38:	2b80      	cmp	r3, #128	; 0x80
 8002c3a:	d107      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f914 	bl	8002e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c5a:	d10e      	bne.n	8002c7a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c66:	2b80      	cmp	r3, #128	; 0x80
 8002c68:	d107      	bne.n	8002c7a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f907 	bl	8002e88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c84:	2b40      	cmp	r3, #64	; 0x40
 8002c86:	d10e      	bne.n	8002ca6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c92:	2b40      	cmp	r3, #64	; 0x40
 8002c94:	d107      	bne.n	8002ca6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f838 	bl	8002d16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d10e      	bne.n	8002cd2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	f003 0320 	and.w	r3, r3, #32
 8002cbe:	2b20      	cmp	r3, #32
 8002cc0:	d107      	bne.n	8002cd2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f06f 0220 	mvn.w	r2, #32
 8002cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f8c7 	bl	8002e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a40      	ldr	r2, [pc, #256]	; (8002e40 <TIM_Base_SetConfig+0x114>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d013      	beq.n	8002d6c <TIM_Base_SetConfig+0x40>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4a:	d00f      	beq.n	8002d6c <TIM_Base_SetConfig+0x40>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a3d      	ldr	r2, [pc, #244]	; (8002e44 <TIM_Base_SetConfig+0x118>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d00b      	beq.n	8002d6c <TIM_Base_SetConfig+0x40>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a3c      	ldr	r2, [pc, #240]	; (8002e48 <TIM_Base_SetConfig+0x11c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d007      	beq.n	8002d6c <TIM_Base_SetConfig+0x40>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3b      	ldr	r2, [pc, #236]	; (8002e4c <TIM_Base_SetConfig+0x120>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d003      	beq.n	8002d6c <TIM_Base_SetConfig+0x40>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3a      	ldr	r2, [pc, #232]	; (8002e50 <TIM_Base_SetConfig+0x124>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d108      	bne.n	8002d7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a2f      	ldr	r2, [pc, #188]	; (8002e40 <TIM_Base_SetConfig+0x114>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d01f      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d8c:	d01b      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a2c      	ldr	r2, [pc, #176]	; (8002e44 <TIM_Base_SetConfig+0x118>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d017      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a2b      	ldr	r2, [pc, #172]	; (8002e48 <TIM_Base_SetConfig+0x11c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d013      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a2a      	ldr	r2, [pc, #168]	; (8002e4c <TIM_Base_SetConfig+0x120>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00f      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a29      	ldr	r2, [pc, #164]	; (8002e50 <TIM_Base_SetConfig+0x124>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d00b      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a28      	ldr	r2, [pc, #160]	; (8002e54 <TIM_Base_SetConfig+0x128>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d007      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a27      	ldr	r2, [pc, #156]	; (8002e58 <TIM_Base_SetConfig+0x12c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d003      	beq.n	8002dc6 <TIM_Base_SetConfig+0x9a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a26      	ldr	r2, [pc, #152]	; (8002e5c <TIM_Base_SetConfig+0x130>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d108      	bne.n	8002dd8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <TIM_Base_SetConfig+0x114>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d00f      	beq.n	8002e24 <TIM_Base_SetConfig+0xf8>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <TIM_Base_SetConfig+0x124>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00b      	beq.n	8002e24 <TIM_Base_SetConfig+0xf8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a11      	ldr	r2, [pc, #68]	; (8002e54 <TIM_Base_SetConfig+0x128>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <TIM_Base_SetConfig+0xf8>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a10      	ldr	r2, [pc, #64]	; (8002e58 <TIM_Base_SetConfig+0x12c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d003      	beq.n	8002e24 <TIM_Base_SetConfig+0xf8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <TIM_Base_SetConfig+0x130>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d103      	bne.n	8002e2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	615a      	str	r2, [r3, #20]
}
 8002e32:	bf00      	nop
 8002e34:	3714      	adds	r7, #20
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40012c00 	.word	0x40012c00
 8002e44:	40000400 	.word	0x40000400
 8002e48:	40000800 	.word	0x40000800
 8002e4c:	40000c00 	.word	0x40000c00
 8002e50:	40013400 	.word	0x40013400
 8002e54:	40014000 	.word	0x40014000
 8002e58:	40014400 	.word	0x40014400
 8002e5c:	40014800 	.word	0x40014800

08002e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e040      	b.n	8002f30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fd fd0a 	bl	80008d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2224      	movs	r2, #36	; 0x24
 8002ec8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0201 	bic.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f8c0 	bl	8003060 <UART_SetConfig>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e022      	b.n	8002f30 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 fb6c 	bl	80035d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fbf3 	bl	8003714 <UART_CheckIdleState>
 8002f2e:	4603      	mov	r3, r0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3708      	adds	r7, #8
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08a      	sub	sp, #40	; 0x28
 8002f3c:	af02      	add	r7, sp, #8
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	603b      	str	r3, [r7, #0]
 8002f44:	4613      	mov	r3, r2
 8002f46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	f040 8082 	bne.w	8003056 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <HAL_UART_Transmit+0x26>
 8002f58:	88fb      	ldrh	r3, [r7, #6]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e07a      	b.n	8003058 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_UART_Transmit+0x38>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e073      	b.n	8003058 <HAL_UART_Transmit+0x120>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2221      	movs	r2, #33	; 0x21
 8002f84:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f86:	f7fd feb5 	bl	8000cf4 <HAL_GetTick>
 8002f8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	88fa      	ldrh	r2, [r7, #6]
 8002f90:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	88fa      	ldrh	r2, [r7, #6]
 8002f98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa4:	d108      	bne.n	8002fb8 <HAL_UART_Transmit+0x80>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d104      	bne.n	8002fb8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	61bb      	str	r3, [r7, #24]
 8002fb6:	e003      	b.n	8002fc0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002fc8:	e02d      	b.n	8003026 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2180      	movs	r1, #128	; 0x80
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 fbe6 	bl	80037a6 <UART_WaitOnFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e039      	b.n	8003058 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10b      	bne.n	8003002 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	881a      	ldrh	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ff6:	b292      	uxth	r2, r2
 8002ff8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	61bb      	str	r3, [r7, #24]
 8003000:	e008      	b.n	8003014 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	781a      	ldrb	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b292      	uxth	r2, r2
 800300c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3301      	adds	r3, #1
 8003012:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800302c:	b29b      	uxth	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1cb      	bne.n	8002fca <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2200      	movs	r2, #0
 800303a:	2140      	movs	r1, #64	; 0x40
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fbb2 	bl	80037a6 <UART_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e005      	b.n	8003058 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2220      	movs	r2, #32
 8003050:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	e000      	b.n	8003058 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003056:	2302      	movs	r3, #2
  }
}
 8003058:	4618      	mov	r0, r3
 800305a:	3720      	adds	r7, #32
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003064:	b08a      	sub	sp, #40	; 0x28
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	431a      	orrs	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	431a      	orrs	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	4313      	orrs	r3, r2
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4ba4      	ldr	r3, [pc, #656]	; (8003320 <UART_SetConfig+0x2c0>)
 8003090:	4013      	ands	r3, r2
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003098:	430b      	orrs	r3, r1
 800309a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a99      	ldr	r2, [pc, #612]	; (8003324 <UART_SetConfig+0x2c4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d004      	beq.n	80030cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c8:	4313      	orrs	r3, r2
 80030ca:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a90      	ldr	r2, [pc, #576]	; (8003328 <UART_SetConfig+0x2c8>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d126      	bne.n	8003138 <UART_SetConfig+0xd8>
 80030ea:	4b90      	ldr	r3, [pc, #576]	; (800332c <UART_SetConfig+0x2cc>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f0:	f003 0303 	and.w	r3, r3, #3
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d81b      	bhi.n	8003130 <UART_SetConfig+0xd0>
 80030f8:	a201      	add	r2, pc, #4	; (adr r2, 8003100 <UART_SetConfig+0xa0>)
 80030fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fe:	bf00      	nop
 8003100:	08003111 	.word	0x08003111
 8003104:	08003121 	.word	0x08003121
 8003108:	08003119 	.word	0x08003119
 800310c:	08003129 	.word	0x08003129
 8003110:	2301      	movs	r3, #1
 8003112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003116:	e116      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003118:	2302      	movs	r3, #2
 800311a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800311e:	e112      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003120:	2304      	movs	r3, #4
 8003122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003126:	e10e      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003128:	2308      	movs	r3, #8
 800312a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800312e:	e10a      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003130:	2310      	movs	r3, #16
 8003132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003136:	e106      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a7c      	ldr	r2, [pc, #496]	; (8003330 <UART_SetConfig+0x2d0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d138      	bne.n	80031b4 <UART_SetConfig+0x154>
 8003142:	4b7a      	ldr	r3, [pc, #488]	; (800332c <UART_SetConfig+0x2cc>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003148:	f003 030c 	and.w	r3, r3, #12
 800314c:	2b0c      	cmp	r3, #12
 800314e:	d82d      	bhi.n	80031ac <UART_SetConfig+0x14c>
 8003150:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <UART_SetConfig+0xf8>)
 8003152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003156:	bf00      	nop
 8003158:	0800318d 	.word	0x0800318d
 800315c:	080031ad 	.word	0x080031ad
 8003160:	080031ad 	.word	0x080031ad
 8003164:	080031ad 	.word	0x080031ad
 8003168:	0800319d 	.word	0x0800319d
 800316c:	080031ad 	.word	0x080031ad
 8003170:	080031ad 	.word	0x080031ad
 8003174:	080031ad 	.word	0x080031ad
 8003178:	08003195 	.word	0x08003195
 800317c:	080031ad 	.word	0x080031ad
 8003180:	080031ad 	.word	0x080031ad
 8003184:	080031ad 	.word	0x080031ad
 8003188:	080031a5 	.word	0x080031a5
 800318c:	2300      	movs	r3, #0
 800318e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003192:	e0d8      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003194:	2302      	movs	r3, #2
 8003196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800319a:	e0d4      	b.n	8003346 <UART_SetConfig+0x2e6>
 800319c:	2304      	movs	r3, #4
 800319e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031a2:	e0d0      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031a4:	2308      	movs	r3, #8
 80031a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031aa:	e0cc      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031ac:	2310      	movs	r3, #16
 80031ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031b2:	e0c8      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a5e      	ldr	r2, [pc, #376]	; (8003334 <UART_SetConfig+0x2d4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d125      	bne.n	800320a <UART_SetConfig+0x1aa>
 80031be:	4b5b      	ldr	r3, [pc, #364]	; (800332c <UART_SetConfig+0x2cc>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031c8:	2b30      	cmp	r3, #48	; 0x30
 80031ca:	d016      	beq.n	80031fa <UART_SetConfig+0x19a>
 80031cc:	2b30      	cmp	r3, #48	; 0x30
 80031ce:	d818      	bhi.n	8003202 <UART_SetConfig+0x1a2>
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d00a      	beq.n	80031ea <UART_SetConfig+0x18a>
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d814      	bhi.n	8003202 <UART_SetConfig+0x1a2>
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d002      	beq.n	80031e2 <UART_SetConfig+0x182>
 80031dc:	2b10      	cmp	r3, #16
 80031de:	d008      	beq.n	80031f2 <UART_SetConfig+0x192>
 80031e0:	e00f      	b.n	8003202 <UART_SetConfig+0x1a2>
 80031e2:	2300      	movs	r3, #0
 80031e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031e8:	e0ad      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031ea:	2302      	movs	r3, #2
 80031ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031f0:	e0a9      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031f2:	2304      	movs	r3, #4
 80031f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031f8:	e0a5      	b.n	8003346 <UART_SetConfig+0x2e6>
 80031fa:	2308      	movs	r3, #8
 80031fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003200:	e0a1      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003202:	2310      	movs	r3, #16
 8003204:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003208:	e09d      	b.n	8003346 <UART_SetConfig+0x2e6>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a4a      	ldr	r2, [pc, #296]	; (8003338 <UART_SetConfig+0x2d8>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d125      	bne.n	8003260 <UART_SetConfig+0x200>
 8003214:	4b45      	ldr	r3, [pc, #276]	; (800332c <UART_SetConfig+0x2cc>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800321e:	2bc0      	cmp	r3, #192	; 0xc0
 8003220:	d016      	beq.n	8003250 <UART_SetConfig+0x1f0>
 8003222:	2bc0      	cmp	r3, #192	; 0xc0
 8003224:	d818      	bhi.n	8003258 <UART_SetConfig+0x1f8>
 8003226:	2b80      	cmp	r3, #128	; 0x80
 8003228:	d00a      	beq.n	8003240 <UART_SetConfig+0x1e0>
 800322a:	2b80      	cmp	r3, #128	; 0x80
 800322c:	d814      	bhi.n	8003258 <UART_SetConfig+0x1f8>
 800322e:	2b00      	cmp	r3, #0
 8003230:	d002      	beq.n	8003238 <UART_SetConfig+0x1d8>
 8003232:	2b40      	cmp	r3, #64	; 0x40
 8003234:	d008      	beq.n	8003248 <UART_SetConfig+0x1e8>
 8003236:	e00f      	b.n	8003258 <UART_SetConfig+0x1f8>
 8003238:	2300      	movs	r3, #0
 800323a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800323e:	e082      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003240:	2302      	movs	r3, #2
 8003242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003246:	e07e      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003248:	2304      	movs	r3, #4
 800324a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800324e:	e07a      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003250:	2308      	movs	r3, #8
 8003252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003256:	e076      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003258:	2310      	movs	r3, #16
 800325a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800325e:	e072      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a35      	ldr	r2, [pc, #212]	; (800333c <UART_SetConfig+0x2dc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d12a      	bne.n	80032c0 <UART_SetConfig+0x260>
 800326a:	4b30      	ldr	r3, [pc, #192]	; (800332c <UART_SetConfig+0x2cc>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003274:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003278:	d01a      	beq.n	80032b0 <UART_SetConfig+0x250>
 800327a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800327e:	d81b      	bhi.n	80032b8 <UART_SetConfig+0x258>
 8003280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003284:	d00c      	beq.n	80032a0 <UART_SetConfig+0x240>
 8003286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800328a:	d815      	bhi.n	80032b8 <UART_SetConfig+0x258>
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <UART_SetConfig+0x238>
 8003290:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003294:	d008      	beq.n	80032a8 <UART_SetConfig+0x248>
 8003296:	e00f      	b.n	80032b8 <UART_SetConfig+0x258>
 8003298:	2300      	movs	r3, #0
 800329a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800329e:	e052      	b.n	8003346 <UART_SetConfig+0x2e6>
 80032a0:	2302      	movs	r3, #2
 80032a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032a6:	e04e      	b.n	8003346 <UART_SetConfig+0x2e6>
 80032a8:	2304      	movs	r3, #4
 80032aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032ae:	e04a      	b.n	8003346 <UART_SetConfig+0x2e6>
 80032b0:	2308      	movs	r3, #8
 80032b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032b6:	e046      	b.n	8003346 <UART_SetConfig+0x2e6>
 80032b8:	2310      	movs	r3, #16
 80032ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032be:	e042      	b.n	8003346 <UART_SetConfig+0x2e6>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a17      	ldr	r2, [pc, #92]	; (8003324 <UART_SetConfig+0x2c4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d13a      	bne.n	8003340 <UART_SetConfig+0x2e0>
 80032ca:	4b18      	ldr	r3, [pc, #96]	; (800332c <UART_SetConfig+0x2cc>)
 80032cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032d4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032d8:	d01a      	beq.n	8003310 <UART_SetConfig+0x2b0>
 80032da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032de:	d81b      	bhi.n	8003318 <UART_SetConfig+0x2b8>
 80032e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032e4:	d00c      	beq.n	8003300 <UART_SetConfig+0x2a0>
 80032e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032ea:	d815      	bhi.n	8003318 <UART_SetConfig+0x2b8>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d003      	beq.n	80032f8 <UART_SetConfig+0x298>
 80032f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f4:	d008      	beq.n	8003308 <UART_SetConfig+0x2a8>
 80032f6:	e00f      	b.n	8003318 <UART_SetConfig+0x2b8>
 80032f8:	2300      	movs	r3, #0
 80032fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032fe:	e022      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003300:	2302      	movs	r3, #2
 8003302:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003306:	e01e      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003308:	2304      	movs	r3, #4
 800330a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800330e:	e01a      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003310:	2308      	movs	r3, #8
 8003312:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003316:	e016      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003318:	2310      	movs	r3, #16
 800331a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800331e:	e012      	b.n	8003346 <UART_SetConfig+0x2e6>
 8003320:	efff69f3 	.word	0xefff69f3
 8003324:	40008000 	.word	0x40008000
 8003328:	40013800 	.word	0x40013800
 800332c:	40021000 	.word	0x40021000
 8003330:	40004400 	.word	0x40004400
 8003334:	40004800 	.word	0x40004800
 8003338:	40004c00 	.word	0x40004c00
 800333c:	40005000 	.word	0x40005000
 8003340:	2310      	movs	r3, #16
 8003342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a9f      	ldr	r2, [pc, #636]	; (80035c8 <UART_SetConfig+0x568>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d17a      	bne.n	8003446 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003350:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003354:	2b08      	cmp	r3, #8
 8003356:	d824      	bhi.n	80033a2 <UART_SetConfig+0x342>
 8003358:	a201      	add	r2, pc, #4	; (adr r2, 8003360 <UART_SetConfig+0x300>)
 800335a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335e:	bf00      	nop
 8003360:	08003385 	.word	0x08003385
 8003364:	080033a3 	.word	0x080033a3
 8003368:	0800338d 	.word	0x0800338d
 800336c:	080033a3 	.word	0x080033a3
 8003370:	08003393 	.word	0x08003393
 8003374:	080033a3 	.word	0x080033a3
 8003378:	080033a3 	.word	0x080033a3
 800337c:	080033a3 	.word	0x080033a3
 8003380:	0800339b 	.word	0x0800339b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003384:	f7fe fd3e 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8003388:	61f8      	str	r0, [r7, #28]
        break;
 800338a:	e010      	b.n	80033ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800338c:	4b8f      	ldr	r3, [pc, #572]	; (80035cc <UART_SetConfig+0x56c>)
 800338e:	61fb      	str	r3, [r7, #28]
        break;
 8003390:	e00d      	b.n	80033ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003392:	f7fe fc9f 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8003396:	61f8      	str	r0, [r7, #28]
        break;
 8003398:	e009      	b.n	80033ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800339a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800339e:	61fb      	str	r3, [r7, #28]
        break;
 80033a0:	e005      	b.n	80033ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80033ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80fb 	beq.w	80035ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d305      	bcc.n	80033d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033cc:	69fa      	ldr	r2, [r7, #28]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d903      	bls.n	80033da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80033d8:	e0e8      	b.n	80035ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	2200      	movs	r2, #0
 80033de:	461c      	mov	r4, r3
 80033e0:	4615      	mov	r5, r2
 80033e2:	f04f 0200 	mov.w	r2, #0
 80033e6:	f04f 0300 	mov.w	r3, #0
 80033ea:	022b      	lsls	r3, r5, #8
 80033ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	68f9      	ldr	r1, [r7, #12]
 80033f4:	6849      	ldr	r1, [r1, #4]
 80033f6:	0849      	lsrs	r1, r1, #1
 80033f8:	2000      	movs	r0, #0
 80033fa:	4688      	mov	r8, r1
 80033fc:	4681      	mov	r9, r0
 80033fe:	eb12 0a08 	adds.w	sl, r2, r8
 8003402:	eb43 0b09 	adc.w	fp, r3, r9
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	603b      	str	r3, [r7, #0]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003414:	4650      	mov	r0, sl
 8003416:	4659      	mov	r1, fp
 8003418:	f7fc ff2a 	bl	8000270 <__aeabi_uldivmod>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4613      	mov	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800342a:	d308      	bcc.n	800343e <UART_SetConfig+0x3de>
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003432:	d204      	bcs.n	800343e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	60da      	str	r2, [r3, #12]
 800343c:	e0b6      	b.n	80035ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003444:	e0b2      	b.n	80035ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800344e:	d15e      	bne.n	800350e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003450:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003454:	2b08      	cmp	r3, #8
 8003456:	d828      	bhi.n	80034aa <UART_SetConfig+0x44a>
 8003458:	a201      	add	r2, pc, #4	; (adr r2, 8003460 <UART_SetConfig+0x400>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003485 	.word	0x08003485
 8003464:	0800348d 	.word	0x0800348d
 8003468:	08003495 	.word	0x08003495
 800346c:	080034ab 	.word	0x080034ab
 8003470:	0800349b 	.word	0x0800349b
 8003474:	080034ab 	.word	0x080034ab
 8003478:	080034ab 	.word	0x080034ab
 800347c:	080034ab 	.word	0x080034ab
 8003480:	080034a3 	.word	0x080034a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003484:	f7fe fcbe 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8003488:	61f8      	str	r0, [r7, #28]
        break;
 800348a:	e014      	b.n	80034b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800348c:	f7fe fcd0 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 8003490:	61f8      	str	r0, [r7, #28]
        break;
 8003492:	e010      	b.n	80034b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003494:	4b4d      	ldr	r3, [pc, #308]	; (80035cc <UART_SetConfig+0x56c>)
 8003496:	61fb      	str	r3, [r7, #28]
        break;
 8003498:	e00d      	b.n	80034b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800349a:	f7fe fc1b 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 800349e:	61f8      	str	r0, [r7, #28]
        break;
 80034a0:	e009      	b.n	80034b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034a6:	61fb      	str	r3, [r7, #28]
        break;
 80034a8:	e005      	b.n	80034b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80034b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d077      	beq.n	80035ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	005a      	lsls	r2, r3, #1
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	085b      	lsrs	r3, r3, #1
 80034c6:	441a      	add	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	2b0f      	cmp	r3, #15
 80034d6:	d916      	bls.n	8003506 <UART_SetConfig+0x4a6>
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034de:	d212      	bcs.n	8003506 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	f023 030f 	bic.w	r3, r3, #15
 80034e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	085b      	lsrs	r3, r3, #1
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	8afb      	ldrh	r3, [r7, #22]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	8afa      	ldrh	r2, [r7, #22]
 8003502:	60da      	str	r2, [r3, #12]
 8003504:	e052      	b.n	80035ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800350c:	e04e      	b.n	80035ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800350e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003512:	2b08      	cmp	r3, #8
 8003514:	d827      	bhi.n	8003566 <UART_SetConfig+0x506>
 8003516:	a201      	add	r2, pc, #4	; (adr r2, 800351c <UART_SetConfig+0x4bc>)
 8003518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351c:	08003541 	.word	0x08003541
 8003520:	08003549 	.word	0x08003549
 8003524:	08003551 	.word	0x08003551
 8003528:	08003567 	.word	0x08003567
 800352c:	08003557 	.word	0x08003557
 8003530:	08003567 	.word	0x08003567
 8003534:	08003567 	.word	0x08003567
 8003538:	08003567 	.word	0x08003567
 800353c:	0800355f 	.word	0x0800355f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003540:	f7fe fc60 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 8003544:	61f8      	str	r0, [r7, #28]
        break;
 8003546:	e014      	b.n	8003572 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003548:	f7fe fc72 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 800354c:	61f8      	str	r0, [r7, #28]
        break;
 800354e:	e010      	b.n	8003572 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003550:	4b1e      	ldr	r3, [pc, #120]	; (80035cc <UART_SetConfig+0x56c>)
 8003552:	61fb      	str	r3, [r7, #28]
        break;
 8003554:	e00d      	b.n	8003572 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003556:	f7fe fbbd 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 800355a:	61f8      	str	r0, [r7, #28]
        break;
 800355c:	e009      	b.n	8003572 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800355e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003562:	61fb      	str	r3, [r7, #28]
        break;
 8003564:	e005      	b.n	8003572 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003566:	2300      	movs	r3, #0
 8003568:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003570:	bf00      	nop
    }

    if (pclk != 0U)
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d019      	beq.n	80035ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	085a      	lsrs	r2, r3, #1
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	441a      	add	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	fbb2 f3f3 	udiv	r3, r2, r3
 800358a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	2b0f      	cmp	r3, #15
 8003590:	d909      	bls.n	80035a6 <UART_SetConfig+0x546>
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003598:	d205      	bcs.n	80035a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	60da      	str	r2, [r3, #12]
 80035a4:	e002      	b.n	80035ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80035b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3728      	adds	r7, #40	; 0x28
 80035c0:	46bd      	mov	sp, r7
 80035c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035c6:	bf00      	nop
 80035c8:	40008000 	.word	0x40008000
 80035cc:	00f42400 	.word	0x00f42400

080035d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00a      	beq.n	80035fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00a      	beq.n	800361c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00a      	beq.n	800363e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	f003 0310 	and.w	r3, r3, #16
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	f003 0320 	and.w	r3, r3, #32
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01a      	beq.n	80036e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036ce:	d10a      	bne.n	80036e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  }
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af02      	add	r7, sp, #8
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003724:	f7fd fae6 	bl	8000cf4 <HAL_GetTick>
 8003728:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0308 	and.w	r3, r3, #8
 8003734:	2b08      	cmp	r3, #8
 8003736:	d10e      	bne.n	8003756 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003738:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 f82d 	bl	80037a6 <UART_WaitOnFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e023      	b.n	800379e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b04      	cmp	r3, #4
 8003762:	d10e      	bne.n	8003782 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003764:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f817 	bl	80037a6 <UART_WaitOnFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e00d      	b.n	800379e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b09c      	sub	sp, #112	; 0x70
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	60f8      	str	r0, [r7, #12]
 80037ae:	60b9      	str	r1, [r7, #8]
 80037b0:	603b      	str	r3, [r7, #0]
 80037b2:	4613      	mov	r3, r2
 80037b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037b6:	e0a5      	b.n	8003904 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	f000 80a1 	beq.w	8003904 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c2:	f7fd fa97 	bl	8000cf4 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d302      	bcc.n	80037d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80037d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d13e      	bne.n	8003856 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037e0:	e853 3f00 	ldrex	r3, [r3]
 80037e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80037e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037ec:	667b      	str	r3, [r7, #100]	; 0x64
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037f8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80037fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80037fe:	e841 2300 	strex	r3, r2, [r1]
 8003802:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003804:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1e6      	bne.n	80037d8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	3308      	adds	r3, #8
 8003810:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003814:	e853 3f00 	ldrex	r3, [r3]
 8003818:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800381a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	663b      	str	r3, [r7, #96]	; 0x60
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	3308      	adds	r3, #8
 8003828:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800382a:	64ba      	str	r2, [r7, #72]	; 0x48
 800382c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003830:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003832:	e841 2300 	strex	r3, r2, [r1]
 8003836:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1e5      	bne.n	800380a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2220      	movs	r2, #32
 8003842:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e067      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d04f      	beq.n	8003904 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	69db      	ldr	r3, [r3, #28]
 800386a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800386e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003872:	d147      	bne.n	8003904 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800387c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003886:	e853 3f00 	ldrex	r3, [r3]
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003892:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	461a      	mov	r2, r3
 800389a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800389c:	637b      	str	r3, [r7, #52]	; 0x34
 800389e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038a4:	e841 2300 	strex	r3, r2, [r1]
 80038a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80038aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1e6      	bne.n	800387e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	3308      	adds	r3, #8
 80038b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	e853 3f00 	ldrex	r3, [r3]
 80038be:	613b      	str	r3, [r7, #16]
   return(result);
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	3308      	adds	r3, #8
 80038ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038d0:	623a      	str	r2, [r7, #32]
 80038d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d4:	69f9      	ldr	r1, [r7, #28]
 80038d6:	6a3a      	ldr	r2, [r7, #32]
 80038d8:	e841 2300 	strex	r3, r2, [r1]
 80038dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e5      	bne.n	80038b0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2220      	movs	r2, #32
 80038e8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2220      	movs	r2, #32
 80038ee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e010      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	69da      	ldr	r2, [r3, #28]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4013      	ands	r3, r2
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	429a      	cmp	r2, r3
 8003912:	bf0c      	ite	eq
 8003914:	2301      	moveq	r3, #1
 8003916:	2300      	movne	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	79fb      	ldrb	r3, [r7, #7]
 800391e:	429a      	cmp	r2, r3
 8003920:	f43f af4a 	beq.w	80037b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3770      	adds	r7, #112	; 0x70
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <__NVIC_SetPriority>:
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	6039      	str	r1, [r7, #0]
 800393a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003940:	2b00      	cmp	r3, #0
 8003942:	db0a      	blt.n	800395a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	b2da      	uxtb	r2, r3
 8003948:	490c      	ldr	r1, [pc, #48]	; (800397c <__NVIC_SetPriority+0x4c>)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	0112      	lsls	r2, r2, #4
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	440b      	add	r3, r1
 8003954:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003958:	e00a      	b.n	8003970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	b2da      	uxtb	r2, r3
 800395e:	4908      	ldr	r1, [pc, #32]	; (8003980 <__NVIC_SetPriority+0x50>)
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	3b04      	subs	r3, #4
 8003968:	0112      	lsls	r2, r2, #4
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	440b      	add	r3, r1
 800396e:	761a      	strb	r2, [r3, #24]
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	e000e100 	.word	0xe000e100
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <SysTick_Handler+0x1c>)
 800398a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800398c:	f001 fe0a 	bl	80055a4 <xTaskGetSchedulerState>
 8003990:	4603      	mov	r3, r0
 8003992:	2b01      	cmp	r3, #1
 8003994:	d001      	beq.n	800399a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003996:	f002 fbef 	bl	8006178 <xPortSysTickHandler>
  }
}
 800399a:	bf00      	nop
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	e000e010 	.word	0xe000e010

080039a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80039a8:	2100      	movs	r1, #0
 80039aa:	f06f 0004 	mvn.w	r0, #4
 80039ae:	f7ff ffbf 	bl	8003930 <__NVIC_SetPriority>
#endif
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039be:	f3ef 8305 	mrs	r3, IPSR
 80039c2:	603b      	str	r3, [r7, #0]
  return(result);
 80039c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80039ca:	f06f 0305 	mvn.w	r3, #5
 80039ce:	607b      	str	r3, [r7, #4]
 80039d0:	e00c      	b.n	80039ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80039d2:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <osKernelInitialize+0x44>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d105      	bne.n	80039e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <osKernelInitialize+0x44>)
 80039dc:	2201      	movs	r2, #1
 80039de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	607b      	str	r3, [r7, #4]
 80039e4:	e002      	b.n	80039ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80039e6:	f04f 33ff 	mov.w	r3, #4294967295
 80039ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80039ec:	687b      	ldr	r3, [r7, #4]
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	20000198 	.word	0x20000198

08003a00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a06:	f3ef 8305 	mrs	r3, IPSR
 8003a0a:	603b      	str	r3, [r7, #0]
  return(result);
 8003a0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a12:	f06f 0305 	mvn.w	r3, #5
 8003a16:	607b      	str	r3, [r7, #4]
 8003a18:	e010      	b.n	8003a3c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a1a:	4b0b      	ldr	r3, [pc, #44]	; (8003a48 <osKernelStart+0x48>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d109      	bne.n	8003a36 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a22:	f7ff ffbf 	bl	80039a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003a26:	4b08      	ldr	r3, [pc, #32]	; (8003a48 <osKernelStart+0x48>)
 8003a28:	2202      	movs	r2, #2
 8003a2a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003a2c:	f001 f972 	bl	8004d14 <vTaskStartScheduler>
      stat = osOK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	607b      	str	r3, [r7, #4]
 8003a34:	e002      	b.n	8003a3c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003a36:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a3c:	687b      	ldr	r3, [r7, #4]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	20000198 	.word	0x20000198

08003a4c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08e      	sub	sp, #56	; 0x38
 8003a50:	af04      	add	r7, sp, #16
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a5c:	f3ef 8305 	mrs	r3, IPSR
 8003a60:	617b      	str	r3, [r7, #20]
  return(result);
 8003a62:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d17e      	bne.n	8003b66 <osThreadNew+0x11a>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d07b      	beq.n	8003b66 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003a6e:	2380      	movs	r3, #128	; 0x80
 8003a70:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003a72:	2318      	movs	r3, #24
 8003a74:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d045      	beq.n	8003b12 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <osThreadNew+0x48>
        name = attr->name;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <osThreadNew+0x6e>
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	2b38      	cmp	r3, #56	; 0x38
 8003aac:	d805      	bhi.n	8003aba <osThreadNew+0x6e>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <osThreadNew+0x72>
        return (NULL);
 8003aba:	2300      	movs	r3, #0
 8003abc:	e054      	b.n	8003b68 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00e      	beq.n	8003af4 <osThreadNew+0xa8>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b5b      	cmp	r3, #91	; 0x5b
 8003adc:	d90a      	bls.n	8003af4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d006      	beq.n	8003af4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d002      	beq.n	8003af4 <osThreadNew+0xa8>
        mem = 1;
 8003aee:	2301      	movs	r3, #1
 8003af0:	61bb      	str	r3, [r7, #24]
 8003af2:	e010      	b.n	8003b16 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10c      	bne.n	8003b16 <osThreadNew+0xca>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d108      	bne.n	8003b16 <osThreadNew+0xca>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d104      	bne.n	8003b16 <osThreadNew+0xca>
          mem = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	e001      	b.n	8003b16 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b12:	2300      	movs	r3, #0
 8003b14:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d110      	bne.n	8003b3e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b24:	9202      	str	r2, [sp, #8]
 8003b26:	9301      	str	r3, [sp, #4]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	6a3a      	ldr	r2, [r7, #32]
 8003b30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 ff18 	bl	8004968 <xTaskCreateStatic>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	e013      	b.n	8003b66 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d110      	bne.n	8003b66 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	f107 0310 	add.w	r3, r7, #16
 8003b4c:	9301      	str	r3, [sp, #4]
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 ff63 	bl	8004a22 <xTaskCreate>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d001      	beq.n	8003b66 <osThreadNew+0x11a>
            hTask = NULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003b66:	693b      	ldr	r3, [r7, #16]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3728      	adds	r7, #40	; 0x28
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b78:	f3ef 8305 	mrs	r3, IPSR
 8003b7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b7e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <osDelay+0x1c>
    stat = osErrorISR;
 8003b84:	f06f 0305 	mvn.w	r3, #5
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	e007      	b.n	8003b9c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f001 f888 	bl	8004cac <vTaskDelay>
    }
  }

  return (stat);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b088      	sub	sp, #32
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bb2:	f3ef 8305 	mrs	r3, IPSR
 8003bb6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bb8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d174      	bne.n	8003ca8 <osMutexNew+0x102>
    if (attr != NULL) {
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <osMutexNew+0x26>
      type = attr->attr_bits;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	61bb      	str	r3, [r7, #24]
 8003bca:	e001      	b.n	8003bd0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <osMutexNew+0x3a>
      rmtx = 1U;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	e001      	b.n	8003be4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d15c      	bne.n	8003ca8 <osMutexNew+0x102>
      mem = -1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d015      	beq.n	8003c26 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d006      	beq.n	8003c10 <osMutexNew+0x6a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	2b4f      	cmp	r3, #79	; 0x4f
 8003c08:	d902      	bls.n	8003c10 <osMutexNew+0x6a>
          mem = 1;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	e00c      	b.n	8003c2a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d108      	bne.n	8003c2a <osMutexNew+0x84>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d104      	bne.n	8003c2a <osMutexNew+0x84>
            mem = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	e001      	b.n	8003c2a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8003c26:	2300      	movs	r3, #0
 8003c28:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d112      	bne.n	8003c56 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d007      	beq.n	8003c46 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	2004      	movs	r0, #4
 8003c3e:	f000 fa90 	bl	8004162 <xQueueCreateMutexStatic>
 8003c42:	61f8      	str	r0, [r7, #28]
 8003c44:	e016      	b.n	8003c74 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	f000 fa88 	bl	8004162 <xQueueCreateMutexStatic>
 8003c52:	61f8      	str	r0, [r7, #28]
 8003c54:	e00e      	b.n	8003c74 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10b      	bne.n	8003c74 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003c62:	2004      	movs	r0, #4
 8003c64:	f000 fa65 	bl	8004132 <xQueueCreateMutex>
 8003c68:	61f8      	str	r0, [r7, #28]
 8003c6a:	e003      	b.n	8003c74 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003c6c:	2001      	movs	r0, #1
 8003c6e:	f000 fa60 	bl	8004132 <xQueueCreateMutex>
 8003c72:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00c      	beq.n	8003c94 <osMutexNew+0xee>
        if (attr != NULL) {
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <osMutexNew+0xe2>
          name = attr->name;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	e001      	b.n	8003c8c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003c8c:	68f9      	ldr	r1, [r7, #12]
 8003c8e:	69f8      	ldr	r0, [r7, #28]
 8003c90:	f000 fe0c 	bl	80048ac <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d006      	beq.n	8003ca8 <osMutexNew+0x102>
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f043 0301 	orr.w	r3, r3, #1
 8003ca6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003ca8:	69fb      	ldr	r3, [r7, #28]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3720      	adds	r7, #32
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4a07      	ldr	r2, [pc, #28]	; (8003ce0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003cc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	4a06      	ldr	r2, [pc, #24]	; (8003ce4 <vApplicationGetIdleTaskMemory+0x30>)
 8003cca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2280      	movs	r2, #128	; 0x80
 8003cd0:	601a      	str	r2, [r3, #0]
}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	2000019c 	.word	0x2000019c
 8003ce4:	200001f8 	.word	0x200001f8

08003ce8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a07      	ldr	r2, [pc, #28]	; (8003d14 <vApplicationGetTimerTaskMemory+0x2c>)
 8003cf8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	4a06      	ldr	r2, [pc, #24]	; (8003d18 <vApplicationGetTimerTaskMemory+0x30>)
 8003cfe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d06:	601a      	str	r2, [r3, #0]
}
 8003d08:	bf00      	nop
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	200003f8 	.word	0x200003f8
 8003d18:	20000454 	.word	0x20000454

08003d1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f103 0208 	add.w	r2, r3, #8
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f04f 32ff 	mov.w	r2, #4294967295
 8003d34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f103 0208 	add.w	r2, r3, #8
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f103 0208 	add.w	r2, r3, #8
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d76:	b480      	push	{r7}
 8003d78:	b085      	sub	sp, #20
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	601a      	str	r2, [r3, #0]
}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b085      	sub	sp, #20
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd4:	d103      	bne.n	8003dde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	e00c      	b.n	8003df8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	3308      	adds	r3, #8
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	e002      	b.n	8003dec <vListInsert+0x2e>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d2f6      	bcs.n	8003de6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	601a      	str	r2, [r3, #0]
}
 8003e24:	bf00      	nop
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6892      	ldr	r2, [r2, #8]
 8003e46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6852      	ldr	r2, [r2, #4]
 8003e50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d103      	bne.n	8003e64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	1e5a      	subs	r2, r3, #1
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e9c:	f383 8811 	msr	BASEPRI, r3
 8003ea0:	f3bf 8f6f 	isb	sy
 8003ea4:	f3bf 8f4f 	dsb	sy
 8003ea8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003eaa:	bf00      	nop
 8003eac:	e7fe      	b.n	8003eac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003eae:	f002 f8d1 	bl	8006054 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eba:	68f9      	ldr	r1, [r7, #12]
 8003ebc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ebe:	fb01 f303 	mul.w	r3, r1, r3
 8003ec2:	441a      	add	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	68f9      	ldr	r1, [r7, #12]
 8003ee2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ee4:	fb01 f303 	mul.w	r3, r1, r3
 8003ee8:	441a      	add	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	22ff      	movs	r2, #255	; 0xff
 8003ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	22ff      	movs	r2, #255	; 0xff
 8003efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d114      	bne.n	8003f2e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01a      	beq.n	8003f42 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3310      	adds	r3, #16
 8003f10:	4618      	mov	r0, r3
 8003f12:	f001 f989 	bl	8005228 <xTaskRemoveFromEventList>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d012      	beq.n	8003f42 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <xQueueGenericReset+0xcc>)
 8003f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	e009      	b.n	8003f42 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	3310      	adds	r3, #16
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7ff fef2 	bl	8003d1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3324      	adds	r3, #36	; 0x24
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff feed 	bl	8003d1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f42:	f002 f8b7 	bl	80060b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f46:	2301      	movs	r3, #1
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	e000ed04 	.word	0xe000ed04

08003f54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08e      	sub	sp, #56	; 0x38
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10a      	bne.n	8003f9a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003f96:	bf00      	nop
 8003f98:	e7fe      	b.n	8003f98 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <xQueueGenericCreateStatic+0x52>
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <xQueueGenericCreateStatic+0x56>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <xQueueGenericCreateStatic+0x58>
 8003faa:	2300      	movs	r3, #0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	623b      	str	r3, [r7, #32]
}
 8003fc2:	bf00      	nop
 8003fc4:	e7fe      	b.n	8003fc4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d102      	bne.n	8003fd2 <xQueueGenericCreateStatic+0x7e>
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <xQueueGenericCreateStatic+0x82>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e000      	b.n	8003fd8 <xQueueGenericCreateStatic+0x84>
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10a      	bne.n	8003ff2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe0:	f383 8811 	msr	BASEPRI, r3
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	61fb      	str	r3, [r7, #28]
}
 8003fee:	bf00      	nop
 8003ff0:	e7fe      	b.n	8003ff0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003ff2:	2350      	movs	r3, #80	; 0x50
 8003ff4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b50      	cmp	r3, #80	; 0x50
 8003ffa:	d00a      	beq.n	8004012 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004000:	f383 8811 	msr	BASEPRI, r3
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	61bb      	str	r3, [r7, #24]
}
 800400e:	bf00      	nop
 8004010:	e7fe      	b.n	8004010 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004012:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800401e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004026:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800402a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	4613      	mov	r3, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	68b9      	ldr	r1, [r7, #8]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f83f 	bl	80040b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800403a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800403c:	4618      	mov	r0, r3
 800403e:	3730      	adds	r7, #48	; 0x30
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08a      	sub	sp, #40	; 0x28
 8004048:	af02      	add	r7, sp, #8
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	4613      	mov	r3, r2
 8004050:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10a      	bne.n	800406e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800405c:	f383 8811 	msr	BASEPRI, r3
 8004060:	f3bf 8f6f 	isb	sy
 8004064:	f3bf 8f4f 	dsb	sy
 8004068:	613b      	str	r3, [r7, #16]
}
 800406a:	bf00      	nop
 800406c:	e7fe      	b.n	800406c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	fb02 f303 	mul.w	r3, r2, r3
 8004076:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	3350      	adds	r3, #80	; 0x50
 800407c:	4618      	mov	r0, r3
 800407e:	f002 f90b 	bl	8006298 <pvPortMalloc>
 8004082:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d011      	beq.n	80040ae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	3350      	adds	r3, #80	; 0x50
 8004092:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800409c:	79fa      	ldrb	r2, [r7, #7]
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	4613      	mov	r3, r2
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 f805 	bl	80040b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040ae:	69bb      	ldr	r3, [r7, #24]
	}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3720      	adds	r7, #32
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d103      	bne.n	80040d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	e002      	b.n	80040da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040e6:	2101      	movs	r1, #1
 80040e8:	69b8      	ldr	r0, [r7, #24]
 80040ea:	f7ff fecb 	bl	8003e84 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	78fa      	ldrb	r2, [r7, #3]
 80040f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00e      	beq.n	800412a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800411e:	2300      	movs	r3, #0
 8004120:	2200      	movs	r2, #0
 8004122:	2100      	movs	r1, #0
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f837 	bl	8004198 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004132:	b580      	push	{r7, lr}
 8004134:	b086      	sub	sp, #24
 8004136:	af00      	add	r7, sp, #0
 8004138:	4603      	mov	r3, r0
 800413a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800413c:	2301      	movs	r3, #1
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004144:	79fb      	ldrb	r3, [r7, #7]
 8004146:	461a      	mov	r2, r3
 8004148:	6939      	ldr	r1, [r7, #16]
 800414a:	6978      	ldr	r0, [r7, #20]
 800414c:	f7ff ff7a 	bl	8004044 <xQueueGenericCreate>
 8004150:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f7ff ffd3 	bl	80040fe <prvInitialiseMutex>

		return xNewQueue;
 8004158:	68fb      	ldr	r3, [r7, #12]
	}
 800415a:	4618      	mov	r0, r3
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004162:	b580      	push	{r7, lr}
 8004164:	b088      	sub	sp, #32
 8004166:	af02      	add	r7, sp, #8
 8004168:	4603      	mov	r3, r0
 800416a:	6039      	str	r1, [r7, #0]
 800416c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800416e:	2301      	movs	r3, #1
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2200      	movs	r2, #0
 800417e:	6939      	ldr	r1, [r7, #16]
 8004180:	6978      	ldr	r0, [r7, #20]
 8004182:	f7ff fee7 	bl	8003f54 <xQueueGenericCreateStatic>
 8004186:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f7ff ffb8 	bl	80040fe <prvInitialiseMutex>

		return xNewQueue;
 800418e:	68fb      	ldr	r3, [r7, #12]
	}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08e      	sub	sp, #56	; 0x38
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
 80041a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80041a6:	2300      	movs	r3, #0
 80041a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80041ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10a      	bne.n	80041ca <xQueueGenericSend+0x32>
	__asm volatile
 80041b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b8:	f383 8811 	msr	BASEPRI, r3
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80041c6:	bf00      	nop
 80041c8:	e7fe      	b.n	80041c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d103      	bne.n	80041d8 <xQueueGenericSend+0x40>
 80041d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <xQueueGenericSend+0x44>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <xQueueGenericSend+0x46>
 80041dc:	2300      	movs	r3, #0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10a      	bne.n	80041f8 <xQueueGenericSend+0x60>
	__asm volatile
 80041e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e6:	f383 8811 	msr	BASEPRI, r3
 80041ea:	f3bf 8f6f 	isb	sy
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80041f4:	bf00      	nop
 80041f6:	e7fe      	b.n	80041f6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d103      	bne.n	8004206 <xQueueGenericSend+0x6e>
 80041fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <xQueueGenericSend+0x72>
 8004206:	2301      	movs	r3, #1
 8004208:	e000      	b.n	800420c <xQueueGenericSend+0x74>
 800420a:	2300      	movs	r3, #0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10a      	bne.n	8004226 <xQueueGenericSend+0x8e>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	623b      	str	r3, [r7, #32]
}
 8004222:	bf00      	nop
 8004224:	e7fe      	b.n	8004224 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004226:	f001 f9bd 	bl	80055a4 <xTaskGetSchedulerState>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d102      	bne.n	8004236 <xQueueGenericSend+0x9e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <xQueueGenericSend+0xa2>
 8004236:	2301      	movs	r3, #1
 8004238:	e000      	b.n	800423c <xQueueGenericSend+0xa4>
 800423a:	2300      	movs	r3, #0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10a      	bne.n	8004256 <xQueueGenericSend+0xbe>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	61fb      	str	r3, [r7, #28]
}
 8004252:	bf00      	nop
 8004254:	e7fe      	b.n	8004254 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004256:	f001 fefd 	bl	8006054 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800425a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	429a      	cmp	r2, r3
 8004264:	d302      	bcc.n	800426c <xQueueGenericSend+0xd4>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b02      	cmp	r3, #2
 800426a:	d129      	bne.n	80042c0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	68b9      	ldr	r1, [r7, #8]
 8004270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004272:	f000 fa0b 	bl	800468c <prvCopyDataToQueue>
 8004276:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	3324      	adds	r3, #36	; 0x24
 8004284:	4618      	mov	r0, r3
 8004286:	f000 ffcf 	bl	8005228 <xTaskRemoveFromEventList>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d013      	beq.n	80042b8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004290:	4b3f      	ldr	r3, [pc, #252]	; (8004390 <xQueueGenericSend+0x1f8>)
 8004292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	f3bf 8f4f 	dsb	sy
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	e00a      	b.n	80042b8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80042a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80042a8:	4b39      	ldr	r3, [pc, #228]	; (8004390 <xQueueGenericSend+0x1f8>)
 80042aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80042b8:	f001 fefc 	bl	80060b4 <vPortExitCritical>
				return pdPASS;
 80042bc:	2301      	movs	r3, #1
 80042be:	e063      	b.n	8004388 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042c6:	f001 fef5 	bl	80060b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	e05c      	b.n	8004388 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d106      	bne.n	80042e2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	4618      	mov	r0, r3
 80042da:	f001 f809 	bl	80052f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042de:	2301      	movs	r3, #1
 80042e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042e2:	f001 fee7 	bl	80060b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042e6:	f000 fd7b 	bl	8004de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ea:	f001 feb3 	bl	8006054 <vPortEnterCritical>
 80042ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042f4:	b25b      	sxtb	r3, r3
 80042f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fa:	d103      	bne.n	8004304 <xQueueGenericSend+0x16c>
 80042fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004306:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800430a:	b25b      	sxtb	r3, r3
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004310:	d103      	bne.n	800431a <xQueueGenericSend+0x182>
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800431a:	f001 fecb 	bl	80060b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800431e:	1d3a      	adds	r2, r7, #4
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	4611      	mov	r1, r2
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fff8 	bl	800531c <xTaskCheckForTimeOut>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d124      	bne.n	800437c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004334:	f000 faa2 	bl	800487c <prvIsQueueFull>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d018      	beq.n	8004370 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800433e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004340:	3310      	adds	r3, #16
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	4611      	mov	r1, r2
 8004346:	4618      	mov	r0, r3
 8004348:	f000 ff1e 	bl	8005188 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800434c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800434e:	f000 fa2d 	bl	80047ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004352:	f000 fd53 	bl	8004dfc <xTaskResumeAll>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	f47f af7c 	bne.w	8004256 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800435e:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <xQueueGenericSend+0x1f8>)
 8004360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	e772      	b.n	8004256 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004372:	f000 fa1b 	bl	80047ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004376:	f000 fd41 	bl	8004dfc <xTaskResumeAll>
 800437a:	e76c      	b.n	8004256 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800437c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800437e:	f000 fa15 	bl	80047ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004382:	f000 fd3b 	bl	8004dfc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004386:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004388:	4618      	mov	r0, r3
 800438a:	3738      	adds	r7, #56	; 0x38
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	e000ed04 	.word	0xe000ed04

08004394 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b090      	sub	sp, #64	; 0x40
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80043a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10a      	bne.n	80043c2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80043be:	bf00      	nop
 80043c0:	e7fe      	b.n	80043c0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d103      	bne.n	80043d0 <xQueueGenericSendFromISR+0x3c>
 80043c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <xQueueGenericSendFromISR+0x40>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <xQueueGenericSendFromISR+0x42>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10a      	bne.n	80043f0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043ec:	bf00      	nop
 80043ee:	e7fe      	b.n	80043ee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d103      	bne.n	80043fe <xQueueGenericSendFromISR+0x6a>
 80043f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <xQueueGenericSendFromISR+0x6e>
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <xQueueGenericSendFromISR+0x70>
 8004402:	2300      	movs	r3, #0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10a      	bne.n	800441e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800440c:	f383 8811 	msr	BASEPRI, r3
 8004410:	f3bf 8f6f 	isb	sy
 8004414:	f3bf 8f4f 	dsb	sy
 8004418:	623b      	str	r3, [r7, #32]
}
 800441a:	bf00      	nop
 800441c:	e7fe      	b.n	800441c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800441e:	f001 fefb 	bl	8006218 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004422:	f3ef 8211 	mrs	r2, BASEPRI
 8004426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	61fa      	str	r2, [r7, #28]
 8004438:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800443a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800443c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800443e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004446:	429a      	cmp	r2, r3
 8004448:	d302      	bcc.n	8004450 <xQueueGenericSendFromISR+0xbc>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b02      	cmp	r3, #2
 800444e:	d12f      	bne.n	80044b0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004452:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800445a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004466:	f000 f911 	bl	800468c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800446a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004472:	d112      	bne.n	800449a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004478:	2b00      	cmp	r3, #0
 800447a:	d016      	beq.n	80044aa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800447c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800447e:	3324      	adds	r3, #36	; 0x24
 8004480:	4618      	mov	r0, r3
 8004482:	f000 fed1 	bl	8005228 <xTaskRemoveFromEventList>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00e      	beq.n	80044aa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00b      	beq.n	80044aa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	e007      	b.n	80044aa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800449a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800449e:	3301      	adds	r3, #1
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	b25a      	sxtb	r2, r3
 80044a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80044aa:	2301      	movs	r3, #1
 80044ac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80044ae:	e001      	b.n	80044b4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80044b0:	2300      	movs	r3, #0
 80044b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80044be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80044c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3740      	adds	r7, #64	; 0x40
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
	...

080044cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b08c      	sub	sp, #48	; 0x30
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80044d8:	2300      	movs	r3, #0
 80044da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10a      	bne.n	80044fc <xQueueReceive+0x30>
	__asm volatile
 80044e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ea:	f383 8811 	msr	BASEPRI, r3
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f3bf 8f4f 	dsb	sy
 80044f6:	623b      	str	r3, [r7, #32]
}
 80044f8:	bf00      	nop
 80044fa:	e7fe      	b.n	80044fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d103      	bne.n	800450a <xQueueReceive+0x3e>
 8004502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <xQueueReceive+0x42>
 800450a:	2301      	movs	r3, #1
 800450c:	e000      	b.n	8004510 <xQueueReceive+0x44>
 800450e:	2300      	movs	r3, #0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10a      	bne.n	800452a <xQueueReceive+0x5e>
	__asm volatile
 8004514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004518:	f383 8811 	msr	BASEPRI, r3
 800451c:	f3bf 8f6f 	isb	sy
 8004520:	f3bf 8f4f 	dsb	sy
 8004524:	61fb      	str	r3, [r7, #28]
}
 8004526:	bf00      	nop
 8004528:	e7fe      	b.n	8004528 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800452a:	f001 f83b 	bl	80055a4 <xTaskGetSchedulerState>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d102      	bne.n	800453a <xQueueReceive+0x6e>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <xQueueReceive+0x72>
 800453a:	2301      	movs	r3, #1
 800453c:	e000      	b.n	8004540 <xQueueReceive+0x74>
 800453e:	2300      	movs	r3, #0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <xQueueReceive+0x8e>
	__asm volatile
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	61bb      	str	r3, [r7, #24]
}
 8004556:	bf00      	nop
 8004558:	e7fe      	b.n	8004558 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800455a:	f001 fd7b 	bl	8006054 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800455e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004562:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004566:	2b00      	cmp	r3, #0
 8004568:	d01f      	beq.n	80045aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800456a:	68b9      	ldr	r1, [r7, #8]
 800456c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800456e:	f000 f8f7 	bl	8004760 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	1e5a      	subs	r2, r3, #1
 8004576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004578:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00f      	beq.n	80045a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004584:	3310      	adds	r3, #16
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fe4e 	bl	8005228 <xTaskRemoveFromEventList>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d007      	beq.n	80045a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004592:	4b3d      	ldr	r3, [pc, #244]	; (8004688 <xQueueReceive+0x1bc>)
 8004594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004598:	601a      	str	r2, [r3, #0]
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80045a2:	f001 fd87 	bl	80060b4 <vPortExitCritical>
				return pdPASS;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e069      	b.n	800467e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d103      	bne.n	80045b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80045b0:	f001 fd80 	bl	80060b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80045b4:	2300      	movs	r3, #0
 80045b6:	e062      	b.n	800467e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045be:	f107 0310 	add.w	r3, r7, #16
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fe94 	bl	80052f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045c8:	2301      	movs	r3, #1
 80045ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045cc:	f001 fd72 	bl	80060b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045d0:	f000 fc06 	bl	8004de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045d4:	f001 fd3e 	bl	8006054 <vPortEnterCritical>
 80045d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045de:	b25b      	sxtb	r3, r3
 80045e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e4:	d103      	bne.n	80045ee <xQueueReceive+0x122>
 80045e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045f4:	b25b      	sxtb	r3, r3
 80045f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fa:	d103      	bne.n	8004604 <xQueueReceive+0x138>
 80045fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004604:	f001 fd56 	bl	80060b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004608:	1d3a      	adds	r2, r7, #4
 800460a:	f107 0310 	add.w	r3, r7, #16
 800460e:	4611      	mov	r1, r2
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fe83 	bl	800531c <xTaskCheckForTimeOut>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d123      	bne.n	8004664 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800461c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800461e:	f000 f917 	bl	8004850 <prvIsQueueEmpty>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d017      	beq.n	8004658 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462a:	3324      	adds	r3, #36	; 0x24
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	4611      	mov	r1, r2
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fda9 	bl	8005188 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004638:	f000 f8b8 	bl	80047ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800463c:	f000 fbde 	bl	8004dfc <xTaskResumeAll>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d189      	bne.n	800455a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004646:	4b10      	ldr	r3, [pc, #64]	; (8004688 <xQueueReceive+0x1bc>)
 8004648:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	e780      	b.n	800455a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800465a:	f000 f8a7 	bl	80047ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800465e:	f000 fbcd 	bl	8004dfc <xTaskResumeAll>
 8004662:	e77a      	b.n	800455a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004666:	f000 f8a1 	bl	80047ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800466a:	f000 fbc7 	bl	8004dfc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800466e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004670:	f000 f8ee 	bl	8004850 <prvIsQueueEmpty>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	f43f af6f 	beq.w	800455a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800467c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800467e:	4618      	mov	r0, r3
 8004680:	3730      	adds	r7, #48	; 0x30
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10d      	bne.n	80046c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d14d      	bne.n	800474e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 ff92 	bl	80055e0 <xTaskPriorityDisinherit>
 80046bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	609a      	str	r2, [r3, #8]
 80046c4:	e043      	b.n	800474e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d119      	bne.n	8004700 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6858      	ldr	r0, [r3, #4]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	461a      	mov	r2, r3
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	f001 fff2 	bl	80066c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e4:	441a      	add	r2, r3
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d32b      	bcc.n	800474e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	e026      	b.n	800474e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	68d8      	ldr	r0, [r3, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	461a      	mov	r2, r3
 800470a:	68b9      	ldr	r1, [r7, #8]
 800470c:	f001 ffd8 	bl	80066c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004718:	425b      	negs	r3, r3
 800471a:	441a      	add	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d207      	bcs.n	800473c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	425b      	negs	r3, r3
 8004736:	441a      	add	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b02      	cmp	r3, #2
 8004740:	d105      	bne.n	800474e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d002      	beq.n	800474e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	3b01      	subs	r3, #1
 800474c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004756:	697b      	ldr	r3, [r7, #20]
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	2b00      	cmp	r3, #0
 8004770:	d018      	beq.n	80047a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68da      	ldr	r2, [r3, #12]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	441a      	add	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	429a      	cmp	r2, r3
 800478a:	d303      	bcc.n	8004794 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	68d9      	ldr	r1, [r3, #12]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479c:	461a      	mov	r2, r3
 800479e:	6838      	ldr	r0, [r7, #0]
 80047a0:	f001 ff8e 	bl	80066c0 <memcpy>
	}
}
 80047a4:	bf00      	nop
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80047b4:	f001 fc4e 	bl	8006054 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047c0:	e011      	b.n	80047e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d012      	beq.n	80047f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3324      	adds	r3, #36	; 0x24
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fd2a 	bl	8005228 <xTaskRemoveFromEventList>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80047da:	f000 fe01 	bl	80053e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80047de:	7bfb      	ldrb	r3, [r7, #15]
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	dce9      	bgt.n	80047c2 <prvUnlockQueue+0x16>
 80047ee:	e000      	b.n	80047f2 <prvUnlockQueue+0x46>
					break;
 80047f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	22ff      	movs	r2, #255	; 0xff
 80047f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80047fa:	f001 fc5b 	bl	80060b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80047fe:	f001 fc29 	bl	8006054 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004808:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800480a:	e011      	b.n	8004830 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d012      	beq.n	800483a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3310      	adds	r3, #16
 8004818:	4618      	mov	r0, r3
 800481a:	f000 fd05 	bl	8005228 <xTaskRemoveFromEventList>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004824:	f000 fddc 	bl	80053e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004828:	7bbb      	ldrb	r3, [r7, #14]
 800482a:	3b01      	subs	r3, #1
 800482c:	b2db      	uxtb	r3, r3
 800482e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004830:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004834:	2b00      	cmp	r3, #0
 8004836:	dce9      	bgt.n	800480c <prvUnlockQueue+0x60>
 8004838:	e000      	b.n	800483c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800483a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	22ff      	movs	r2, #255	; 0xff
 8004840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004844:	f001 fc36 	bl	80060b4 <vPortExitCritical>
}
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004858:	f001 fbfc 	bl	8006054 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004860:	2b00      	cmp	r3, #0
 8004862:	d102      	bne.n	800486a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004864:	2301      	movs	r3, #1
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	e001      	b.n	800486e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800486a:	2300      	movs	r3, #0
 800486c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800486e:	f001 fc21 	bl	80060b4 <vPortExitCritical>

	return xReturn;
 8004872:	68fb      	ldr	r3, [r7, #12]
}
 8004874:	4618      	mov	r0, r3
 8004876:	3710      	adds	r7, #16
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004884:	f001 fbe6 	bl	8006054 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004890:	429a      	cmp	r2, r3
 8004892:	d102      	bne.n	800489a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004894:	2301      	movs	r3, #1
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	e001      	b.n	800489e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800489e:	f001 fc09 	bl	80060b4 <vPortExitCritical>

	return xReturn;
 80048a2:	68fb      	ldr	r3, [r7, #12]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048b6:	2300      	movs	r3, #0
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	e014      	b.n	80048e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80048bc:	4a0f      	ldr	r2, [pc, #60]	; (80048fc <vQueueAddToRegistry+0x50>)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80048c8:	490c      	ldr	r1, [pc, #48]	; (80048fc <vQueueAddToRegistry+0x50>)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80048d2:	4a0a      	ldr	r2, [pc, #40]	; (80048fc <vQueueAddToRegistry+0x50>)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	4413      	add	r3, r2
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80048de:	e006      	b.n	80048ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	3301      	adds	r3, #1
 80048e4:	60fb      	str	r3, [r7, #12]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b07      	cmp	r3, #7
 80048ea:	d9e7      	bls.n	80048bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	20000854 	.word	0x20000854

08004900 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004910:	f001 fba0 	bl	8006054 <vPortEnterCritical>
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800491a:	b25b      	sxtb	r3, r3
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004920:	d103      	bne.n	800492a <vQueueWaitForMessageRestricted+0x2a>
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004930:	b25b      	sxtb	r3, r3
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d103      	bne.n	8004940 <vQueueWaitForMessageRestricted+0x40>
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004940:	f001 fbb8 	bl	80060b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	3324      	adds	r3, #36	; 0x24
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	68b9      	ldr	r1, [r7, #8]
 8004954:	4618      	mov	r0, r3
 8004956:	f000 fc3b 	bl	80051d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800495a:	6978      	ldr	r0, [r7, #20]
 800495c:	f7ff ff26 	bl	80047ac <prvUnlockQueue>
	}
 8004960:	bf00      	nop
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004968:	b580      	push	{r7, lr}
 800496a:	b08e      	sub	sp, #56	; 0x38
 800496c:	af04      	add	r7, sp, #16
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10a      	bne.n	8004992 <xTaskCreateStatic+0x2a>
	__asm volatile
 800497c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004980:	f383 8811 	msr	BASEPRI, r3
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	f3bf 8f4f 	dsb	sy
 800498c:	623b      	str	r3, [r7, #32]
}
 800498e:	bf00      	nop
 8004990:	e7fe      	b.n	8004990 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10a      	bne.n	80049ae <xTaskCreateStatic+0x46>
	__asm volatile
 8004998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499c:	f383 8811 	msr	BASEPRI, r3
 80049a0:	f3bf 8f6f 	isb	sy
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	61fb      	str	r3, [r7, #28]
}
 80049aa:	bf00      	nop
 80049ac:	e7fe      	b.n	80049ac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80049ae:	235c      	movs	r3, #92	; 0x5c
 80049b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	2b5c      	cmp	r3, #92	; 0x5c
 80049b6:	d00a      	beq.n	80049ce <xTaskCreateStatic+0x66>
	__asm volatile
 80049b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049bc:	f383 8811 	msr	BASEPRI, r3
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	f3bf 8f4f 	dsb	sy
 80049c8:	61bb      	str	r3, [r7, #24]
}
 80049ca:	bf00      	nop
 80049cc:	e7fe      	b.n	80049cc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d01e      	beq.n	8004a14 <xTaskCreateStatic+0xac>
 80049d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d01b      	beq.n	8004a14 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e8:	2202      	movs	r2, #2
 80049ea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049ee:	2300      	movs	r3, #0
 80049f0:	9303      	str	r3, [sp, #12]
 80049f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f4:	9302      	str	r3, [sp, #8]
 80049f6:	f107 0314 	add.w	r3, r7, #20
 80049fa:	9301      	str	r3, [sp, #4]
 80049fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	68b9      	ldr	r1, [r7, #8]
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 f850 	bl	8004aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a0e:	f000 f8dd 	bl	8004bcc <prvAddNewTaskToReadyList>
 8004a12:	e001      	b.n	8004a18 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a18:	697b      	ldr	r3, [r7, #20]
	}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3728      	adds	r7, #40	; 0x28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b08c      	sub	sp, #48	; 0x30
 8004a26:	af04      	add	r7, sp, #16
 8004a28:	60f8      	str	r0, [r7, #12]
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	603b      	str	r3, [r7, #0]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004a32:	88fb      	ldrh	r3, [r7, #6]
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f001 fc2e 	bl	8006298 <pvPortMalloc>
 8004a3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00e      	beq.n	8004a62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004a44:	205c      	movs	r0, #92	; 0x5c
 8004a46:	f001 fc27 	bl	8006298 <pvPortMalloc>
 8004a4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	631a      	str	r2, [r3, #48]	; 0x30
 8004a58:	e005      	b.n	8004a66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a5a:	6978      	ldr	r0, [r7, #20]
 8004a5c:	f001 fce8 	bl	8006430 <vPortFree>
 8004a60:	e001      	b.n	8004a66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a62:	2300      	movs	r3, #0
 8004a64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d017      	beq.n	8004a9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a74:	88fa      	ldrh	r2, [r7, #6]
 8004a76:	2300      	movs	r3, #0
 8004a78:	9303      	str	r3, [sp, #12]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	9302      	str	r3, [sp, #8]
 8004a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a80:	9301      	str	r3, [sp, #4]
 8004a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f80e 	bl	8004aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a90:	69f8      	ldr	r0, [r7, #28]
 8004a92:	f000 f89b 	bl	8004bcc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a96:	2301      	movs	r3, #1
 8004a98:	61bb      	str	r3, [r7, #24]
 8004a9a:	e002      	b.n	8004aa2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004aa2:	69bb      	ldr	r3, [r7, #24]
	}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3720      	adds	r7, #32
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b088      	sub	sp, #32
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	21a5      	movs	r1, #165	; 0xa5
 8004ac6:	f001 fe09 	bl	80066dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	f023 0307 	bic.w	r3, r3, #7
 8004ae2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	617b      	str	r3, [r7, #20]
}
 8004b00:	bf00      	nop
 8004b02:	e7fe      	b.n	8004b02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01f      	beq.n	8004b4a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e012      	b.n	8004b36 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	4413      	add	r3, r2
 8004b16:	7819      	ldrb	r1, [r3, #0]
 8004b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	3334      	adds	r3, #52	; 0x34
 8004b20:	460a      	mov	r2, r1
 8004b22:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	4413      	add	r3, r2
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d006      	beq.n	8004b3e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	3301      	adds	r3, #1
 8004b34:	61fb      	str	r3, [r7, #28]
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	2b0f      	cmp	r3, #15
 8004b3a:	d9e9      	bls.n	8004b10 <prvInitialiseNewTask+0x64>
 8004b3c:	e000      	b.n	8004b40 <prvInitialiseNewTask+0x94>
			{
				break;
 8004b3e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b48:	e003      	b.n	8004b52 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b54:	2b37      	cmp	r3, #55	; 0x37
 8004b56:	d901      	bls.n	8004b5c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b58:	2337      	movs	r3, #55	; 0x37
 8004b5a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b60:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b66:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	3304      	adds	r3, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff f8f2 	bl	8003d5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff f8ed 	bl	8003d5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b86:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b90:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	68f9      	ldr	r1, [r7, #12]
 8004baa:	69b8      	ldr	r0, [r7, #24]
 8004bac:	f001 f928 	bl	8005e00 <pxPortInitialiseStack>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bc2:	bf00      	nop
 8004bc4:	3720      	adds	r7, #32
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
	...

08004bcc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004bd4:	f001 fa3e 	bl	8006054 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004bd8:	4b2d      	ldr	r3, [pc, #180]	; (8004c90 <prvAddNewTaskToReadyList+0xc4>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	4a2c      	ldr	r2, [pc, #176]	; (8004c90 <prvAddNewTaskToReadyList+0xc4>)
 8004be0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004be2:	4b2c      	ldr	r3, [pc, #176]	; (8004c94 <prvAddNewTaskToReadyList+0xc8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d109      	bne.n	8004bfe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004bea:	4a2a      	ldr	r2, [pc, #168]	; (8004c94 <prvAddNewTaskToReadyList+0xc8>)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bf0:	4b27      	ldr	r3, [pc, #156]	; (8004c90 <prvAddNewTaskToReadyList+0xc4>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d110      	bne.n	8004c1a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004bf8:	f000 fc16 	bl	8005428 <prvInitialiseTaskLists>
 8004bfc:	e00d      	b.n	8004c1a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004bfe:	4b26      	ldr	r3, [pc, #152]	; (8004c98 <prvAddNewTaskToReadyList+0xcc>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d109      	bne.n	8004c1a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c06:	4b23      	ldr	r3, [pc, #140]	; (8004c94 <prvAddNewTaskToReadyList+0xc8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d802      	bhi.n	8004c1a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c14:	4a1f      	ldr	r2, [pc, #124]	; (8004c94 <prvAddNewTaskToReadyList+0xc8>)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c1a:	4b20      	ldr	r3, [pc, #128]	; (8004c9c <prvAddNewTaskToReadyList+0xd0>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	4a1e      	ldr	r2, [pc, #120]	; (8004c9c <prvAddNewTaskToReadyList+0xd0>)
 8004c22:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004c24:	4b1d      	ldr	r3, [pc, #116]	; (8004c9c <prvAddNewTaskToReadyList+0xd0>)
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c30:	4b1b      	ldr	r3, [pc, #108]	; (8004ca0 <prvAddNewTaskToReadyList+0xd4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d903      	bls.n	8004c40 <prvAddNewTaskToReadyList+0x74>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3c:	4a18      	ldr	r2, [pc, #96]	; (8004ca0 <prvAddNewTaskToReadyList+0xd4>)
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c44:	4613      	mov	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4413      	add	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	4a15      	ldr	r2, [pc, #84]	; (8004ca4 <prvAddNewTaskToReadyList+0xd8>)
 8004c4e:	441a      	add	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	3304      	adds	r3, #4
 8004c54:	4619      	mov	r1, r3
 8004c56:	4610      	mov	r0, r2
 8004c58:	f7ff f88d 	bl	8003d76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c5c:	f001 fa2a 	bl	80060b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c60:	4b0d      	ldr	r3, [pc, #52]	; (8004c98 <prvAddNewTaskToReadyList+0xcc>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00e      	beq.n	8004c86 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c68:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <prvAddNewTaskToReadyList+0xc8>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d207      	bcs.n	8004c86 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c76:	4b0c      	ldr	r3, [pc, #48]	; (8004ca8 <prvAddNewTaskToReadyList+0xdc>)
 8004c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c86:	bf00      	nop
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000d68 	.word	0x20000d68
 8004c94:	20000894 	.word	0x20000894
 8004c98:	20000d74 	.word	0x20000d74
 8004c9c:	20000d84 	.word	0x20000d84
 8004ca0:	20000d70 	.word	0x20000d70
 8004ca4:	20000898 	.word	0x20000898
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d017      	beq.n	8004cee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004cbe:	4b13      	ldr	r3, [pc, #76]	; (8004d0c <vTaskDelay+0x60>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00a      	beq.n	8004cdc <vTaskDelay+0x30>
	__asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cca:	f383 8811 	msr	BASEPRI, r3
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f3bf 8f4f 	dsb	sy
 8004cd6:	60bb      	str	r3, [r7, #8]
}
 8004cd8:	bf00      	nop
 8004cda:	e7fe      	b.n	8004cda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004cdc:	f000 f880 	bl	8004de0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 fcea 	bl	80056bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ce8:	f000 f888 	bl	8004dfc <xTaskResumeAll>
 8004cec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d107      	bne.n	8004d04 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004cf4:	4b06      	ldr	r3, [pc, #24]	; (8004d10 <vTaskDelay+0x64>)
 8004cf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cfa:	601a      	str	r2, [r3, #0]
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d04:	bf00      	nop
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20000d90 	.word	0x20000d90
 8004d10:	e000ed04 	.word	0xe000ed04

08004d14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08a      	sub	sp, #40	; 0x28
 8004d18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d22:	463a      	mov	r2, r7
 8004d24:	1d39      	adds	r1, r7, #4
 8004d26:	f107 0308 	add.w	r3, r7, #8
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7fe ffc2 	bl	8003cb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004d30:	6839      	ldr	r1, [r7, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	9202      	str	r2, [sp, #8]
 8004d38:	9301      	str	r3, [sp, #4]
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	460a      	mov	r2, r1
 8004d42:	4921      	ldr	r1, [pc, #132]	; (8004dc8 <vTaskStartScheduler+0xb4>)
 8004d44:	4821      	ldr	r0, [pc, #132]	; (8004dcc <vTaskStartScheduler+0xb8>)
 8004d46:	f7ff fe0f 	bl	8004968 <xTaskCreateStatic>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4a20      	ldr	r2, [pc, #128]	; (8004dd0 <vTaskStartScheduler+0xbc>)
 8004d4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004d50:	4b1f      	ldr	r3, [pc, #124]	; (8004dd0 <vTaskStartScheduler+0xbc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d002      	beq.n	8004d5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	e001      	b.n	8004d62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d102      	bne.n	8004d6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004d68:	f000 fcfc 	bl	8005764 <xTimerCreateTimerTask>
 8004d6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d116      	bne.n	8004da2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	613b      	str	r3, [r7, #16]
}
 8004d86:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d88:	4b12      	ldr	r3, [pc, #72]	; (8004dd4 <vTaskStartScheduler+0xc0>)
 8004d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d8e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d90:	4b11      	ldr	r3, [pc, #68]	; (8004dd8 <vTaskStartScheduler+0xc4>)
 8004d92:	2201      	movs	r2, #1
 8004d94:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004d96:	4b11      	ldr	r3, [pc, #68]	; (8004ddc <vTaskStartScheduler+0xc8>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d9c:	f001 f8b8 	bl	8005f10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004da0:	e00e      	b.n	8004dc0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da8:	d10a      	bne.n	8004dc0 <vTaskStartScheduler+0xac>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	60fb      	str	r3, [r7, #12]
}
 8004dbc:	bf00      	nop
 8004dbe:	e7fe      	b.n	8004dbe <vTaskStartScheduler+0xaa>
}
 8004dc0:	bf00      	nop
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	0800768c 	.word	0x0800768c
 8004dcc:	080053f9 	.word	0x080053f9
 8004dd0:	20000d8c 	.word	0x20000d8c
 8004dd4:	20000d88 	.word	0x20000d88
 8004dd8:	20000d74 	.word	0x20000d74
 8004ddc:	20000d6c 	.word	0x20000d6c

08004de0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004de0:	b480      	push	{r7}
 8004de2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004de4:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <vTaskSuspendAll+0x18>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	3301      	adds	r3, #1
 8004dea:	4a03      	ldr	r2, [pc, #12]	; (8004df8 <vTaskSuspendAll+0x18>)
 8004dec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004dee:	bf00      	nop
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	20000d90 	.word	0x20000d90

08004dfc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e06:	2300      	movs	r3, #0
 8004e08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e0a:	4b42      	ldr	r3, [pc, #264]	; (8004f14 <xTaskResumeAll+0x118>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10a      	bne.n	8004e28 <xTaskResumeAll+0x2c>
	__asm volatile
 8004e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	603b      	str	r3, [r7, #0]
}
 8004e24:	bf00      	nop
 8004e26:	e7fe      	b.n	8004e26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e28:	f001 f914 	bl	8006054 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e2c:	4b39      	ldr	r3, [pc, #228]	; (8004f14 <xTaskResumeAll+0x118>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	4a38      	ldr	r2, [pc, #224]	; (8004f14 <xTaskResumeAll+0x118>)
 8004e34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e36:	4b37      	ldr	r3, [pc, #220]	; (8004f14 <xTaskResumeAll+0x118>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d162      	bne.n	8004f04 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004e3e:	4b36      	ldr	r3, [pc, #216]	; (8004f18 <xTaskResumeAll+0x11c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d05e      	beq.n	8004f04 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e46:	e02f      	b.n	8004ea8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e48:	4b34      	ldr	r3, [pc, #208]	; (8004f1c <xTaskResumeAll+0x120>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	3318      	adds	r3, #24
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7fe ffeb 	bl	8003e30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fe ffe6 	bl	8003e30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e68:	4b2d      	ldr	r3, [pc, #180]	; (8004f20 <xTaskResumeAll+0x124>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d903      	bls.n	8004e78 <xTaskResumeAll+0x7c>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	4a2a      	ldr	r2, [pc, #168]	; (8004f20 <xTaskResumeAll+0x124>)
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4a27      	ldr	r2, [pc, #156]	; (8004f24 <xTaskResumeAll+0x128>)
 8004e86:	441a      	add	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	3304      	adds	r3, #4
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4610      	mov	r0, r2
 8004e90:	f7fe ff71 	bl	8003d76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e98:	4b23      	ldr	r3, [pc, #140]	; (8004f28 <xTaskResumeAll+0x12c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d302      	bcc.n	8004ea8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004ea2:	4b22      	ldr	r3, [pc, #136]	; (8004f2c <xTaskResumeAll+0x130>)
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ea8:	4b1c      	ldr	r3, [pc, #112]	; (8004f1c <xTaskResumeAll+0x120>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1cb      	bne.n	8004e48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004eb6:	f000 fb55 	bl	8005564 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004eba:	4b1d      	ldr	r3, [pc, #116]	; (8004f30 <xTaskResumeAll+0x134>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d010      	beq.n	8004ee8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ec6:	f000 f847 	bl	8004f58 <xTaskIncrementTick>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004ed0:	4b16      	ldr	r3, [pc, #88]	; (8004f2c <xTaskResumeAll+0x130>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f1      	bne.n	8004ec6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004ee2:	4b13      	ldr	r3, [pc, #76]	; (8004f30 <xTaskResumeAll+0x134>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004ee8:	4b10      	ldr	r3, [pc, #64]	; (8004f2c <xTaskResumeAll+0x130>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004ef4:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <xTaskResumeAll+0x138>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f04:	f001 f8d6 	bl	80060b4 <vPortExitCritical>

	return xAlreadyYielded;
 8004f08:	68bb      	ldr	r3, [r7, #8]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20000d90 	.word	0x20000d90
 8004f18:	20000d68 	.word	0x20000d68
 8004f1c:	20000d28 	.word	0x20000d28
 8004f20:	20000d70 	.word	0x20000d70
 8004f24:	20000898 	.word	0x20000898
 8004f28:	20000894 	.word	0x20000894
 8004f2c:	20000d7c 	.word	0x20000d7c
 8004f30:	20000d78 	.word	0x20000d78
 8004f34:	e000ed04 	.word	0xe000ed04

08004f38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004f3e:	4b05      	ldr	r3, [pc, #20]	; (8004f54 <xTaskGetTickCount+0x1c>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004f44:	687b      	ldr	r3, [r7, #4]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20000d6c 	.word	0x20000d6c

08004f58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f62:	4b4f      	ldr	r3, [pc, #316]	; (80050a0 <xTaskIncrementTick+0x148>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f040 808f 	bne.w	800508a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f6c:	4b4d      	ldr	r3, [pc, #308]	; (80050a4 <xTaskIncrementTick+0x14c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3301      	adds	r3, #1
 8004f72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f74:	4a4b      	ldr	r2, [pc, #300]	; (80050a4 <xTaskIncrementTick+0x14c>)
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d120      	bne.n	8004fc2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f80:	4b49      	ldr	r3, [pc, #292]	; (80050a8 <xTaskIncrementTick+0x150>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <xTaskIncrementTick+0x48>
	__asm volatile
 8004f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f8e:	f383 8811 	msr	BASEPRI, r3
 8004f92:	f3bf 8f6f 	isb	sy
 8004f96:	f3bf 8f4f 	dsb	sy
 8004f9a:	603b      	str	r3, [r7, #0]
}
 8004f9c:	bf00      	nop
 8004f9e:	e7fe      	b.n	8004f9e <xTaskIncrementTick+0x46>
 8004fa0:	4b41      	ldr	r3, [pc, #260]	; (80050a8 <xTaskIncrementTick+0x150>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	60fb      	str	r3, [r7, #12]
 8004fa6:	4b41      	ldr	r3, [pc, #260]	; (80050ac <xTaskIncrementTick+0x154>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a3f      	ldr	r2, [pc, #252]	; (80050a8 <xTaskIncrementTick+0x150>)
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	4a3f      	ldr	r2, [pc, #252]	; (80050ac <xTaskIncrementTick+0x154>)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6013      	str	r3, [r2, #0]
 8004fb4:	4b3e      	ldr	r3, [pc, #248]	; (80050b0 <xTaskIncrementTick+0x158>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	4a3d      	ldr	r2, [pc, #244]	; (80050b0 <xTaskIncrementTick+0x158>)
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	f000 fad1 	bl	8005564 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004fc2:	4b3c      	ldr	r3, [pc, #240]	; (80050b4 <xTaskIncrementTick+0x15c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d349      	bcc.n	8005060 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fcc:	4b36      	ldr	r3, [pc, #216]	; (80050a8 <xTaskIncrementTick+0x150>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d104      	bne.n	8004fe0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fd6:	4b37      	ldr	r3, [pc, #220]	; (80050b4 <xTaskIncrementTick+0x15c>)
 8004fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fdc:	601a      	str	r2, [r3, #0]
					break;
 8004fde:	e03f      	b.n	8005060 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fe0:	4b31      	ldr	r3, [pc, #196]	; (80050a8 <xTaskIncrementTick+0x150>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d203      	bcs.n	8005000 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ff8:	4a2e      	ldr	r2, [pc, #184]	; (80050b4 <xTaskIncrementTick+0x15c>)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ffe:	e02f      	b.n	8005060 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	3304      	adds	r3, #4
 8005004:	4618      	mov	r0, r3
 8005006:	f7fe ff13 	bl	8003e30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800500e:	2b00      	cmp	r3, #0
 8005010:	d004      	beq.n	800501c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	3318      	adds	r3, #24
 8005016:	4618      	mov	r0, r3
 8005018:	f7fe ff0a 	bl	8003e30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005020:	4b25      	ldr	r3, [pc, #148]	; (80050b8 <xTaskIncrementTick+0x160>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	d903      	bls.n	8005030 <xTaskIncrementTick+0xd8>
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502c:	4a22      	ldr	r2, [pc, #136]	; (80050b8 <xTaskIncrementTick+0x160>)
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4a1f      	ldr	r2, [pc, #124]	; (80050bc <xTaskIncrementTick+0x164>)
 800503e:	441a      	add	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	3304      	adds	r3, #4
 8005044:	4619      	mov	r1, r3
 8005046:	4610      	mov	r0, r2
 8005048:	f7fe fe95 	bl	8003d76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005050:	4b1b      	ldr	r3, [pc, #108]	; (80050c0 <xTaskIncrementTick+0x168>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005056:	429a      	cmp	r2, r3
 8005058:	d3b8      	bcc.n	8004fcc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800505a:	2301      	movs	r3, #1
 800505c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800505e:	e7b5      	b.n	8004fcc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005060:	4b17      	ldr	r3, [pc, #92]	; (80050c0 <xTaskIncrementTick+0x168>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005066:	4915      	ldr	r1, [pc, #84]	; (80050bc <xTaskIncrementTick+0x164>)
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d901      	bls.n	800507c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005078:	2301      	movs	r3, #1
 800507a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800507c:	4b11      	ldr	r3, [pc, #68]	; (80050c4 <xTaskIncrementTick+0x16c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005084:	2301      	movs	r3, #1
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	e004      	b.n	8005094 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800508a:	4b0f      	ldr	r3, [pc, #60]	; (80050c8 <xTaskIncrementTick+0x170>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3301      	adds	r3, #1
 8005090:	4a0d      	ldr	r2, [pc, #52]	; (80050c8 <xTaskIncrementTick+0x170>)
 8005092:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005094:	697b      	ldr	r3, [r7, #20]
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	20000d90 	.word	0x20000d90
 80050a4:	20000d6c 	.word	0x20000d6c
 80050a8:	20000d20 	.word	0x20000d20
 80050ac:	20000d24 	.word	0x20000d24
 80050b0:	20000d80 	.word	0x20000d80
 80050b4:	20000d88 	.word	0x20000d88
 80050b8:	20000d70 	.word	0x20000d70
 80050bc:	20000898 	.word	0x20000898
 80050c0:	20000894 	.word	0x20000894
 80050c4:	20000d7c 	.word	0x20000d7c
 80050c8:	20000d78 	.word	0x20000d78

080050cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80050d2:	4b28      	ldr	r3, [pc, #160]	; (8005174 <vTaskSwitchContext+0xa8>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80050da:	4b27      	ldr	r3, [pc, #156]	; (8005178 <vTaskSwitchContext+0xac>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80050e0:	e041      	b.n	8005166 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80050e2:	4b25      	ldr	r3, [pc, #148]	; (8005178 <vTaskSwitchContext+0xac>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050e8:	4b24      	ldr	r3, [pc, #144]	; (800517c <vTaskSwitchContext+0xb0>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	e010      	b.n	8005112 <vTaskSwitchContext+0x46>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10a      	bne.n	800510c <vTaskSwitchContext+0x40>
	__asm volatile
 80050f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050fa:	f383 8811 	msr	BASEPRI, r3
 80050fe:	f3bf 8f6f 	isb	sy
 8005102:	f3bf 8f4f 	dsb	sy
 8005106:	607b      	str	r3, [r7, #4]
}
 8005108:	bf00      	nop
 800510a:	e7fe      	b.n	800510a <vTaskSwitchContext+0x3e>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	3b01      	subs	r3, #1
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	491b      	ldr	r1, [pc, #108]	; (8005180 <vTaskSwitchContext+0xb4>)
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	440b      	add	r3, r1
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0e4      	beq.n	80050f0 <vTaskSwitchContext+0x24>
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	4613      	mov	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4a13      	ldr	r2, [pc, #76]	; (8005180 <vTaskSwitchContext+0xb4>)
 8005132:	4413      	add	r3, r2
 8005134:	60bb      	str	r3, [r7, #8]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	605a      	str	r2, [r3, #4]
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	3308      	adds	r3, #8
 8005148:	429a      	cmp	r2, r3
 800514a:	d104      	bne.n	8005156 <vTaskSwitchContext+0x8a>
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	605a      	str	r2, [r3, #4]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	4a09      	ldr	r2, [pc, #36]	; (8005184 <vTaskSwitchContext+0xb8>)
 800515e:	6013      	str	r3, [r2, #0]
 8005160:	4a06      	ldr	r2, [pc, #24]	; (800517c <vTaskSwitchContext+0xb0>)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6013      	str	r3, [r2, #0]
}
 8005166:	bf00      	nop
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	20000d90 	.word	0x20000d90
 8005178:	20000d7c 	.word	0x20000d7c
 800517c:	20000d70 	.word	0x20000d70
 8005180:	20000898 	.word	0x20000898
 8005184:	20000894 	.word	0x20000894

08005188 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10a      	bne.n	80051ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	60fb      	str	r3, [r7, #12]
}
 80051aa:	bf00      	nop
 80051ac:	e7fe      	b.n	80051ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051ae:	4b07      	ldr	r3, [pc, #28]	; (80051cc <vTaskPlaceOnEventList+0x44>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	3318      	adds	r3, #24
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7fe fe01 	bl	8003dbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80051bc:	2101      	movs	r1, #1
 80051be:	6838      	ldr	r0, [r7, #0]
 80051c0:	f000 fa7c 	bl	80056bc <prvAddCurrentTaskToDelayedList>
}
 80051c4:	bf00      	nop
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	20000894 	.word	0x20000894

080051d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10a      	bne.n	80051f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	617b      	str	r3, [r7, #20]
}
 80051f4:	bf00      	nop
 80051f6:	e7fe      	b.n	80051f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051f8:	4b0a      	ldr	r3, [pc, #40]	; (8005224 <vTaskPlaceOnEventListRestricted+0x54>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	3318      	adds	r3, #24
 80051fe:	4619      	mov	r1, r3
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f7fe fdb8 	bl	8003d76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800520c:	f04f 33ff 	mov.w	r3, #4294967295
 8005210:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	68b8      	ldr	r0, [r7, #8]
 8005216:	f000 fa51 	bl	80056bc <prvAddCurrentTaskToDelayedList>
	}
 800521a:	bf00      	nop
 800521c:	3718      	adds	r7, #24
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000894 	.word	0x20000894

08005228 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10a      	bne.n	8005254 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60fb      	str	r3, [r7, #12]
}
 8005250:	bf00      	nop
 8005252:	e7fe      	b.n	8005252 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	3318      	adds	r3, #24
 8005258:	4618      	mov	r0, r3
 800525a:	f7fe fde9 	bl	8003e30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800525e:	4b1e      	ldr	r3, [pc, #120]	; (80052d8 <xTaskRemoveFromEventList+0xb0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d11d      	bne.n	80052a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	3304      	adds	r3, #4
 800526a:	4618      	mov	r0, r3
 800526c:	f7fe fde0 	bl	8003e30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005274:	4b19      	ldr	r3, [pc, #100]	; (80052dc <xTaskRemoveFromEventList+0xb4>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d903      	bls.n	8005284 <xTaskRemoveFromEventList+0x5c>
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005280:	4a16      	ldr	r2, [pc, #88]	; (80052dc <xTaskRemoveFromEventList+0xb4>)
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005288:	4613      	mov	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4a13      	ldr	r2, [pc, #76]	; (80052e0 <xTaskRemoveFromEventList+0xb8>)
 8005292:	441a      	add	r2, r3
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	3304      	adds	r3, #4
 8005298:	4619      	mov	r1, r3
 800529a:	4610      	mov	r0, r2
 800529c:	f7fe fd6b 	bl	8003d76 <vListInsertEnd>
 80052a0:	e005      	b.n	80052ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	3318      	adds	r3, #24
 80052a6:	4619      	mov	r1, r3
 80052a8:	480e      	ldr	r0, [pc, #56]	; (80052e4 <xTaskRemoveFromEventList+0xbc>)
 80052aa:	f7fe fd64 	bl	8003d76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b2:	4b0d      	ldr	r3, [pc, #52]	; (80052e8 <xTaskRemoveFromEventList+0xc0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d905      	bls.n	80052c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80052bc:	2301      	movs	r3, #1
 80052be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80052c0:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <xTaskRemoveFromEventList+0xc4>)
 80052c2:	2201      	movs	r2, #1
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	e001      	b.n	80052cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80052c8:	2300      	movs	r3, #0
 80052ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80052cc:	697b      	ldr	r3, [r7, #20]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3718      	adds	r7, #24
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	20000d90 	.word	0x20000d90
 80052dc:	20000d70 	.word	0x20000d70
 80052e0:	20000898 	.word	0x20000898
 80052e4:	20000d28 	.word	0x20000d28
 80052e8:	20000894 	.word	0x20000894
 80052ec:	20000d7c 	.word	0x20000d7c

080052f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052f8:	4b06      	ldr	r3, [pc, #24]	; (8005314 <vTaskInternalSetTimeOutState+0x24>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005300:	4b05      	ldr	r3, [pc, #20]	; (8005318 <vTaskInternalSetTimeOutState+0x28>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	605a      	str	r2, [r3, #4]
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr
 8005314:	20000d80 	.word	0x20000d80
 8005318:	20000d6c 	.word	0x20000d6c

0800531c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10a      	bne.n	8005342 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800532c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	613b      	str	r3, [r7, #16]
}
 800533e:	bf00      	nop
 8005340:	e7fe      	b.n	8005340 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10a      	bne.n	800535e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534c:	f383 8811 	msr	BASEPRI, r3
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	60fb      	str	r3, [r7, #12]
}
 800535a:	bf00      	nop
 800535c:	e7fe      	b.n	800535c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800535e:	f000 fe79 	bl	8006054 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005362:	4b1d      	ldr	r3, [pc, #116]	; (80053d8 <xTaskCheckForTimeOut+0xbc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537a:	d102      	bne.n	8005382 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800537c:	2300      	movs	r3, #0
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	e023      	b.n	80053ca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b15      	ldr	r3, [pc, #84]	; (80053dc <xTaskCheckForTimeOut+0xc0>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d007      	beq.n	800539e <xTaskCheckForTimeOut+0x82>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	69ba      	ldr	r2, [r7, #24]
 8005394:	429a      	cmp	r2, r3
 8005396:	d302      	bcc.n	800539e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005398:	2301      	movs	r3, #1
 800539a:	61fb      	str	r3, [r7, #28]
 800539c:	e015      	b.n	80053ca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d20b      	bcs.n	80053c0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	1ad2      	subs	r2, r2, r3
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff ff9b 	bl	80052f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80053ba:	2300      	movs	r3, #0
 80053bc:	61fb      	str	r3, [r7, #28]
 80053be:	e004      	b.n	80053ca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80053c6:	2301      	movs	r3, #1
 80053c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80053ca:	f000 fe73 	bl	80060b4 <vPortExitCritical>

	return xReturn;
 80053ce:	69fb      	ldr	r3, [r7, #28]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3720      	adds	r7, #32
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	20000d6c 	.word	0x20000d6c
 80053dc:	20000d80 	.word	0x20000d80

080053e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80053e4:	4b03      	ldr	r3, [pc, #12]	; (80053f4 <vTaskMissedYield+0x14>)
 80053e6:	2201      	movs	r2, #1
 80053e8:	601a      	str	r2, [r3, #0]
}
 80053ea:	bf00      	nop
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	20000d7c 	.word	0x20000d7c

080053f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005400:	f000 f852 	bl	80054a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005404:	4b06      	ldr	r3, [pc, #24]	; (8005420 <prvIdleTask+0x28>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d9f9      	bls.n	8005400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800540c:	4b05      	ldr	r3, [pc, #20]	; (8005424 <prvIdleTask+0x2c>)
 800540e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	f3bf 8f4f 	dsb	sy
 8005418:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800541c:	e7f0      	b.n	8005400 <prvIdleTask+0x8>
 800541e:	bf00      	nop
 8005420:	20000898 	.word	0x20000898
 8005424:	e000ed04 	.word	0xe000ed04

08005428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800542e:	2300      	movs	r3, #0
 8005430:	607b      	str	r3, [r7, #4]
 8005432:	e00c      	b.n	800544e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	4613      	mov	r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4413      	add	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	4a12      	ldr	r2, [pc, #72]	; (8005488 <prvInitialiseTaskLists+0x60>)
 8005440:	4413      	add	r3, r2
 8005442:	4618      	mov	r0, r3
 8005444:	f7fe fc6a 	bl	8003d1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	3301      	adds	r3, #1
 800544c:	607b      	str	r3, [r7, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b37      	cmp	r3, #55	; 0x37
 8005452:	d9ef      	bls.n	8005434 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005454:	480d      	ldr	r0, [pc, #52]	; (800548c <prvInitialiseTaskLists+0x64>)
 8005456:	f7fe fc61 	bl	8003d1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800545a:	480d      	ldr	r0, [pc, #52]	; (8005490 <prvInitialiseTaskLists+0x68>)
 800545c:	f7fe fc5e 	bl	8003d1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005460:	480c      	ldr	r0, [pc, #48]	; (8005494 <prvInitialiseTaskLists+0x6c>)
 8005462:	f7fe fc5b 	bl	8003d1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005466:	480c      	ldr	r0, [pc, #48]	; (8005498 <prvInitialiseTaskLists+0x70>)
 8005468:	f7fe fc58 	bl	8003d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800546c:	480b      	ldr	r0, [pc, #44]	; (800549c <prvInitialiseTaskLists+0x74>)
 800546e:	f7fe fc55 	bl	8003d1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005472:	4b0b      	ldr	r3, [pc, #44]	; (80054a0 <prvInitialiseTaskLists+0x78>)
 8005474:	4a05      	ldr	r2, [pc, #20]	; (800548c <prvInitialiseTaskLists+0x64>)
 8005476:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005478:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <prvInitialiseTaskLists+0x7c>)
 800547a:	4a05      	ldr	r2, [pc, #20]	; (8005490 <prvInitialiseTaskLists+0x68>)
 800547c:	601a      	str	r2, [r3, #0]
}
 800547e:	bf00      	nop
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	20000898 	.word	0x20000898
 800548c:	20000cf8 	.word	0x20000cf8
 8005490:	20000d0c 	.word	0x20000d0c
 8005494:	20000d28 	.word	0x20000d28
 8005498:	20000d3c 	.word	0x20000d3c
 800549c:	20000d54 	.word	0x20000d54
 80054a0:	20000d20 	.word	0x20000d20
 80054a4:	20000d24 	.word	0x20000d24

080054a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054ae:	e019      	b.n	80054e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80054b0:	f000 fdd0 	bl	8006054 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054b4:	4b10      	ldr	r3, [pc, #64]	; (80054f8 <prvCheckTasksWaitingTermination+0x50>)
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3304      	adds	r3, #4
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fe fcb5 	bl	8003e30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80054c6:	4b0d      	ldr	r3, [pc, #52]	; (80054fc <prvCheckTasksWaitingTermination+0x54>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	4a0b      	ldr	r2, [pc, #44]	; (80054fc <prvCheckTasksWaitingTermination+0x54>)
 80054ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80054d0:	4b0b      	ldr	r3, [pc, #44]	; (8005500 <prvCheckTasksWaitingTermination+0x58>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3b01      	subs	r3, #1
 80054d6:	4a0a      	ldr	r2, [pc, #40]	; (8005500 <prvCheckTasksWaitingTermination+0x58>)
 80054d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80054da:	f000 fdeb 	bl	80060b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f810 	bl	8005504 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054e4:	4b06      	ldr	r3, [pc, #24]	; (8005500 <prvCheckTasksWaitingTermination+0x58>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1e1      	bne.n	80054b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80054ec:	bf00      	nop
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000d3c 	.word	0x20000d3c
 80054fc:	20000d68 	.word	0x20000d68
 8005500:	20000d50 	.word	0x20000d50

08005504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005512:	2b00      	cmp	r3, #0
 8005514:	d108      	bne.n	8005528 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551a:	4618      	mov	r0, r3
 800551c:	f000 ff88 	bl	8006430 <vPortFree>
				vPortFree( pxTCB );
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 ff85 	bl	8006430 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005526:	e018      	b.n	800555a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800552e:	2b01      	cmp	r3, #1
 8005530:	d103      	bne.n	800553a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 ff7c 	bl	8006430 <vPortFree>
	}
 8005538:	e00f      	b.n	800555a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005540:	2b02      	cmp	r3, #2
 8005542:	d00a      	beq.n	800555a <prvDeleteTCB+0x56>
	__asm volatile
 8005544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005548:	f383 8811 	msr	BASEPRI, r3
 800554c:	f3bf 8f6f 	isb	sy
 8005550:	f3bf 8f4f 	dsb	sy
 8005554:	60fb      	str	r3, [r7, #12]
}
 8005556:	bf00      	nop
 8005558:	e7fe      	b.n	8005558 <prvDeleteTCB+0x54>
	}
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
	...

08005564 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800556a:	4b0c      	ldr	r3, [pc, #48]	; (800559c <prvResetNextTaskUnblockTime+0x38>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d104      	bne.n	800557e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005574:	4b0a      	ldr	r3, [pc, #40]	; (80055a0 <prvResetNextTaskUnblockTime+0x3c>)
 8005576:	f04f 32ff 	mov.w	r2, #4294967295
 800557a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800557c:	e008      	b.n	8005590 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800557e:	4b07      	ldr	r3, [pc, #28]	; (800559c <prvResetNextTaskUnblockTime+0x38>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	4a04      	ldr	r2, [pc, #16]	; (80055a0 <prvResetNextTaskUnblockTime+0x3c>)
 800558e:	6013      	str	r3, [r2, #0]
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	20000d20 	.word	0x20000d20
 80055a0:	20000d88 	.word	0x20000d88

080055a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80055aa:	4b0b      	ldr	r3, [pc, #44]	; (80055d8 <xTaskGetSchedulerState+0x34>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d102      	bne.n	80055b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80055b2:	2301      	movs	r3, #1
 80055b4:	607b      	str	r3, [r7, #4]
 80055b6:	e008      	b.n	80055ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055b8:	4b08      	ldr	r3, [pc, #32]	; (80055dc <xTaskGetSchedulerState+0x38>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d102      	bne.n	80055c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80055c0:	2302      	movs	r3, #2
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	e001      	b.n	80055ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80055c6:	2300      	movs	r3, #0
 80055c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80055ca:	687b      	ldr	r3, [r7, #4]
	}
 80055cc:	4618      	mov	r0, r3
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	20000d74 	.word	0x20000d74
 80055dc:	20000d90 	.word	0x20000d90

080055e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80055ec:	2300      	movs	r3, #0
 80055ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d056      	beq.n	80056a4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055f6:	4b2e      	ldr	r3, [pc, #184]	; (80056b0 <xTaskPriorityDisinherit+0xd0>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d00a      	beq.n	8005616 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	60fb      	str	r3, [r7, #12]
}
 8005612:	bf00      	nop
 8005614:	e7fe      	b.n	8005614 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10a      	bne.n	8005634 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	60bb      	str	r3, [r7, #8]
}
 8005630:	bf00      	nop
 8005632:	e7fe      	b.n	8005632 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005638:	1e5a      	subs	r2, r3, #1
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005646:	429a      	cmp	r2, r3
 8005648:	d02c      	beq.n	80056a4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800564e:	2b00      	cmp	r3, #0
 8005650:	d128      	bne.n	80056a4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	3304      	adds	r3, #4
 8005656:	4618      	mov	r0, r3
 8005658:	f7fe fbea 	bl	8003e30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005674:	4b0f      	ldr	r3, [pc, #60]	; (80056b4 <xTaskPriorityDisinherit+0xd4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d903      	bls.n	8005684 <xTaskPriorityDisinherit+0xa4>
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	4a0c      	ldr	r2, [pc, #48]	; (80056b4 <xTaskPriorityDisinherit+0xd4>)
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005688:	4613      	mov	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	4413      	add	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4a09      	ldr	r2, [pc, #36]	; (80056b8 <xTaskPriorityDisinherit+0xd8>)
 8005692:	441a      	add	r2, r3
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	3304      	adds	r3, #4
 8005698:	4619      	mov	r1, r3
 800569a:	4610      	mov	r0, r2
 800569c:	f7fe fb6b 	bl	8003d76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80056a0:	2301      	movs	r3, #1
 80056a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80056a4:	697b      	ldr	r3, [r7, #20]
	}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3718      	adds	r7, #24
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	20000894 	.word	0x20000894
 80056b4:	20000d70 	.word	0x20000d70
 80056b8:	20000898 	.word	0x20000898

080056bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056c6:	4b21      	ldr	r3, [pc, #132]	; (800574c <prvAddCurrentTaskToDelayedList+0x90>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056cc:	4b20      	ldr	r3, [pc, #128]	; (8005750 <prvAddCurrentTaskToDelayedList+0x94>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3304      	adds	r3, #4
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fe fbac 	bl	8003e30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056de:	d10a      	bne.n	80056f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d007      	beq.n	80056f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056e6:	4b1a      	ldr	r3, [pc, #104]	; (8005750 <prvAddCurrentTaskToDelayedList+0x94>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4619      	mov	r1, r3
 80056ee:	4819      	ldr	r0, [pc, #100]	; (8005754 <prvAddCurrentTaskToDelayedList+0x98>)
 80056f0:	f7fe fb41 	bl	8003d76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056f4:	e026      	b.n	8005744 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4413      	add	r3, r2
 80056fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056fe:	4b14      	ldr	r3, [pc, #80]	; (8005750 <prvAddCurrentTaskToDelayedList+0x94>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	429a      	cmp	r2, r3
 800570c:	d209      	bcs.n	8005722 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800570e:	4b12      	ldr	r3, [pc, #72]	; (8005758 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b0f      	ldr	r3, [pc, #60]	; (8005750 <prvAddCurrentTaskToDelayedList+0x94>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	3304      	adds	r3, #4
 8005718:	4619      	mov	r1, r3
 800571a:	4610      	mov	r0, r2
 800571c:	f7fe fb4f 	bl	8003dbe <vListInsert>
}
 8005720:	e010      	b.n	8005744 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005722:	4b0e      	ldr	r3, [pc, #56]	; (800575c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <prvAddCurrentTaskToDelayedList+0x94>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3304      	adds	r3, #4
 800572c:	4619      	mov	r1, r3
 800572e:	4610      	mov	r0, r2
 8005730:	f7fe fb45 	bl	8003dbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005734:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	429a      	cmp	r2, r3
 800573c:	d202      	bcs.n	8005744 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800573e:	4a08      	ldr	r2, [pc, #32]	; (8005760 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	6013      	str	r3, [r2, #0]
}
 8005744:	bf00      	nop
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20000d6c 	.word	0x20000d6c
 8005750:	20000894 	.word	0x20000894
 8005754:	20000d54 	.word	0x20000d54
 8005758:	20000d24 	.word	0x20000d24
 800575c:	20000d20 	.word	0x20000d20
 8005760:	20000d88 	.word	0x20000d88

08005764 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08a      	sub	sp, #40	; 0x28
 8005768:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800576a:	2300      	movs	r3, #0
 800576c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800576e:	f000 fb07 	bl	8005d80 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005772:	4b1c      	ldr	r3, [pc, #112]	; (80057e4 <xTimerCreateTimerTask+0x80>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d021      	beq.n	80057be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800577a:	2300      	movs	r3, #0
 800577c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800577e:	2300      	movs	r3, #0
 8005780:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005782:	1d3a      	adds	r2, r7, #4
 8005784:	f107 0108 	add.w	r1, r7, #8
 8005788:	f107 030c 	add.w	r3, r7, #12
 800578c:	4618      	mov	r0, r3
 800578e:	f7fe faab 	bl	8003ce8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005792:	6879      	ldr	r1, [r7, #4]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	9202      	str	r2, [sp, #8]
 800579a:	9301      	str	r3, [sp, #4]
 800579c:	2302      	movs	r3, #2
 800579e:	9300      	str	r3, [sp, #0]
 80057a0:	2300      	movs	r3, #0
 80057a2:	460a      	mov	r2, r1
 80057a4:	4910      	ldr	r1, [pc, #64]	; (80057e8 <xTimerCreateTimerTask+0x84>)
 80057a6:	4811      	ldr	r0, [pc, #68]	; (80057ec <xTimerCreateTimerTask+0x88>)
 80057a8:	f7ff f8de 	bl	8004968 <xTaskCreateStatic>
 80057ac:	4603      	mov	r3, r0
 80057ae:	4a10      	ldr	r2, [pc, #64]	; (80057f0 <xTimerCreateTimerTask+0x8c>)
 80057b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80057b2:	4b0f      	ldr	r3, [pc, #60]	; (80057f0 <xTimerCreateTimerTask+0x8c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80057ba:	2301      	movs	r3, #1
 80057bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10a      	bne.n	80057da <xTimerCreateTimerTask+0x76>
	__asm volatile
 80057c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c8:	f383 8811 	msr	BASEPRI, r3
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	613b      	str	r3, [r7, #16]
}
 80057d6:	bf00      	nop
 80057d8:	e7fe      	b.n	80057d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80057da:	697b      	ldr	r3, [r7, #20]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	20000dc4 	.word	0x20000dc4
 80057e8:	08007694 	.word	0x08007694
 80057ec:	08005929 	.word	0x08005929
 80057f0:	20000dc8 	.word	0x20000dc8

080057f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08a      	sub	sp, #40	; 0x28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005802:	2300      	movs	r3, #0
 8005804:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10a      	bne.n	8005822 <xTimerGenericCommand+0x2e>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	623b      	str	r3, [r7, #32]
}
 800581e:	bf00      	nop
 8005820:	e7fe      	b.n	8005820 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005822:	4b1a      	ldr	r3, [pc, #104]	; (800588c <xTimerGenericCommand+0x98>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d02a      	beq.n	8005880 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	2b05      	cmp	r3, #5
 800583a:	dc18      	bgt.n	800586e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800583c:	f7ff feb2 	bl	80055a4 <xTaskGetSchedulerState>
 8005840:	4603      	mov	r3, r0
 8005842:	2b02      	cmp	r3, #2
 8005844:	d109      	bne.n	800585a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005846:	4b11      	ldr	r3, [pc, #68]	; (800588c <xTimerGenericCommand+0x98>)
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	f107 0110 	add.w	r1, r7, #16
 800584e:	2300      	movs	r3, #0
 8005850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005852:	f7fe fca1 	bl	8004198 <xQueueGenericSend>
 8005856:	6278      	str	r0, [r7, #36]	; 0x24
 8005858:	e012      	b.n	8005880 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800585a:	4b0c      	ldr	r3, [pc, #48]	; (800588c <xTimerGenericCommand+0x98>)
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	f107 0110 	add.w	r1, r7, #16
 8005862:	2300      	movs	r3, #0
 8005864:	2200      	movs	r2, #0
 8005866:	f7fe fc97 	bl	8004198 <xQueueGenericSend>
 800586a:	6278      	str	r0, [r7, #36]	; 0x24
 800586c:	e008      	b.n	8005880 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800586e:	4b07      	ldr	r3, [pc, #28]	; (800588c <xTimerGenericCommand+0x98>)
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	f107 0110 	add.w	r1, r7, #16
 8005876:	2300      	movs	r3, #0
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	f7fe fd8b 	bl	8004394 <xQueueGenericSendFromISR>
 800587e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005882:	4618      	mov	r0, r3
 8005884:	3728      	adds	r7, #40	; 0x28
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	20000dc4 	.word	0x20000dc4

08005890 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af02      	add	r7, sp, #8
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800589a:	4b22      	ldr	r3, [pc, #136]	; (8005924 <prvProcessExpiredTimer+0x94>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	3304      	adds	r3, #4
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7fe fac1 	bl	8003e30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058b4:	f003 0304 	and.w	r3, r3, #4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d022      	beq.n	8005902 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	699a      	ldr	r2, [r3, #24]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	18d1      	adds	r1, r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	6978      	ldr	r0, [r7, #20]
 80058ca:	f000 f8d1 	bl	8005a70 <prvInsertTimerInActiveList>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d01f      	beq.n	8005914 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80058d4:	2300      	movs	r3, #0
 80058d6:	9300      	str	r3, [sp, #0]
 80058d8:	2300      	movs	r3, #0
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	2100      	movs	r1, #0
 80058de:	6978      	ldr	r0, [r7, #20]
 80058e0:	f7ff ff88 	bl	80057f4 <xTimerGenericCommand>
 80058e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d113      	bne.n	8005914 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	60fb      	str	r3, [r7, #12]
}
 80058fe:	bf00      	nop
 8005900:	e7fe      	b.n	8005900 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005908:	f023 0301 	bic.w	r3, r3, #1
 800590c:	b2da      	uxtb	r2, r3
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	6978      	ldr	r0, [r7, #20]
 800591a:	4798      	blx	r3
}
 800591c:	bf00      	nop
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	20000dbc 	.word	0x20000dbc

08005928 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005930:	f107 0308 	add.w	r3, r7, #8
 8005934:	4618      	mov	r0, r3
 8005936:	f000 f857 	bl	80059e8 <prvGetNextExpireTime>
 800593a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4619      	mov	r1, r3
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 f803 	bl	800594c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005946:	f000 f8d5 	bl	8005af4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800594a:	e7f1      	b.n	8005930 <prvTimerTask+0x8>

0800594c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005956:	f7ff fa43 	bl	8004de0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800595a:	f107 0308 	add.w	r3, r7, #8
 800595e:	4618      	mov	r0, r3
 8005960:	f000 f866 	bl	8005a30 <prvSampleTimeNow>
 8005964:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d130      	bne.n	80059ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10a      	bne.n	8005988 <prvProcessTimerOrBlockTask+0x3c>
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	429a      	cmp	r2, r3
 8005978:	d806      	bhi.n	8005988 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800597a:	f7ff fa3f 	bl	8004dfc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800597e:	68f9      	ldr	r1, [r7, #12]
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f7ff ff85 	bl	8005890 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005986:	e024      	b.n	80059d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800598e:	4b13      	ldr	r3, [pc, #76]	; (80059dc <prvProcessTimerOrBlockTask+0x90>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <prvProcessTimerOrBlockTask+0x50>
 8005998:	2301      	movs	r3, #1
 800599a:	e000      	b.n	800599e <prvProcessTimerOrBlockTask+0x52>
 800599c:	2300      	movs	r3, #0
 800599e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80059a0:	4b0f      	ldr	r3, [pc, #60]	; (80059e0 <prvProcessTimerOrBlockTask+0x94>)
 80059a2:	6818      	ldr	r0, [r3, #0]
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	4619      	mov	r1, r3
 80059ae:	f7fe ffa7 	bl	8004900 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80059b2:	f7ff fa23 	bl	8004dfc <xTaskResumeAll>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80059bc:	4b09      	ldr	r3, [pc, #36]	; (80059e4 <prvProcessTimerOrBlockTask+0x98>)
 80059be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	f3bf 8f6f 	isb	sy
}
 80059cc:	e001      	b.n	80059d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80059ce:	f7ff fa15 	bl	8004dfc <xTaskResumeAll>
}
 80059d2:	bf00      	nop
 80059d4:	3710      	adds	r7, #16
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	20000dc0 	.word	0x20000dc0
 80059e0:	20000dc4 	.word	0x20000dc4
 80059e4:	e000ed04 	.word	0xe000ed04

080059e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059f0:	4b0e      	ldr	r3, [pc, #56]	; (8005a2c <prvGetNextExpireTime+0x44>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <prvGetNextExpireTime+0x16>
 80059fa:	2201      	movs	r2, #1
 80059fc:	e000      	b.n	8005a00 <prvGetNextExpireTime+0x18>
 80059fe:	2200      	movs	r2, #0
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d105      	bne.n	8005a18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a0c:	4b07      	ldr	r3, [pc, #28]	; (8005a2c <prvGetNextExpireTime+0x44>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	60fb      	str	r3, [r7, #12]
 8005a16:	e001      	b.n	8005a1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20000dbc 	.word	0x20000dbc

08005a30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005a38:	f7ff fa7e 	bl	8004f38 <xTaskGetTickCount>
 8005a3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005a3e:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <prvSampleTimeNow+0x3c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d205      	bcs.n	8005a54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005a48:	f000 f936 	bl	8005cb8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	e002      	b.n	8005a5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005a5a:	4a04      	ldr	r2, [pc, #16]	; (8005a6c <prvSampleTimeNow+0x3c>)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005a60:	68fb      	ldr	r3, [r7, #12]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20000dcc 	.word	0x20000dcc

08005a70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d812      	bhi.n	8005abc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	1ad2      	subs	r2, r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d302      	bcc.n	8005aaa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	e01b      	b.n	8005ae2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005aaa:	4b10      	ldr	r3, [pc, #64]	; (8005aec <prvInsertTimerInActiveList+0x7c>)
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	f7fe f982 	bl	8003dbe <vListInsert>
 8005aba:	e012      	b.n	8005ae2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d206      	bcs.n	8005ad2 <prvInsertTimerInActiveList+0x62>
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d302      	bcc.n	8005ad2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005acc:	2301      	movs	r3, #1
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	e007      	b.n	8005ae2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ad2:	4b07      	ldr	r3, [pc, #28]	; (8005af0 <prvInsertTimerInActiveList+0x80>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	4610      	mov	r0, r2
 8005ade:	f7fe f96e 	bl	8003dbe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005ae2:	697b      	ldr	r3, [r7, #20]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3718      	adds	r7, #24
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	20000dc0 	.word	0x20000dc0
 8005af0:	20000dbc 	.word	0x20000dbc

08005af4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08e      	sub	sp, #56	; 0x38
 8005af8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005afa:	e0ca      	b.n	8005c92 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	da18      	bge.n	8005b34 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005b02:	1d3b      	adds	r3, r7, #4
 8005b04:	3304      	adds	r3, #4
 8005b06:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10a      	bne.n	8005b24 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	61fb      	str	r3, [r7, #28]
}
 8005b20:	bf00      	nop
 8005b22:	e7fe      	b.n	8005b22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b2a:	6850      	ldr	r0, [r2, #4]
 8005b2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b2e:	6892      	ldr	r2, [r2, #8]
 8005b30:	4611      	mov	r1, r2
 8005b32:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f2c0 80aa 	blt.w	8005c90 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d004      	beq.n	8005b52 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4a:	3304      	adds	r3, #4
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7fe f96f 	bl	8003e30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b52:	463b      	mov	r3, r7
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff6b 	bl	8005a30 <prvSampleTimeNow>
 8005b5a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b09      	cmp	r3, #9
 8005b60:	f200 8097 	bhi.w	8005c92 <prvProcessReceivedCommands+0x19e>
 8005b64:	a201      	add	r2, pc, #4	; (adr r2, 8005b6c <prvProcessReceivedCommands+0x78>)
 8005b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6a:	bf00      	nop
 8005b6c:	08005b95 	.word	0x08005b95
 8005b70:	08005b95 	.word	0x08005b95
 8005b74:	08005b95 	.word	0x08005b95
 8005b78:	08005c09 	.word	0x08005c09
 8005b7c:	08005c1d 	.word	0x08005c1d
 8005b80:	08005c67 	.word	0x08005c67
 8005b84:	08005b95 	.word	0x08005b95
 8005b88:	08005b95 	.word	0x08005b95
 8005b8c:	08005c09 	.word	0x08005c09
 8005b90:	08005c1d 	.word	0x08005c1d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b9a:	f043 0301 	orr.w	r3, r3, #1
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	18d1      	adds	r1, r2, r3
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bb4:	f7ff ff5c 	bl	8005a70 <prvInsertTimerInActiveList>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d069      	beq.n	8005c92 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d05e      	beq.n	8005c92 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	441a      	add	r2, r3
 8005bdc:	2300      	movs	r3, #0
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	2300      	movs	r3, #0
 8005be2:	2100      	movs	r1, #0
 8005be4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005be6:	f7ff fe05 	bl	80057f4 <xTimerGenericCommand>
 8005bea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d14f      	bne.n	8005c92 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf6:	f383 8811 	msr	BASEPRI, r3
 8005bfa:	f3bf 8f6f 	isb	sy
 8005bfe:	f3bf 8f4f 	dsb	sy
 8005c02:	61bb      	str	r3, [r7, #24]
}
 8005c04:	bf00      	nop
 8005c06:	e7fe      	b.n	8005c06 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c0e:	f023 0301 	bic.w	r3, r3, #1
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005c1a:	e03a      	b.n	8005c92 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c22:	f043 0301 	orr.w	r3, r3, #1
 8005c26:	b2da      	uxtb	r2, r3
 8005c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c32:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10a      	bne.n	8005c52 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c40:	f383 8811 	msr	BASEPRI, r3
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	617b      	str	r3, [r7, #20]
}
 8005c4e:	bf00      	nop
 8005c50:	e7fe      	b.n	8005c50 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c54:	699a      	ldr	r2, [r3, #24]
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	18d1      	adds	r1, r2, r3
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c60:	f7ff ff06 	bl	8005a70 <prvInsertTimerInActiveList>
					break;
 8005c64:	e015      	b.n	8005c92 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d103      	bne.n	8005c7c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005c74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c76:	f000 fbdb 	bl	8006430 <vPortFree>
 8005c7a:	e00a      	b.n	8005c92 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c82:	f023 0301 	bic.w	r3, r3, #1
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005c8e:	e000      	b.n	8005c92 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005c90:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c92:	4b08      	ldr	r3, [pc, #32]	; (8005cb4 <prvProcessReceivedCommands+0x1c0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	1d39      	adds	r1, r7, #4
 8005c98:	2200      	movs	r2, #0
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fe fc16 	bl	80044cc <xQueueReceive>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f47f af2a 	bne.w	8005afc <prvProcessReceivedCommands+0x8>
	}
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	3730      	adds	r7, #48	; 0x30
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20000dc4 	.word	0x20000dc4

08005cb8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005cbe:	e048      	b.n	8005d52 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005cc0:	4b2d      	ldr	r3, [pc, #180]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cca:	4b2b      	ldr	r3, [pc, #172]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	3304      	adds	r3, #4
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7fe f8a9 	bl	8003e30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d02e      	beq.n	8005d52 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d90e      	bls.n	8005d24 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d12:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	3304      	adds	r3, #4
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f7fe f84e 	bl	8003dbe <vListInsert>
 8005d22:	e016      	b.n	8005d52 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d24:	2300      	movs	r3, #0
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	2300      	movs	r3, #0
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f7ff fd60 	bl	80057f4 <xTimerGenericCommand>
 8005d34:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10a      	bne.n	8005d52 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d40:	f383 8811 	msr	BASEPRI, r3
 8005d44:	f3bf 8f6f 	isb	sy
 8005d48:	f3bf 8f4f 	dsb	sy
 8005d4c:	603b      	str	r3, [r7, #0]
}
 8005d4e:	bf00      	nop
 8005d50:	e7fe      	b.n	8005d50 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d52:	4b09      	ldr	r3, [pc, #36]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1b1      	bne.n	8005cc0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005d5c:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005d62:	4b06      	ldr	r3, [pc, #24]	; (8005d7c <prvSwitchTimerLists+0xc4>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a04      	ldr	r2, [pc, #16]	; (8005d78 <prvSwitchTimerLists+0xc0>)
 8005d68:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005d6a:	4a04      	ldr	r2, [pc, #16]	; (8005d7c <prvSwitchTimerLists+0xc4>)
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	6013      	str	r3, [r2, #0]
}
 8005d70:	bf00      	nop
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	20000dbc 	.word	0x20000dbc
 8005d7c:	20000dc0 	.word	0x20000dc0

08005d80 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005d86:	f000 f965 	bl	8006054 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005d8a:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <prvCheckForValidListAndQueue+0x60>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d120      	bne.n	8005dd4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005d92:	4814      	ldr	r0, [pc, #80]	; (8005de4 <prvCheckForValidListAndQueue+0x64>)
 8005d94:	f7fd ffc2 	bl	8003d1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005d98:	4813      	ldr	r0, [pc, #76]	; (8005de8 <prvCheckForValidListAndQueue+0x68>)
 8005d9a:	f7fd ffbf 	bl	8003d1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005d9e:	4b13      	ldr	r3, [pc, #76]	; (8005dec <prvCheckForValidListAndQueue+0x6c>)
 8005da0:	4a10      	ldr	r2, [pc, #64]	; (8005de4 <prvCheckForValidListAndQueue+0x64>)
 8005da2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005da4:	4b12      	ldr	r3, [pc, #72]	; (8005df0 <prvCheckForValidListAndQueue+0x70>)
 8005da6:	4a10      	ldr	r2, [pc, #64]	; (8005de8 <prvCheckForValidListAndQueue+0x68>)
 8005da8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005daa:	2300      	movs	r3, #0
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	4b11      	ldr	r3, [pc, #68]	; (8005df4 <prvCheckForValidListAndQueue+0x74>)
 8005db0:	4a11      	ldr	r2, [pc, #68]	; (8005df8 <prvCheckForValidListAndQueue+0x78>)
 8005db2:	2110      	movs	r1, #16
 8005db4:	200a      	movs	r0, #10
 8005db6:	f7fe f8cd 	bl	8003f54 <xQueueGenericCreateStatic>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4a08      	ldr	r2, [pc, #32]	; (8005de0 <prvCheckForValidListAndQueue+0x60>)
 8005dbe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005dc0:	4b07      	ldr	r3, [pc, #28]	; (8005de0 <prvCheckForValidListAndQueue+0x60>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005dc8:	4b05      	ldr	r3, [pc, #20]	; (8005de0 <prvCheckForValidListAndQueue+0x60>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	490b      	ldr	r1, [pc, #44]	; (8005dfc <prvCheckForValidListAndQueue+0x7c>)
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fe fd6c 	bl	80048ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005dd4:	f000 f96e 	bl	80060b4 <vPortExitCritical>
}
 8005dd8:	bf00      	nop
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	20000dc4 	.word	0x20000dc4
 8005de4:	20000d94 	.word	0x20000d94
 8005de8:	20000da8 	.word	0x20000da8
 8005dec:	20000dbc 	.word	0x20000dbc
 8005df0:	20000dc0 	.word	0x20000dc0
 8005df4:	20000e70 	.word	0x20000e70
 8005df8:	20000dd0 	.word	0x20000dd0
 8005dfc:	0800769c 	.word	0x0800769c

08005e00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3b04      	subs	r3, #4
 8005e10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	3b04      	subs	r3, #4
 8005e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	f023 0201 	bic.w	r2, r3, #1
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3b04      	subs	r3, #4
 8005e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e30:	4a0c      	ldr	r2, [pc, #48]	; (8005e64 <pxPortInitialiseStack+0x64>)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	3b14      	subs	r3, #20
 8005e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3b04      	subs	r3, #4
 8005e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f06f 0202 	mvn.w	r2, #2
 8005e4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	3b20      	subs	r3, #32
 8005e54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005e56:	68fb      	ldr	r3, [r7, #12]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	08005e69 	.word	0x08005e69

08005e68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e72:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <prvTaskExitError+0x54>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7a:	d00a      	beq.n	8005e92 <prvTaskExitError+0x2a>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	60fb      	str	r3, [r7, #12]
}
 8005e8e:	bf00      	nop
 8005e90:	e7fe      	b.n	8005e90 <prvTaskExitError+0x28>
	__asm volatile
 8005e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	60bb      	str	r3, [r7, #8]
}
 8005ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005ea6:	bf00      	nop
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0fc      	beq.n	8005ea8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005eae:	bf00      	nop
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	20000010 	.word	0x20000010

08005ec0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ec0:	4b07      	ldr	r3, [pc, #28]	; (8005ee0 <pxCurrentTCBConst2>)
 8005ec2:	6819      	ldr	r1, [r3, #0]
 8005ec4:	6808      	ldr	r0, [r1, #0]
 8005ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eca:	f380 8809 	msr	PSP, r0
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	f04f 0000 	mov.w	r0, #0
 8005ed6:	f380 8811 	msr	BASEPRI, r0
 8005eda:	4770      	bx	lr
 8005edc:	f3af 8000 	nop.w

08005ee0 <pxCurrentTCBConst2>:
 8005ee0:	20000894 	.word	0x20000894
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ee4:	bf00      	nop
 8005ee6:	bf00      	nop

08005ee8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005ee8:	4808      	ldr	r0, [pc, #32]	; (8005f0c <prvPortStartFirstTask+0x24>)
 8005eea:	6800      	ldr	r0, [r0, #0]
 8005eec:	6800      	ldr	r0, [r0, #0]
 8005eee:	f380 8808 	msr	MSP, r0
 8005ef2:	f04f 0000 	mov.w	r0, #0
 8005ef6:	f380 8814 	msr	CONTROL, r0
 8005efa:	b662      	cpsie	i
 8005efc:	b661      	cpsie	f
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	df00      	svc	0
 8005f08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005f0a:	bf00      	nop
 8005f0c:	e000ed08 	.word	0xe000ed08

08005f10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005f16:	4b46      	ldr	r3, [pc, #280]	; (8006030 <xPortStartScheduler+0x120>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a46      	ldr	r2, [pc, #280]	; (8006034 <xPortStartScheduler+0x124>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d10a      	bne.n	8005f36 <xPortStartScheduler+0x26>
	__asm volatile
 8005f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	613b      	str	r3, [r7, #16]
}
 8005f32:	bf00      	nop
 8005f34:	e7fe      	b.n	8005f34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005f36:	4b3e      	ldr	r3, [pc, #248]	; (8006030 <xPortStartScheduler+0x120>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a3f      	ldr	r2, [pc, #252]	; (8006038 <xPortStartScheduler+0x128>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d10a      	bne.n	8005f56 <xPortStartScheduler+0x46>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	60fb      	str	r3, [r7, #12]
}
 8005f52:	bf00      	nop
 8005f54:	e7fe      	b.n	8005f54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f56:	4b39      	ldr	r3, [pc, #228]	; (800603c <xPortStartScheduler+0x12c>)
 8005f58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	22ff      	movs	r2, #255	; 0xff
 8005f66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	4b31      	ldr	r3, [pc, #196]	; (8006040 <xPortStartScheduler+0x130>)
 8005f7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005f7e:	4b31      	ldr	r3, [pc, #196]	; (8006044 <xPortStartScheduler+0x134>)
 8005f80:	2207      	movs	r2, #7
 8005f82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f84:	e009      	b.n	8005f9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005f86:	4b2f      	ldr	r3, [pc, #188]	; (8006044 <xPortStartScheduler+0x134>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	4a2d      	ldr	r2, [pc, #180]	; (8006044 <xPortStartScheduler+0x134>)
 8005f8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f90:	78fb      	ldrb	r3, [r7, #3]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	005b      	lsls	r3, r3, #1
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f9a:	78fb      	ldrb	r3, [r7, #3]
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fa2:	2b80      	cmp	r3, #128	; 0x80
 8005fa4:	d0ef      	beq.n	8005f86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005fa6:	4b27      	ldr	r3, [pc, #156]	; (8006044 <xPortStartScheduler+0x134>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f1c3 0307 	rsb	r3, r3, #7
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d00a      	beq.n	8005fc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8005fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb6:	f383 8811 	msr	BASEPRI, r3
 8005fba:	f3bf 8f6f 	isb	sy
 8005fbe:	f3bf 8f4f 	dsb	sy
 8005fc2:	60bb      	str	r3, [r7, #8]
}
 8005fc4:	bf00      	nop
 8005fc6:	e7fe      	b.n	8005fc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005fc8:	4b1e      	ldr	r3, [pc, #120]	; (8006044 <xPortStartScheduler+0x134>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	021b      	lsls	r3, r3, #8
 8005fce:	4a1d      	ldr	r2, [pc, #116]	; (8006044 <xPortStartScheduler+0x134>)
 8005fd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005fd2:	4b1c      	ldr	r3, [pc, #112]	; (8006044 <xPortStartScheduler+0x134>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005fda:	4a1a      	ldr	r2, [pc, #104]	; (8006044 <xPortStartScheduler+0x134>)
 8005fdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	b2da      	uxtb	r2, r3
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005fe6:	4b18      	ldr	r3, [pc, #96]	; (8006048 <xPortStartScheduler+0x138>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a17      	ldr	r2, [pc, #92]	; (8006048 <xPortStartScheduler+0x138>)
 8005fec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ff0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ff2:	4b15      	ldr	r3, [pc, #84]	; (8006048 <xPortStartScheduler+0x138>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a14      	ldr	r2, [pc, #80]	; (8006048 <xPortStartScheduler+0x138>)
 8005ff8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005ffc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ffe:	f000 f8dd 	bl	80061bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006002:	4b12      	ldr	r3, [pc, #72]	; (800604c <xPortStartScheduler+0x13c>)
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006008:	f000 f8fc 	bl	8006204 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800600c:	4b10      	ldr	r3, [pc, #64]	; (8006050 <xPortStartScheduler+0x140>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a0f      	ldr	r2, [pc, #60]	; (8006050 <xPortStartScheduler+0x140>)
 8006012:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006016:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006018:	f7ff ff66 	bl	8005ee8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800601c:	f7ff f856 	bl	80050cc <vTaskSwitchContext>
	prvTaskExitError();
 8006020:	f7ff ff22 	bl	8005e68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3718      	adds	r7, #24
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	e000ed00 	.word	0xe000ed00
 8006034:	410fc271 	.word	0x410fc271
 8006038:	410fc270 	.word	0x410fc270
 800603c:	e000e400 	.word	0xe000e400
 8006040:	20000ec0 	.word	0x20000ec0
 8006044:	20000ec4 	.word	0x20000ec4
 8006048:	e000ed20 	.word	0xe000ed20
 800604c:	20000010 	.word	0x20000010
 8006050:	e000ef34 	.word	0xe000ef34

08006054 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
	__asm volatile
 800605a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
 800606a:	607b      	str	r3, [r7, #4]
}
 800606c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800606e:	4b0f      	ldr	r3, [pc, #60]	; (80060ac <vPortEnterCritical+0x58>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3301      	adds	r3, #1
 8006074:	4a0d      	ldr	r2, [pc, #52]	; (80060ac <vPortEnterCritical+0x58>)
 8006076:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006078:	4b0c      	ldr	r3, [pc, #48]	; (80060ac <vPortEnterCritical+0x58>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d10f      	bne.n	80060a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006080:	4b0b      	ldr	r3, [pc, #44]	; (80060b0 <vPortEnterCritical+0x5c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800608a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	603b      	str	r3, [r7, #0]
}
 800609c:	bf00      	nop
 800609e:	e7fe      	b.n	800609e <vPortEnterCritical+0x4a>
	}
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr
 80060ac:	20000010 	.word	0x20000010
 80060b0:	e000ed04 	.word	0xe000ed04

080060b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80060ba:	4b12      	ldr	r3, [pc, #72]	; (8006104 <vPortExitCritical+0x50>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10a      	bne.n	80060d8 <vPortExitCritical+0x24>
	__asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	607b      	str	r3, [r7, #4]
}
 80060d4:	bf00      	nop
 80060d6:	e7fe      	b.n	80060d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80060d8:	4b0a      	ldr	r3, [pc, #40]	; (8006104 <vPortExitCritical+0x50>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	3b01      	subs	r3, #1
 80060de:	4a09      	ldr	r2, [pc, #36]	; (8006104 <vPortExitCritical+0x50>)
 80060e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80060e2:	4b08      	ldr	r3, [pc, #32]	; (8006104 <vPortExitCritical+0x50>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d105      	bne.n	80060f6 <vPortExitCritical+0x42>
 80060ea:	2300      	movs	r3, #0
 80060ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	f383 8811 	msr	BASEPRI, r3
}
 80060f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000010 	.word	0x20000010
	...

08006110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006110:	f3ef 8009 	mrs	r0, PSP
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	4b15      	ldr	r3, [pc, #84]	; (8006170 <pxCurrentTCBConst>)
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	f01e 0f10 	tst.w	lr, #16
 8006120:	bf08      	it	eq
 8006122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800612a:	6010      	str	r0, [r2, #0]
 800612c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006130:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006134:	f380 8811 	msr	BASEPRI, r0
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	f7fe ffc4 	bl	80050cc <vTaskSwitchContext>
 8006144:	f04f 0000 	mov.w	r0, #0
 8006148:	f380 8811 	msr	BASEPRI, r0
 800614c:	bc09      	pop	{r0, r3}
 800614e:	6819      	ldr	r1, [r3, #0]
 8006150:	6808      	ldr	r0, [r1, #0]
 8006152:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006156:	f01e 0f10 	tst.w	lr, #16
 800615a:	bf08      	it	eq
 800615c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006160:	f380 8809 	msr	PSP, r0
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	f3af 8000 	nop.w

08006170 <pxCurrentTCBConst>:
 8006170:	20000894 	.word	0x20000894
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop

08006178 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	607b      	str	r3, [r7, #4]
}
 8006190:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006192:	f7fe fee1 	bl	8004f58 <xTaskIncrementTick>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800619c:	4b06      	ldr	r3, [pc, #24]	; (80061b8 <xPortSysTickHandler+0x40>)
 800619e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	2300      	movs	r3, #0
 80061a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f383 8811 	msr	BASEPRI, r3
}
 80061ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80061b0:	bf00      	nop
 80061b2:	3708      	adds	r7, #8
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80061bc:	b480      	push	{r7}
 80061be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80061c0:	4b0b      	ldr	r3, [pc, #44]	; (80061f0 <vPortSetupTimerInterrupt+0x34>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80061c6:	4b0b      	ldr	r3, [pc, #44]	; (80061f4 <vPortSetupTimerInterrupt+0x38>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80061cc:	4b0a      	ldr	r3, [pc, #40]	; (80061f8 <vPortSetupTimerInterrupt+0x3c>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a0a      	ldr	r2, [pc, #40]	; (80061fc <vPortSetupTimerInterrupt+0x40>)
 80061d2:	fba2 2303 	umull	r2, r3, r2, r3
 80061d6:	099b      	lsrs	r3, r3, #6
 80061d8:	4a09      	ldr	r2, [pc, #36]	; (8006200 <vPortSetupTimerInterrupt+0x44>)
 80061da:	3b01      	subs	r3, #1
 80061dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80061de:	4b04      	ldr	r3, [pc, #16]	; (80061f0 <vPortSetupTimerInterrupt+0x34>)
 80061e0:	2207      	movs	r2, #7
 80061e2:	601a      	str	r2, [r3, #0]
}
 80061e4:	bf00      	nop
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	e000e010 	.word	0xe000e010
 80061f4:	e000e018 	.word	0xe000e018
 80061f8:	20000000 	.word	0x20000000
 80061fc:	10624dd3 	.word	0x10624dd3
 8006200:	e000e014 	.word	0xe000e014

08006204 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006204:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006214 <vPortEnableVFP+0x10>
 8006208:	6801      	ldr	r1, [r0, #0]
 800620a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800620e:	6001      	str	r1, [r0, #0]
 8006210:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006212:	bf00      	nop
 8006214:	e000ed88 	.word	0xe000ed88

08006218 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800621e:	f3ef 8305 	mrs	r3, IPSR
 8006222:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2b0f      	cmp	r3, #15
 8006228:	d914      	bls.n	8006254 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800622a:	4a17      	ldr	r2, [pc, #92]	; (8006288 <vPortValidateInterruptPriority+0x70>)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006234:	4b15      	ldr	r3, [pc, #84]	; (800628c <vPortValidateInterruptPriority+0x74>)
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	7afa      	ldrb	r2, [r7, #11]
 800623a:	429a      	cmp	r2, r3
 800623c:	d20a      	bcs.n	8006254 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	607b      	str	r3, [r7, #4]
}
 8006250:	bf00      	nop
 8006252:	e7fe      	b.n	8006252 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006254:	4b0e      	ldr	r3, [pc, #56]	; (8006290 <vPortValidateInterruptPriority+0x78>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800625c:	4b0d      	ldr	r3, [pc, #52]	; (8006294 <vPortValidateInterruptPriority+0x7c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	429a      	cmp	r2, r3
 8006262:	d90a      	bls.n	800627a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	603b      	str	r3, [r7, #0]
}
 8006276:	bf00      	nop
 8006278:	e7fe      	b.n	8006278 <vPortValidateInterruptPriority+0x60>
	}
 800627a:	bf00      	nop
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	e000e3f0 	.word	0xe000e3f0
 800628c:	20000ec0 	.word	0x20000ec0
 8006290:	e000ed0c 	.word	0xe000ed0c
 8006294:	20000ec4 	.word	0x20000ec4

08006298 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b08a      	sub	sp, #40	; 0x28
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80062a0:	2300      	movs	r3, #0
 80062a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80062a4:	f7fe fd9c 	bl	8004de0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80062a8:	4b5b      	ldr	r3, [pc, #364]	; (8006418 <pvPortMalloc+0x180>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80062b0:	f000 f920 	bl	80064f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80062b4:	4b59      	ldr	r3, [pc, #356]	; (800641c <pvPortMalloc+0x184>)
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4013      	ands	r3, r2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f040 8093 	bne.w	80063e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d01d      	beq.n	8006304 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80062c8:	2208      	movs	r2, #8
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4413      	add	r3, r2
 80062ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d014      	beq.n	8006304 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f023 0307 	bic.w	r3, r3, #7
 80062e0:	3308      	adds	r3, #8
 80062e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f003 0307 	and.w	r3, r3, #7
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <pvPortMalloc+0x6c>
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	617b      	str	r3, [r7, #20]
}
 8006300:	bf00      	nop
 8006302:	e7fe      	b.n	8006302 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d06e      	beq.n	80063e8 <pvPortMalloc+0x150>
 800630a:	4b45      	ldr	r3, [pc, #276]	; (8006420 <pvPortMalloc+0x188>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	429a      	cmp	r2, r3
 8006312:	d869      	bhi.n	80063e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006314:	4b43      	ldr	r3, [pc, #268]	; (8006424 <pvPortMalloc+0x18c>)
 8006316:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006318:	4b42      	ldr	r3, [pc, #264]	; (8006424 <pvPortMalloc+0x18c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800631e:	e004      	b.n	800632a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006322:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	429a      	cmp	r2, r3
 8006332:	d903      	bls.n	800633c <pvPortMalloc+0xa4>
 8006334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1f1      	bne.n	8006320 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800633c:	4b36      	ldr	r3, [pc, #216]	; (8006418 <pvPortMalloc+0x180>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006342:	429a      	cmp	r2, r3
 8006344:	d050      	beq.n	80063e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2208      	movs	r2, #8
 800634c:	4413      	add	r3, r2
 800634e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	1ad2      	subs	r2, r2, r3
 8006360:	2308      	movs	r3, #8
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	429a      	cmp	r2, r3
 8006366:	d91f      	bls.n	80063a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4413      	add	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	f003 0307 	and.w	r3, r3, #7
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00a      	beq.n	8006390 <pvPortMalloc+0xf8>
	__asm volatile
 800637a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637e:	f383 8811 	msr	BASEPRI, r3
 8006382:	f3bf 8f6f 	isb	sy
 8006386:	f3bf 8f4f 	dsb	sy
 800638a:	613b      	str	r3, [r7, #16]
}
 800638c:	bf00      	nop
 800638e:	e7fe      	b.n	800638e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	1ad2      	subs	r2, r2, r3
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80063a2:	69b8      	ldr	r0, [r7, #24]
 80063a4:	f000 f908 	bl	80065b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80063a8:	4b1d      	ldr	r3, [pc, #116]	; (8006420 <pvPortMalloc+0x188>)
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	4a1b      	ldr	r2, [pc, #108]	; (8006420 <pvPortMalloc+0x188>)
 80063b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80063b6:	4b1a      	ldr	r3, [pc, #104]	; (8006420 <pvPortMalloc+0x188>)
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	4b1b      	ldr	r3, [pc, #108]	; (8006428 <pvPortMalloc+0x190>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d203      	bcs.n	80063ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80063c2:	4b17      	ldr	r3, [pc, #92]	; (8006420 <pvPortMalloc+0x188>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a18      	ldr	r2, [pc, #96]	; (8006428 <pvPortMalloc+0x190>)
 80063c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80063ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	4b13      	ldr	r3, [pc, #76]	; (800641c <pvPortMalloc+0x184>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	431a      	orrs	r2, r3
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80063d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063da:	2200      	movs	r2, #0
 80063dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80063de:	4b13      	ldr	r3, [pc, #76]	; (800642c <pvPortMalloc+0x194>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	3301      	adds	r3, #1
 80063e4:	4a11      	ldr	r2, [pc, #68]	; (800642c <pvPortMalloc+0x194>)
 80063e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80063e8:	f7fe fd08 	bl	8004dfc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	f003 0307 	and.w	r3, r3, #7
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00a      	beq.n	800640c <pvPortMalloc+0x174>
	__asm volatile
 80063f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fa:	f383 8811 	msr	BASEPRI, r3
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	f3bf 8f4f 	dsb	sy
 8006406:	60fb      	str	r3, [r7, #12]
}
 8006408:	bf00      	nop
 800640a:	e7fe      	b.n	800640a <pvPortMalloc+0x172>
	return pvReturn;
 800640c:	69fb      	ldr	r3, [r7, #28]
}
 800640e:	4618      	mov	r0, r3
 8006410:	3728      	adds	r7, #40	; 0x28
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	200035e0 	.word	0x200035e0
 800641c:	200035f4 	.word	0x200035f4
 8006420:	200035e4 	.word	0x200035e4
 8006424:	200035d8 	.word	0x200035d8
 8006428:	200035e8 	.word	0x200035e8
 800642c:	200035ec 	.word	0x200035ec

08006430 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d04d      	beq.n	80064de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006442:	2308      	movs	r3, #8
 8006444:	425b      	negs	r3, r3
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	4413      	add	r3, r2
 800644a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	4b24      	ldr	r3, [pc, #144]	; (80064e8 <vPortFree+0xb8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4013      	ands	r3, r2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10a      	bne.n	8006474 <vPortFree+0x44>
	__asm volatile
 800645e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006462:	f383 8811 	msr	BASEPRI, r3
 8006466:	f3bf 8f6f 	isb	sy
 800646a:	f3bf 8f4f 	dsb	sy
 800646e:	60fb      	str	r3, [r7, #12]
}
 8006470:	bf00      	nop
 8006472:	e7fe      	b.n	8006472 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <vPortFree+0x62>
	__asm volatile
 800647c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	60bb      	str	r3, [r7, #8]
}
 800648e:	bf00      	nop
 8006490:	e7fe      	b.n	8006490 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	4b14      	ldr	r3, [pc, #80]	; (80064e8 <vPortFree+0xb8>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4013      	ands	r3, r2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01e      	beq.n	80064de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d11a      	bne.n	80064de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	4b0e      	ldr	r3, [pc, #56]	; (80064e8 <vPortFree+0xb8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	43db      	mvns	r3, r3
 80064b2:	401a      	ands	r2, r3
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80064b8:	f7fe fc92 	bl	8004de0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	4b0a      	ldr	r3, [pc, #40]	; (80064ec <vPortFree+0xbc>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4413      	add	r3, r2
 80064c6:	4a09      	ldr	r2, [pc, #36]	; (80064ec <vPortFree+0xbc>)
 80064c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80064ca:	6938      	ldr	r0, [r7, #16]
 80064cc:	f000 f874 	bl	80065b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80064d0:	4b07      	ldr	r3, [pc, #28]	; (80064f0 <vPortFree+0xc0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3301      	adds	r3, #1
 80064d6:	4a06      	ldr	r2, [pc, #24]	; (80064f0 <vPortFree+0xc0>)
 80064d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80064da:	f7fe fc8f 	bl	8004dfc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80064de:	bf00      	nop
 80064e0:	3718      	adds	r7, #24
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	200035f4 	.word	0x200035f4
 80064ec:	200035e4 	.word	0x200035e4
 80064f0:	200035f0 	.word	0x200035f0

080064f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80064fa:	f242 7310 	movw	r3, #10000	; 0x2710
 80064fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006500:	4b27      	ldr	r3, [pc, #156]	; (80065a0 <prvHeapInit+0xac>)
 8006502:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f003 0307 	and.w	r3, r3, #7
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00c      	beq.n	8006528 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3307      	adds	r3, #7
 8006512:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 0307 	bic.w	r3, r3, #7
 800651a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	4a1f      	ldr	r2, [pc, #124]	; (80065a0 <prvHeapInit+0xac>)
 8006524:	4413      	add	r3, r2
 8006526:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800652c:	4a1d      	ldr	r2, [pc, #116]	; (80065a4 <prvHeapInit+0xb0>)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006532:	4b1c      	ldr	r3, [pc, #112]	; (80065a4 <prvHeapInit+0xb0>)
 8006534:	2200      	movs	r2, #0
 8006536:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	4413      	add	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006540:	2208      	movs	r2, #8
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	1a9b      	subs	r3, r3, r2
 8006546:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f023 0307 	bic.w	r3, r3, #7
 800654e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4a15      	ldr	r2, [pc, #84]	; (80065a8 <prvHeapInit+0xb4>)
 8006554:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006556:	4b14      	ldr	r3, [pc, #80]	; (80065a8 <prvHeapInit+0xb4>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2200      	movs	r2, #0
 800655c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800655e:	4b12      	ldr	r3, [pc, #72]	; (80065a8 <prvHeapInit+0xb4>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	1ad2      	subs	r2, r2, r3
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006574:	4b0c      	ldr	r3, [pc, #48]	; (80065a8 <prvHeapInit+0xb4>)
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4a0a      	ldr	r2, [pc, #40]	; (80065ac <prvHeapInit+0xb8>)
 8006582:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4a09      	ldr	r2, [pc, #36]	; (80065b0 <prvHeapInit+0xbc>)
 800658a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800658c:	4b09      	ldr	r3, [pc, #36]	; (80065b4 <prvHeapInit+0xc0>)
 800658e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006592:	601a      	str	r2, [r3, #0]
}
 8006594:	bf00      	nop
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	20000ec8 	.word	0x20000ec8
 80065a4:	200035d8 	.word	0x200035d8
 80065a8:	200035e0 	.word	0x200035e0
 80065ac:	200035e8 	.word	0x200035e8
 80065b0:	200035e4 	.word	0x200035e4
 80065b4:	200035f4 	.word	0x200035f4

080065b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80065c0:	4b28      	ldr	r3, [pc, #160]	; (8006664 <prvInsertBlockIntoFreeList+0xac>)
 80065c2:	60fb      	str	r3, [r7, #12]
 80065c4:	e002      	b.n	80065cc <prvInsertBlockIntoFreeList+0x14>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d8f7      	bhi.n	80065c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	4413      	add	r3, r2
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d108      	bne.n	80065fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	441a      	add	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	441a      	add	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	429a      	cmp	r2, r3
 800660c:	d118      	bne.n	8006640 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	4b15      	ldr	r3, [pc, #84]	; (8006668 <prvInsertBlockIntoFreeList+0xb0>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	429a      	cmp	r2, r3
 8006618:	d00d      	beq.n	8006636 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	441a      	add	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	e008      	b.n	8006648 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006636:	4b0c      	ldr	r3, [pc, #48]	; (8006668 <prvInsertBlockIntoFreeList+0xb0>)
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	e003      	b.n	8006648 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	429a      	cmp	r2, r3
 800664e:	d002      	beq.n	8006656 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	200035d8 	.word	0x200035d8
 8006668:	200035e0 	.word	0x200035e0

0800666c <__errno>:
 800666c:	4b01      	ldr	r3, [pc, #4]	; (8006674 <__errno+0x8>)
 800666e:	6818      	ldr	r0, [r3, #0]
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	20000014 	.word	0x20000014

08006678 <__libc_init_array>:
 8006678:	b570      	push	{r4, r5, r6, lr}
 800667a:	4d0d      	ldr	r5, [pc, #52]	; (80066b0 <__libc_init_array+0x38>)
 800667c:	4c0d      	ldr	r4, [pc, #52]	; (80066b4 <__libc_init_array+0x3c>)
 800667e:	1b64      	subs	r4, r4, r5
 8006680:	10a4      	asrs	r4, r4, #2
 8006682:	2600      	movs	r6, #0
 8006684:	42a6      	cmp	r6, r4
 8006686:	d109      	bne.n	800669c <__libc_init_array+0x24>
 8006688:	4d0b      	ldr	r5, [pc, #44]	; (80066b8 <__libc_init_array+0x40>)
 800668a:	4c0c      	ldr	r4, [pc, #48]	; (80066bc <__libc_init_array+0x44>)
 800668c:	f000 ffbc 	bl	8007608 <_init>
 8006690:	1b64      	subs	r4, r4, r5
 8006692:	10a4      	asrs	r4, r4, #2
 8006694:	2600      	movs	r6, #0
 8006696:	42a6      	cmp	r6, r4
 8006698:	d105      	bne.n	80066a6 <__libc_init_array+0x2e>
 800669a:	bd70      	pop	{r4, r5, r6, pc}
 800669c:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a0:	4798      	blx	r3
 80066a2:	3601      	adds	r6, #1
 80066a4:	e7ee      	b.n	8006684 <__libc_init_array+0xc>
 80066a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066aa:	4798      	blx	r3
 80066ac:	3601      	adds	r6, #1
 80066ae:	e7f2      	b.n	8006696 <__libc_init_array+0x1e>
 80066b0:	0800782c 	.word	0x0800782c
 80066b4:	0800782c 	.word	0x0800782c
 80066b8:	0800782c 	.word	0x0800782c
 80066bc:	08007830 	.word	0x08007830

080066c0 <memcpy>:
 80066c0:	440a      	add	r2, r1
 80066c2:	4291      	cmp	r1, r2
 80066c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80066c8:	d100      	bne.n	80066cc <memcpy+0xc>
 80066ca:	4770      	bx	lr
 80066cc:	b510      	push	{r4, lr}
 80066ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066d6:	4291      	cmp	r1, r2
 80066d8:	d1f9      	bne.n	80066ce <memcpy+0xe>
 80066da:	bd10      	pop	{r4, pc}

080066dc <memset>:
 80066dc:	4402      	add	r2, r0
 80066de:	4603      	mov	r3, r0
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d100      	bne.n	80066e6 <memset+0xa>
 80066e4:	4770      	bx	lr
 80066e6:	f803 1b01 	strb.w	r1, [r3], #1
 80066ea:	e7f9      	b.n	80066e0 <memset+0x4>

080066ec <iprintf>:
 80066ec:	b40f      	push	{r0, r1, r2, r3}
 80066ee:	4b0a      	ldr	r3, [pc, #40]	; (8006718 <iprintf+0x2c>)
 80066f0:	b513      	push	{r0, r1, r4, lr}
 80066f2:	681c      	ldr	r4, [r3, #0]
 80066f4:	b124      	cbz	r4, 8006700 <iprintf+0x14>
 80066f6:	69a3      	ldr	r3, [r4, #24]
 80066f8:	b913      	cbnz	r3, 8006700 <iprintf+0x14>
 80066fa:	4620      	mov	r0, r4
 80066fc:	f000 f866 	bl	80067cc <__sinit>
 8006700:	ab05      	add	r3, sp, #20
 8006702:	9a04      	ldr	r2, [sp, #16]
 8006704:	68a1      	ldr	r1, [r4, #8]
 8006706:	9301      	str	r3, [sp, #4]
 8006708:	4620      	mov	r0, r4
 800670a:	f000 f9bd 	bl	8006a88 <_vfiprintf_r>
 800670e:	b002      	add	sp, #8
 8006710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006714:	b004      	add	sp, #16
 8006716:	4770      	bx	lr
 8006718:	20000014 	.word	0x20000014

0800671c <std>:
 800671c:	2300      	movs	r3, #0
 800671e:	b510      	push	{r4, lr}
 8006720:	4604      	mov	r4, r0
 8006722:	e9c0 3300 	strd	r3, r3, [r0]
 8006726:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800672a:	6083      	str	r3, [r0, #8]
 800672c:	8181      	strh	r1, [r0, #12]
 800672e:	6643      	str	r3, [r0, #100]	; 0x64
 8006730:	81c2      	strh	r2, [r0, #14]
 8006732:	6183      	str	r3, [r0, #24]
 8006734:	4619      	mov	r1, r3
 8006736:	2208      	movs	r2, #8
 8006738:	305c      	adds	r0, #92	; 0x5c
 800673a:	f7ff ffcf 	bl	80066dc <memset>
 800673e:	4b05      	ldr	r3, [pc, #20]	; (8006754 <std+0x38>)
 8006740:	6263      	str	r3, [r4, #36]	; 0x24
 8006742:	4b05      	ldr	r3, [pc, #20]	; (8006758 <std+0x3c>)
 8006744:	62a3      	str	r3, [r4, #40]	; 0x28
 8006746:	4b05      	ldr	r3, [pc, #20]	; (800675c <std+0x40>)
 8006748:	62e3      	str	r3, [r4, #44]	; 0x2c
 800674a:	4b05      	ldr	r3, [pc, #20]	; (8006760 <std+0x44>)
 800674c:	6224      	str	r4, [r4, #32]
 800674e:	6323      	str	r3, [r4, #48]	; 0x30
 8006750:	bd10      	pop	{r4, pc}
 8006752:	bf00      	nop
 8006754:	08007031 	.word	0x08007031
 8006758:	08007053 	.word	0x08007053
 800675c:	0800708b 	.word	0x0800708b
 8006760:	080070af 	.word	0x080070af

08006764 <_cleanup_r>:
 8006764:	4901      	ldr	r1, [pc, #4]	; (800676c <_cleanup_r+0x8>)
 8006766:	f000 b8af 	b.w	80068c8 <_fwalk_reent>
 800676a:	bf00      	nop
 800676c:	08007389 	.word	0x08007389

08006770 <__sfmoreglue>:
 8006770:	b570      	push	{r4, r5, r6, lr}
 8006772:	2268      	movs	r2, #104	; 0x68
 8006774:	1e4d      	subs	r5, r1, #1
 8006776:	4355      	muls	r5, r2
 8006778:	460e      	mov	r6, r1
 800677a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800677e:	f000 f8e5 	bl	800694c <_malloc_r>
 8006782:	4604      	mov	r4, r0
 8006784:	b140      	cbz	r0, 8006798 <__sfmoreglue+0x28>
 8006786:	2100      	movs	r1, #0
 8006788:	e9c0 1600 	strd	r1, r6, [r0]
 800678c:	300c      	adds	r0, #12
 800678e:	60a0      	str	r0, [r4, #8]
 8006790:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006794:	f7ff ffa2 	bl	80066dc <memset>
 8006798:	4620      	mov	r0, r4
 800679a:	bd70      	pop	{r4, r5, r6, pc}

0800679c <__sfp_lock_acquire>:
 800679c:	4801      	ldr	r0, [pc, #4]	; (80067a4 <__sfp_lock_acquire+0x8>)
 800679e:	f000 b8b3 	b.w	8006908 <__retarget_lock_acquire_recursive>
 80067a2:	bf00      	nop
 80067a4:	200035f9 	.word	0x200035f9

080067a8 <__sfp_lock_release>:
 80067a8:	4801      	ldr	r0, [pc, #4]	; (80067b0 <__sfp_lock_release+0x8>)
 80067aa:	f000 b8ae 	b.w	800690a <__retarget_lock_release_recursive>
 80067ae:	bf00      	nop
 80067b0:	200035f9 	.word	0x200035f9

080067b4 <__sinit_lock_acquire>:
 80067b4:	4801      	ldr	r0, [pc, #4]	; (80067bc <__sinit_lock_acquire+0x8>)
 80067b6:	f000 b8a7 	b.w	8006908 <__retarget_lock_acquire_recursive>
 80067ba:	bf00      	nop
 80067bc:	200035fa 	.word	0x200035fa

080067c0 <__sinit_lock_release>:
 80067c0:	4801      	ldr	r0, [pc, #4]	; (80067c8 <__sinit_lock_release+0x8>)
 80067c2:	f000 b8a2 	b.w	800690a <__retarget_lock_release_recursive>
 80067c6:	bf00      	nop
 80067c8:	200035fa 	.word	0x200035fa

080067cc <__sinit>:
 80067cc:	b510      	push	{r4, lr}
 80067ce:	4604      	mov	r4, r0
 80067d0:	f7ff fff0 	bl	80067b4 <__sinit_lock_acquire>
 80067d4:	69a3      	ldr	r3, [r4, #24]
 80067d6:	b11b      	cbz	r3, 80067e0 <__sinit+0x14>
 80067d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067dc:	f7ff bff0 	b.w	80067c0 <__sinit_lock_release>
 80067e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80067e4:	6523      	str	r3, [r4, #80]	; 0x50
 80067e6:	4b13      	ldr	r3, [pc, #76]	; (8006834 <__sinit+0x68>)
 80067e8:	4a13      	ldr	r2, [pc, #76]	; (8006838 <__sinit+0x6c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80067ee:	42a3      	cmp	r3, r4
 80067f0:	bf04      	itt	eq
 80067f2:	2301      	moveq	r3, #1
 80067f4:	61a3      	streq	r3, [r4, #24]
 80067f6:	4620      	mov	r0, r4
 80067f8:	f000 f820 	bl	800683c <__sfp>
 80067fc:	6060      	str	r0, [r4, #4]
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 f81c 	bl	800683c <__sfp>
 8006804:	60a0      	str	r0, [r4, #8]
 8006806:	4620      	mov	r0, r4
 8006808:	f000 f818 	bl	800683c <__sfp>
 800680c:	2200      	movs	r2, #0
 800680e:	60e0      	str	r0, [r4, #12]
 8006810:	2104      	movs	r1, #4
 8006812:	6860      	ldr	r0, [r4, #4]
 8006814:	f7ff ff82 	bl	800671c <std>
 8006818:	68a0      	ldr	r0, [r4, #8]
 800681a:	2201      	movs	r2, #1
 800681c:	2109      	movs	r1, #9
 800681e:	f7ff ff7d 	bl	800671c <std>
 8006822:	68e0      	ldr	r0, [r4, #12]
 8006824:	2202      	movs	r2, #2
 8006826:	2112      	movs	r1, #18
 8006828:	f7ff ff78 	bl	800671c <std>
 800682c:	2301      	movs	r3, #1
 800682e:	61a3      	str	r3, [r4, #24]
 8006830:	e7d2      	b.n	80067d8 <__sinit+0xc>
 8006832:	bf00      	nop
 8006834:	0800778c 	.word	0x0800778c
 8006838:	08006765 	.word	0x08006765

0800683c <__sfp>:
 800683c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683e:	4607      	mov	r7, r0
 8006840:	f7ff ffac 	bl	800679c <__sfp_lock_acquire>
 8006844:	4b1e      	ldr	r3, [pc, #120]	; (80068c0 <__sfp+0x84>)
 8006846:	681e      	ldr	r6, [r3, #0]
 8006848:	69b3      	ldr	r3, [r6, #24]
 800684a:	b913      	cbnz	r3, 8006852 <__sfp+0x16>
 800684c:	4630      	mov	r0, r6
 800684e:	f7ff ffbd 	bl	80067cc <__sinit>
 8006852:	3648      	adds	r6, #72	; 0x48
 8006854:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006858:	3b01      	subs	r3, #1
 800685a:	d503      	bpl.n	8006864 <__sfp+0x28>
 800685c:	6833      	ldr	r3, [r6, #0]
 800685e:	b30b      	cbz	r3, 80068a4 <__sfp+0x68>
 8006860:	6836      	ldr	r6, [r6, #0]
 8006862:	e7f7      	b.n	8006854 <__sfp+0x18>
 8006864:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006868:	b9d5      	cbnz	r5, 80068a0 <__sfp+0x64>
 800686a:	4b16      	ldr	r3, [pc, #88]	; (80068c4 <__sfp+0x88>)
 800686c:	60e3      	str	r3, [r4, #12]
 800686e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006872:	6665      	str	r5, [r4, #100]	; 0x64
 8006874:	f000 f847 	bl	8006906 <__retarget_lock_init_recursive>
 8006878:	f7ff ff96 	bl	80067a8 <__sfp_lock_release>
 800687c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006880:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006884:	6025      	str	r5, [r4, #0]
 8006886:	61a5      	str	r5, [r4, #24]
 8006888:	2208      	movs	r2, #8
 800688a:	4629      	mov	r1, r5
 800688c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006890:	f7ff ff24 	bl	80066dc <memset>
 8006894:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006898:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800689c:	4620      	mov	r0, r4
 800689e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068a0:	3468      	adds	r4, #104	; 0x68
 80068a2:	e7d9      	b.n	8006858 <__sfp+0x1c>
 80068a4:	2104      	movs	r1, #4
 80068a6:	4638      	mov	r0, r7
 80068a8:	f7ff ff62 	bl	8006770 <__sfmoreglue>
 80068ac:	4604      	mov	r4, r0
 80068ae:	6030      	str	r0, [r6, #0]
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d1d5      	bne.n	8006860 <__sfp+0x24>
 80068b4:	f7ff ff78 	bl	80067a8 <__sfp_lock_release>
 80068b8:	230c      	movs	r3, #12
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	e7ee      	b.n	800689c <__sfp+0x60>
 80068be:	bf00      	nop
 80068c0:	0800778c 	.word	0x0800778c
 80068c4:	ffff0001 	.word	0xffff0001

080068c8 <_fwalk_reent>:
 80068c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068cc:	4606      	mov	r6, r0
 80068ce:	4688      	mov	r8, r1
 80068d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80068d4:	2700      	movs	r7, #0
 80068d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068da:	f1b9 0901 	subs.w	r9, r9, #1
 80068de:	d505      	bpl.n	80068ec <_fwalk_reent+0x24>
 80068e0:	6824      	ldr	r4, [r4, #0]
 80068e2:	2c00      	cmp	r4, #0
 80068e4:	d1f7      	bne.n	80068d6 <_fwalk_reent+0xe>
 80068e6:	4638      	mov	r0, r7
 80068e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068ec:	89ab      	ldrh	r3, [r5, #12]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d907      	bls.n	8006902 <_fwalk_reent+0x3a>
 80068f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068f6:	3301      	adds	r3, #1
 80068f8:	d003      	beq.n	8006902 <_fwalk_reent+0x3a>
 80068fa:	4629      	mov	r1, r5
 80068fc:	4630      	mov	r0, r6
 80068fe:	47c0      	blx	r8
 8006900:	4307      	orrs	r7, r0
 8006902:	3568      	adds	r5, #104	; 0x68
 8006904:	e7e9      	b.n	80068da <_fwalk_reent+0x12>

08006906 <__retarget_lock_init_recursive>:
 8006906:	4770      	bx	lr

08006908 <__retarget_lock_acquire_recursive>:
 8006908:	4770      	bx	lr

0800690a <__retarget_lock_release_recursive>:
 800690a:	4770      	bx	lr

0800690c <sbrk_aligned>:
 800690c:	b570      	push	{r4, r5, r6, lr}
 800690e:	4e0e      	ldr	r6, [pc, #56]	; (8006948 <sbrk_aligned+0x3c>)
 8006910:	460c      	mov	r4, r1
 8006912:	6831      	ldr	r1, [r6, #0]
 8006914:	4605      	mov	r5, r0
 8006916:	b911      	cbnz	r1, 800691e <sbrk_aligned+0x12>
 8006918:	f000 fb7a 	bl	8007010 <_sbrk_r>
 800691c:	6030      	str	r0, [r6, #0]
 800691e:	4621      	mov	r1, r4
 8006920:	4628      	mov	r0, r5
 8006922:	f000 fb75 	bl	8007010 <_sbrk_r>
 8006926:	1c43      	adds	r3, r0, #1
 8006928:	d00a      	beq.n	8006940 <sbrk_aligned+0x34>
 800692a:	1cc4      	adds	r4, r0, #3
 800692c:	f024 0403 	bic.w	r4, r4, #3
 8006930:	42a0      	cmp	r0, r4
 8006932:	d007      	beq.n	8006944 <sbrk_aligned+0x38>
 8006934:	1a21      	subs	r1, r4, r0
 8006936:	4628      	mov	r0, r5
 8006938:	f000 fb6a 	bl	8007010 <_sbrk_r>
 800693c:	3001      	adds	r0, #1
 800693e:	d101      	bne.n	8006944 <sbrk_aligned+0x38>
 8006940:	f04f 34ff 	mov.w	r4, #4294967295
 8006944:	4620      	mov	r0, r4
 8006946:	bd70      	pop	{r4, r5, r6, pc}
 8006948:	20003600 	.word	0x20003600

0800694c <_malloc_r>:
 800694c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006950:	1ccd      	adds	r5, r1, #3
 8006952:	f025 0503 	bic.w	r5, r5, #3
 8006956:	3508      	adds	r5, #8
 8006958:	2d0c      	cmp	r5, #12
 800695a:	bf38      	it	cc
 800695c:	250c      	movcc	r5, #12
 800695e:	2d00      	cmp	r5, #0
 8006960:	4607      	mov	r7, r0
 8006962:	db01      	blt.n	8006968 <_malloc_r+0x1c>
 8006964:	42a9      	cmp	r1, r5
 8006966:	d905      	bls.n	8006974 <_malloc_r+0x28>
 8006968:	230c      	movs	r3, #12
 800696a:	603b      	str	r3, [r7, #0]
 800696c:	2600      	movs	r6, #0
 800696e:	4630      	mov	r0, r6
 8006970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006974:	4e2e      	ldr	r6, [pc, #184]	; (8006a30 <_malloc_r+0xe4>)
 8006976:	f000 fdbb 	bl	80074f0 <__malloc_lock>
 800697a:	6833      	ldr	r3, [r6, #0]
 800697c:	461c      	mov	r4, r3
 800697e:	bb34      	cbnz	r4, 80069ce <_malloc_r+0x82>
 8006980:	4629      	mov	r1, r5
 8006982:	4638      	mov	r0, r7
 8006984:	f7ff ffc2 	bl	800690c <sbrk_aligned>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	4604      	mov	r4, r0
 800698c:	d14d      	bne.n	8006a2a <_malloc_r+0xde>
 800698e:	6834      	ldr	r4, [r6, #0]
 8006990:	4626      	mov	r6, r4
 8006992:	2e00      	cmp	r6, #0
 8006994:	d140      	bne.n	8006a18 <_malloc_r+0xcc>
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	4631      	mov	r1, r6
 800699a:	4638      	mov	r0, r7
 800699c:	eb04 0803 	add.w	r8, r4, r3
 80069a0:	f000 fb36 	bl	8007010 <_sbrk_r>
 80069a4:	4580      	cmp	r8, r0
 80069a6:	d13a      	bne.n	8006a1e <_malloc_r+0xd2>
 80069a8:	6821      	ldr	r1, [r4, #0]
 80069aa:	3503      	adds	r5, #3
 80069ac:	1a6d      	subs	r5, r5, r1
 80069ae:	f025 0503 	bic.w	r5, r5, #3
 80069b2:	3508      	adds	r5, #8
 80069b4:	2d0c      	cmp	r5, #12
 80069b6:	bf38      	it	cc
 80069b8:	250c      	movcc	r5, #12
 80069ba:	4629      	mov	r1, r5
 80069bc:	4638      	mov	r0, r7
 80069be:	f7ff ffa5 	bl	800690c <sbrk_aligned>
 80069c2:	3001      	adds	r0, #1
 80069c4:	d02b      	beq.n	8006a1e <_malloc_r+0xd2>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	442b      	add	r3, r5
 80069ca:	6023      	str	r3, [r4, #0]
 80069cc:	e00e      	b.n	80069ec <_malloc_r+0xa0>
 80069ce:	6822      	ldr	r2, [r4, #0]
 80069d0:	1b52      	subs	r2, r2, r5
 80069d2:	d41e      	bmi.n	8006a12 <_malloc_r+0xc6>
 80069d4:	2a0b      	cmp	r2, #11
 80069d6:	d916      	bls.n	8006a06 <_malloc_r+0xba>
 80069d8:	1961      	adds	r1, r4, r5
 80069da:	42a3      	cmp	r3, r4
 80069dc:	6025      	str	r5, [r4, #0]
 80069de:	bf18      	it	ne
 80069e0:	6059      	strne	r1, [r3, #4]
 80069e2:	6863      	ldr	r3, [r4, #4]
 80069e4:	bf08      	it	eq
 80069e6:	6031      	streq	r1, [r6, #0]
 80069e8:	5162      	str	r2, [r4, r5]
 80069ea:	604b      	str	r3, [r1, #4]
 80069ec:	4638      	mov	r0, r7
 80069ee:	f104 060b 	add.w	r6, r4, #11
 80069f2:	f000 fd83 	bl	80074fc <__malloc_unlock>
 80069f6:	f026 0607 	bic.w	r6, r6, #7
 80069fa:	1d23      	adds	r3, r4, #4
 80069fc:	1af2      	subs	r2, r6, r3
 80069fe:	d0b6      	beq.n	800696e <_malloc_r+0x22>
 8006a00:	1b9b      	subs	r3, r3, r6
 8006a02:	50a3      	str	r3, [r4, r2]
 8006a04:	e7b3      	b.n	800696e <_malloc_r+0x22>
 8006a06:	6862      	ldr	r2, [r4, #4]
 8006a08:	42a3      	cmp	r3, r4
 8006a0a:	bf0c      	ite	eq
 8006a0c:	6032      	streq	r2, [r6, #0]
 8006a0e:	605a      	strne	r2, [r3, #4]
 8006a10:	e7ec      	b.n	80069ec <_malloc_r+0xa0>
 8006a12:	4623      	mov	r3, r4
 8006a14:	6864      	ldr	r4, [r4, #4]
 8006a16:	e7b2      	b.n	800697e <_malloc_r+0x32>
 8006a18:	4634      	mov	r4, r6
 8006a1a:	6876      	ldr	r6, [r6, #4]
 8006a1c:	e7b9      	b.n	8006992 <_malloc_r+0x46>
 8006a1e:	230c      	movs	r3, #12
 8006a20:	603b      	str	r3, [r7, #0]
 8006a22:	4638      	mov	r0, r7
 8006a24:	f000 fd6a 	bl	80074fc <__malloc_unlock>
 8006a28:	e7a1      	b.n	800696e <_malloc_r+0x22>
 8006a2a:	6025      	str	r5, [r4, #0]
 8006a2c:	e7de      	b.n	80069ec <_malloc_r+0xa0>
 8006a2e:	bf00      	nop
 8006a30:	200035fc 	.word	0x200035fc

08006a34 <__sfputc_r>:
 8006a34:	6893      	ldr	r3, [r2, #8]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	b410      	push	{r4}
 8006a3c:	6093      	str	r3, [r2, #8]
 8006a3e:	da08      	bge.n	8006a52 <__sfputc_r+0x1e>
 8006a40:	6994      	ldr	r4, [r2, #24]
 8006a42:	42a3      	cmp	r3, r4
 8006a44:	db01      	blt.n	8006a4a <__sfputc_r+0x16>
 8006a46:	290a      	cmp	r1, #10
 8006a48:	d103      	bne.n	8006a52 <__sfputc_r+0x1e>
 8006a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a4e:	f000 bb33 	b.w	80070b8 <__swbuf_r>
 8006a52:	6813      	ldr	r3, [r2, #0]
 8006a54:	1c58      	adds	r0, r3, #1
 8006a56:	6010      	str	r0, [r2, #0]
 8006a58:	7019      	strb	r1, [r3, #0]
 8006a5a:	4608      	mov	r0, r1
 8006a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a60:	4770      	bx	lr

08006a62 <__sfputs_r>:
 8006a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a64:	4606      	mov	r6, r0
 8006a66:	460f      	mov	r7, r1
 8006a68:	4614      	mov	r4, r2
 8006a6a:	18d5      	adds	r5, r2, r3
 8006a6c:	42ac      	cmp	r4, r5
 8006a6e:	d101      	bne.n	8006a74 <__sfputs_r+0x12>
 8006a70:	2000      	movs	r0, #0
 8006a72:	e007      	b.n	8006a84 <__sfputs_r+0x22>
 8006a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a78:	463a      	mov	r2, r7
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f7ff ffda 	bl	8006a34 <__sfputc_r>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d1f3      	bne.n	8006a6c <__sfputs_r+0xa>
 8006a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a88 <_vfiprintf_r>:
 8006a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8c:	460d      	mov	r5, r1
 8006a8e:	b09d      	sub	sp, #116	; 0x74
 8006a90:	4614      	mov	r4, r2
 8006a92:	4698      	mov	r8, r3
 8006a94:	4606      	mov	r6, r0
 8006a96:	b118      	cbz	r0, 8006aa0 <_vfiprintf_r+0x18>
 8006a98:	6983      	ldr	r3, [r0, #24]
 8006a9a:	b90b      	cbnz	r3, 8006aa0 <_vfiprintf_r+0x18>
 8006a9c:	f7ff fe96 	bl	80067cc <__sinit>
 8006aa0:	4b89      	ldr	r3, [pc, #548]	; (8006cc8 <_vfiprintf_r+0x240>)
 8006aa2:	429d      	cmp	r5, r3
 8006aa4:	d11b      	bne.n	8006ade <_vfiprintf_r+0x56>
 8006aa6:	6875      	ldr	r5, [r6, #4]
 8006aa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006aaa:	07d9      	lsls	r1, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_vfiprintf_r+0x32>
 8006aae:	89ab      	ldrh	r3, [r5, #12]
 8006ab0:	059a      	lsls	r2, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_vfiprintf_r+0x32>
 8006ab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ab6:	f7ff ff27 	bl	8006908 <__retarget_lock_acquire_recursive>
 8006aba:	89ab      	ldrh	r3, [r5, #12]
 8006abc:	071b      	lsls	r3, r3, #28
 8006abe:	d501      	bpl.n	8006ac4 <_vfiprintf_r+0x3c>
 8006ac0:	692b      	ldr	r3, [r5, #16]
 8006ac2:	b9eb      	cbnz	r3, 8006b00 <_vfiprintf_r+0x78>
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	f000 fb5a 	bl	8007180 <__swsetup_r>
 8006acc:	b1c0      	cbz	r0, 8006b00 <_vfiprintf_r+0x78>
 8006ace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ad0:	07dc      	lsls	r4, r3, #31
 8006ad2:	d50e      	bpl.n	8006af2 <_vfiprintf_r+0x6a>
 8006ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad8:	b01d      	add	sp, #116	; 0x74
 8006ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ade:	4b7b      	ldr	r3, [pc, #492]	; (8006ccc <_vfiprintf_r+0x244>)
 8006ae0:	429d      	cmp	r5, r3
 8006ae2:	d101      	bne.n	8006ae8 <_vfiprintf_r+0x60>
 8006ae4:	68b5      	ldr	r5, [r6, #8]
 8006ae6:	e7df      	b.n	8006aa8 <_vfiprintf_r+0x20>
 8006ae8:	4b79      	ldr	r3, [pc, #484]	; (8006cd0 <_vfiprintf_r+0x248>)
 8006aea:	429d      	cmp	r5, r3
 8006aec:	bf08      	it	eq
 8006aee:	68f5      	ldreq	r5, [r6, #12]
 8006af0:	e7da      	b.n	8006aa8 <_vfiprintf_r+0x20>
 8006af2:	89ab      	ldrh	r3, [r5, #12]
 8006af4:	0598      	lsls	r0, r3, #22
 8006af6:	d4ed      	bmi.n	8006ad4 <_vfiprintf_r+0x4c>
 8006af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006afa:	f7ff ff06 	bl	800690a <__retarget_lock_release_recursive>
 8006afe:	e7e9      	b.n	8006ad4 <_vfiprintf_r+0x4c>
 8006b00:	2300      	movs	r3, #0
 8006b02:	9309      	str	r3, [sp, #36]	; 0x24
 8006b04:	2320      	movs	r3, #32
 8006b06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b0e:	2330      	movs	r3, #48	; 0x30
 8006b10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006cd4 <_vfiprintf_r+0x24c>
 8006b14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b18:	f04f 0901 	mov.w	r9, #1
 8006b1c:	4623      	mov	r3, r4
 8006b1e:	469a      	mov	sl, r3
 8006b20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b24:	b10a      	cbz	r2, 8006b2a <_vfiprintf_r+0xa2>
 8006b26:	2a25      	cmp	r2, #37	; 0x25
 8006b28:	d1f9      	bne.n	8006b1e <_vfiprintf_r+0x96>
 8006b2a:	ebba 0b04 	subs.w	fp, sl, r4
 8006b2e:	d00b      	beq.n	8006b48 <_vfiprintf_r+0xc0>
 8006b30:	465b      	mov	r3, fp
 8006b32:	4622      	mov	r2, r4
 8006b34:	4629      	mov	r1, r5
 8006b36:	4630      	mov	r0, r6
 8006b38:	f7ff ff93 	bl	8006a62 <__sfputs_r>
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	f000 80aa 	beq.w	8006c96 <_vfiprintf_r+0x20e>
 8006b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b44:	445a      	add	r2, fp
 8006b46:	9209      	str	r2, [sp, #36]	; 0x24
 8006b48:	f89a 3000 	ldrb.w	r3, [sl]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 80a2 	beq.w	8006c96 <_vfiprintf_r+0x20e>
 8006b52:	2300      	movs	r3, #0
 8006b54:	f04f 32ff 	mov.w	r2, #4294967295
 8006b58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b5c:	f10a 0a01 	add.w	sl, sl, #1
 8006b60:	9304      	str	r3, [sp, #16]
 8006b62:	9307      	str	r3, [sp, #28]
 8006b64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b68:	931a      	str	r3, [sp, #104]	; 0x68
 8006b6a:	4654      	mov	r4, sl
 8006b6c:	2205      	movs	r2, #5
 8006b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b72:	4858      	ldr	r0, [pc, #352]	; (8006cd4 <_vfiprintf_r+0x24c>)
 8006b74:	f7f9 fb2c 	bl	80001d0 <memchr>
 8006b78:	9a04      	ldr	r2, [sp, #16]
 8006b7a:	b9d8      	cbnz	r0, 8006bb4 <_vfiprintf_r+0x12c>
 8006b7c:	06d1      	lsls	r1, r2, #27
 8006b7e:	bf44      	itt	mi
 8006b80:	2320      	movmi	r3, #32
 8006b82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b86:	0713      	lsls	r3, r2, #28
 8006b88:	bf44      	itt	mi
 8006b8a:	232b      	movmi	r3, #43	; 0x2b
 8006b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b90:	f89a 3000 	ldrb.w	r3, [sl]
 8006b94:	2b2a      	cmp	r3, #42	; 0x2a
 8006b96:	d015      	beq.n	8006bc4 <_vfiprintf_r+0x13c>
 8006b98:	9a07      	ldr	r2, [sp, #28]
 8006b9a:	4654      	mov	r4, sl
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	f04f 0c0a 	mov.w	ip, #10
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ba8:	3b30      	subs	r3, #48	; 0x30
 8006baa:	2b09      	cmp	r3, #9
 8006bac:	d94e      	bls.n	8006c4c <_vfiprintf_r+0x1c4>
 8006bae:	b1b0      	cbz	r0, 8006bde <_vfiprintf_r+0x156>
 8006bb0:	9207      	str	r2, [sp, #28]
 8006bb2:	e014      	b.n	8006bde <_vfiprintf_r+0x156>
 8006bb4:	eba0 0308 	sub.w	r3, r0, r8
 8006bb8:	fa09 f303 	lsl.w	r3, r9, r3
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	9304      	str	r3, [sp, #16]
 8006bc0:	46a2      	mov	sl, r4
 8006bc2:	e7d2      	b.n	8006b6a <_vfiprintf_r+0xe2>
 8006bc4:	9b03      	ldr	r3, [sp, #12]
 8006bc6:	1d19      	adds	r1, r3, #4
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	9103      	str	r1, [sp, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	bfbb      	ittet	lt
 8006bd0:	425b      	neglt	r3, r3
 8006bd2:	f042 0202 	orrlt.w	r2, r2, #2
 8006bd6:	9307      	strge	r3, [sp, #28]
 8006bd8:	9307      	strlt	r3, [sp, #28]
 8006bda:	bfb8      	it	lt
 8006bdc:	9204      	strlt	r2, [sp, #16]
 8006bde:	7823      	ldrb	r3, [r4, #0]
 8006be0:	2b2e      	cmp	r3, #46	; 0x2e
 8006be2:	d10c      	bne.n	8006bfe <_vfiprintf_r+0x176>
 8006be4:	7863      	ldrb	r3, [r4, #1]
 8006be6:	2b2a      	cmp	r3, #42	; 0x2a
 8006be8:	d135      	bne.n	8006c56 <_vfiprintf_r+0x1ce>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	1d1a      	adds	r2, r3, #4
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	9203      	str	r2, [sp, #12]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	bfb8      	it	lt
 8006bf6:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bfa:	3402      	adds	r4, #2
 8006bfc:	9305      	str	r3, [sp, #20]
 8006bfe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006ce4 <_vfiprintf_r+0x25c>
 8006c02:	7821      	ldrb	r1, [r4, #0]
 8006c04:	2203      	movs	r2, #3
 8006c06:	4650      	mov	r0, sl
 8006c08:	f7f9 fae2 	bl	80001d0 <memchr>
 8006c0c:	b140      	cbz	r0, 8006c20 <_vfiprintf_r+0x198>
 8006c0e:	2340      	movs	r3, #64	; 0x40
 8006c10:	eba0 000a 	sub.w	r0, r0, sl
 8006c14:	fa03 f000 	lsl.w	r0, r3, r0
 8006c18:	9b04      	ldr	r3, [sp, #16]
 8006c1a:	4303      	orrs	r3, r0
 8006c1c:	3401      	adds	r4, #1
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c24:	482c      	ldr	r0, [pc, #176]	; (8006cd8 <_vfiprintf_r+0x250>)
 8006c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c2a:	2206      	movs	r2, #6
 8006c2c:	f7f9 fad0 	bl	80001d0 <memchr>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d03f      	beq.n	8006cb4 <_vfiprintf_r+0x22c>
 8006c34:	4b29      	ldr	r3, [pc, #164]	; (8006cdc <_vfiprintf_r+0x254>)
 8006c36:	bb1b      	cbnz	r3, 8006c80 <_vfiprintf_r+0x1f8>
 8006c38:	9b03      	ldr	r3, [sp, #12]
 8006c3a:	3307      	adds	r3, #7
 8006c3c:	f023 0307 	bic.w	r3, r3, #7
 8006c40:	3308      	adds	r3, #8
 8006c42:	9303      	str	r3, [sp, #12]
 8006c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c46:	443b      	add	r3, r7
 8006c48:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4a:	e767      	b.n	8006b1c <_vfiprintf_r+0x94>
 8006c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c50:	460c      	mov	r4, r1
 8006c52:	2001      	movs	r0, #1
 8006c54:	e7a5      	b.n	8006ba2 <_vfiprintf_r+0x11a>
 8006c56:	2300      	movs	r3, #0
 8006c58:	3401      	adds	r4, #1
 8006c5a:	9305      	str	r3, [sp, #20]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	f04f 0c0a 	mov.w	ip, #10
 8006c62:	4620      	mov	r0, r4
 8006c64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c68:	3a30      	subs	r2, #48	; 0x30
 8006c6a:	2a09      	cmp	r2, #9
 8006c6c:	d903      	bls.n	8006c76 <_vfiprintf_r+0x1ee>
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0c5      	beq.n	8006bfe <_vfiprintf_r+0x176>
 8006c72:	9105      	str	r1, [sp, #20]
 8006c74:	e7c3      	b.n	8006bfe <_vfiprintf_r+0x176>
 8006c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c7a:	4604      	mov	r4, r0
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e7f0      	b.n	8006c62 <_vfiprintf_r+0x1da>
 8006c80:	ab03      	add	r3, sp, #12
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	462a      	mov	r2, r5
 8006c86:	4b16      	ldr	r3, [pc, #88]	; (8006ce0 <_vfiprintf_r+0x258>)
 8006c88:	a904      	add	r1, sp, #16
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f3af 8000 	nop.w
 8006c90:	4607      	mov	r7, r0
 8006c92:	1c78      	adds	r0, r7, #1
 8006c94:	d1d6      	bne.n	8006c44 <_vfiprintf_r+0x1bc>
 8006c96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c98:	07d9      	lsls	r1, r3, #31
 8006c9a:	d405      	bmi.n	8006ca8 <_vfiprintf_r+0x220>
 8006c9c:	89ab      	ldrh	r3, [r5, #12]
 8006c9e:	059a      	lsls	r2, r3, #22
 8006ca0:	d402      	bmi.n	8006ca8 <_vfiprintf_r+0x220>
 8006ca2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ca4:	f7ff fe31 	bl	800690a <__retarget_lock_release_recursive>
 8006ca8:	89ab      	ldrh	r3, [r5, #12]
 8006caa:	065b      	lsls	r3, r3, #25
 8006cac:	f53f af12 	bmi.w	8006ad4 <_vfiprintf_r+0x4c>
 8006cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cb2:	e711      	b.n	8006ad8 <_vfiprintf_r+0x50>
 8006cb4:	ab03      	add	r3, sp, #12
 8006cb6:	9300      	str	r3, [sp, #0]
 8006cb8:	462a      	mov	r2, r5
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <_vfiprintf_r+0x258>)
 8006cbc:	a904      	add	r1, sp, #16
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f000 f880 	bl	8006dc4 <_printf_i>
 8006cc4:	e7e4      	b.n	8006c90 <_vfiprintf_r+0x208>
 8006cc6:	bf00      	nop
 8006cc8:	080077b0 	.word	0x080077b0
 8006ccc:	080077d0 	.word	0x080077d0
 8006cd0:	08007790 	.word	0x08007790
 8006cd4:	080077f0 	.word	0x080077f0
 8006cd8:	080077fa 	.word	0x080077fa
 8006cdc:	00000000 	.word	0x00000000
 8006ce0:	08006a63 	.word	0x08006a63
 8006ce4:	080077f6 	.word	0x080077f6

08006ce8 <_printf_common>:
 8006ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cec:	4616      	mov	r6, r2
 8006cee:	4699      	mov	r9, r3
 8006cf0:	688a      	ldr	r2, [r1, #8]
 8006cf2:	690b      	ldr	r3, [r1, #16]
 8006cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	bfb8      	it	lt
 8006cfc:	4613      	movlt	r3, r2
 8006cfe:	6033      	str	r3, [r6, #0]
 8006d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d04:	4607      	mov	r7, r0
 8006d06:	460c      	mov	r4, r1
 8006d08:	b10a      	cbz	r2, 8006d0e <_printf_common+0x26>
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	6033      	str	r3, [r6, #0]
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	0699      	lsls	r1, r3, #26
 8006d12:	bf42      	ittt	mi
 8006d14:	6833      	ldrmi	r3, [r6, #0]
 8006d16:	3302      	addmi	r3, #2
 8006d18:	6033      	strmi	r3, [r6, #0]
 8006d1a:	6825      	ldr	r5, [r4, #0]
 8006d1c:	f015 0506 	ands.w	r5, r5, #6
 8006d20:	d106      	bne.n	8006d30 <_printf_common+0x48>
 8006d22:	f104 0a19 	add.w	sl, r4, #25
 8006d26:	68e3      	ldr	r3, [r4, #12]
 8006d28:	6832      	ldr	r2, [r6, #0]
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	42ab      	cmp	r3, r5
 8006d2e:	dc26      	bgt.n	8006d7e <_printf_common+0x96>
 8006d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d34:	1e13      	subs	r3, r2, #0
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	bf18      	it	ne
 8006d3a:	2301      	movne	r3, #1
 8006d3c:	0692      	lsls	r2, r2, #26
 8006d3e:	d42b      	bmi.n	8006d98 <_printf_common+0xb0>
 8006d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d44:	4649      	mov	r1, r9
 8006d46:	4638      	mov	r0, r7
 8006d48:	47c0      	blx	r8
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d01e      	beq.n	8006d8c <_printf_common+0xa4>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	68e5      	ldr	r5, [r4, #12]
 8006d52:	6832      	ldr	r2, [r6, #0]
 8006d54:	f003 0306 	and.w	r3, r3, #6
 8006d58:	2b04      	cmp	r3, #4
 8006d5a:	bf08      	it	eq
 8006d5c:	1aad      	subeq	r5, r5, r2
 8006d5e:	68a3      	ldr	r3, [r4, #8]
 8006d60:	6922      	ldr	r2, [r4, #16]
 8006d62:	bf0c      	ite	eq
 8006d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d68:	2500      	movne	r5, #0
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	bfc4      	itt	gt
 8006d6e:	1a9b      	subgt	r3, r3, r2
 8006d70:	18ed      	addgt	r5, r5, r3
 8006d72:	2600      	movs	r6, #0
 8006d74:	341a      	adds	r4, #26
 8006d76:	42b5      	cmp	r5, r6
 8006d78:	d11a      	bne.n	8006db0 <_printf_common+0xc8>
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e008      	b.n	8006d90 <_printf_common+0xa8>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4652      	mov	r2, sl
 8006d82:	4649      	mov	r1, r9
 8006d84:	4638      	mov	r0, r7
 8006d86:	47c0      	blx	r8
 8006d88:	3001      	adds	r0, #1
 8006d8a:	d103      	bne.n	8006d94 <_printf_common+0xac>
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	3501      	adds	r5, #1
 8006d96:	e7c6      	b.n	8006d26 <_printf_common+0x3e>
 8006d98:	18e1      	adds	r1, r4, r3
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	2030      	movs	r0, #48	; 0x30
 8006d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006da2:	4422      	add	r2, r4
 8006da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006dac:	3302      	adds	r3, #2
 8006dae:	e7c7      	b.n	8006d40 <_printf_common+0x58>
 8006db0:	2301      	movs	r3, #1
 8006db2:	4622      	mov	r2, r4
 8006db4:	4649      	mov	r1, r9
 8006db6:	4638      	mov	r0, r7
 8006db8:	47c0      	blx	r8
 8006dba:	3001      	adds	r0, #1
 8006dbc:	d0e6      	beq.n	8006d8c <_printf_common+0xa4>
 8006dbe:	3601      	adds	r6, #1
 8006dc0:	e7d9      	b.n	8006d76 <_printf_common+0x8e>
	...

08006dc4 <_printf_i>:
 8006dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc8:	7e0f      	ldrb	r7, [r1, #24]
 8006dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dcc:	2f78      	cmp	r7, #120	; 0x78
 8006dce:	4691      	mov	r9, r2
 8006dd0:	4680      	mov	r8, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	469a      	mov	sl, r3
 8006dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dda:	d807      	bhi.n	8006dec <_printf_i+0x28>
 8006ddc:	2f62      	cmp	r7, #98	; 0x62
 8006dde:	d80a      	bhi.n	8006df6 <_printf_i+0x32>
 8006de0:	2f00      	cmp	r7, #0
 8006de2:	f000 80d8 	beq.w	8006f96 <_printf_i+0x1d2>
 8006de6:	2f58      	cmp	r7, #88	; 0x58
 8006de8:	f000 80a3 	beq.w	8006f32 <_printf_i+0x16e>
 8006dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006df4:	e03a      	b.n	8006e6c <_printf_i+0xa8>
 8006df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006dfa:	2b15      	cmp	r3, #21
 8006dfc:	d8f6      	bhi.n	8006dec <_printf_i+0x28>
 8006dfe:	a101      	add	r1, pc, #4	; (adr r1, 8006e04 <_printf_i+0x40>)
 8006e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e04:	08006e5d 	.word	0x08006e5d
 8006e08:	08006e71 	.word	0x08006e71
 8006e0c:	08006ded 	.word	0x08006ded
 8006e10:	08006ded 	.word	0x08006ded
 8006e14:	08006ded 	.word	0x08006ded
 8006e18:	08006ded 	.word	0x08006ded
 8006e1c:	08006e71 	.word	0x08006e71
 8006e20:	08006ded 	.word	0x08006ded
 8006e24:	08006ded 	.word	0x08006ded
 8006e28:	08006ded 	.word	0x08006ded
 8006e2c:	08006ded 	.word	0x08006ded
 8006e30:	08006f7d 	.word	0x08006f7d
 8006e34:	08006ea1 	.word	0x08006ea1
 8006e38:	08006f5f 	.word	0x08006f5f
 8006e3c:	08006ded 	.word	0x08006ded
 8006e40:	08006ded 	.word	0x08006ded
 8006e44:	08006f9f 	.word	0x08006f9f
 8006e48:	08006ded 	.word	0x08006ded
 8006e4c:	08006ea1 	.word	0x08006ea1
 8006e50:	08006ded 	.word	0x08006ded
 8006e54:	08006ded 	.word	0x08006ded
 8006e58:	08006f67 	.word	0x08006f67
 8006e5c:	682b      	ldr	r3, [r5, #0]
 8006e5e:	1d1a      	adds	r2, r3, #4
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	602a      	str	r2, [r5, #0]
 8006e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e0a3      	b.n	8006fb8 <_printf_i+0x1f4>
 8006e70:	6820      	ldr	r0, [r4, #0]
 8006e72:	6829      	ldr	r1, [r5, #0]
 8006e74:	0606      	lsls	r6, r0, #24
 8006e76:	f101 0304 	add.w	r3, r1, #4
 8006e7a:	d50a      	bpl.n	8006e92 <_printf_i+0xce>
 8006e7c:	680e      	ldr	r6, [r1, #0]
 8006e7e:	602b      	str	r3, [r5, #0]
 8006e80:	2e00      	cmp	r6, #0
 8006e82:	da03      	bge.n	8006e8c <_printf_i+0xc8>
 8006e84:	232d      	movs	r3, #45	; 0x2d
 8006e86:	4276      	negs	r6, r6
 8006e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e8c:	485e      	ldr	r0, [pc, #376]	; (8007008 <_printf_i+0x244>)
 8006e8e:	230a      	movs	r3, #10
 8006e90:	e019      	b.n	8006ec6 <_printf_i+0x102>
 8006e92:	680e      	ldr	r6, [r1, #0]
 8006e94:	602b      	str	r3, [r5, #0]
 8006e96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e9a:	bf18      	it	ne
 8006e9c:	b236      	sxthne	r6, r6
 8006e9e:	e7ef      	b.n	8006e80 <_printf_i+0xbc>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	6820      	ldr	r0, [r4, #0]
 8006ea4:	1d19      	adds	r1, r3, #4
 8006ea6:	6029      	str	r1, [r5, #0]
 8006ea8:	0601      	lsls	r1, r0, #24
 8006eaa:	d501      	bpl.n	8006eb0 <_printf_i+0xec>
 8006eac:	681e      	ldr	r6, [r3, #0]
 8006eae:	e002      	b.n	8006eb6 <_printf_i+0xf2>
 8006eb0:	0646      	lsls	r6, r0, #25
 8006eb2:	d5fb      	bpl.n	8006eac <_printf_i+0xe8>
 8006eb4:	881e      	ldrh	r6, [r3, #0]
 8006eb6:	4854      	ldr	r0, [pc, #336]	; (8007008 <_printf_i+0x244>)
 8006eb8:	2f6f      	cmp	r7, #111	; 0x6f
 8006eba:	bf0c      	ite	eq
 8006ebc:	2308      	moveq	r3, #8
 8006ebe:	230a      	movne	r3, #10
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ec6:	6865      	ldr	r5, [r4, #4]
 8006ec8:	60a5      	str	r5, [r4, #8]
 8006eca:	2d00      	cmp	r5, #0
 8006ecc:	bfa2      	ittt	ge
 8006ece:	6821      	ldrge	r1, [r4, #0]
 8006ed0:	f021 0104 	bicge.w	r1, r1, #4
 8006ed4:	6021      	strge	r1, [r4, #0]
 8006ed6:	b90e      	cbnz	r6, 8006edc <_printf_i+0x118>
 8006ed8:	2d00      	cmp	r5, #0
 8006eda:	d04d      	beq.n	8006f78 <_printf_i+0x1b4>
 8006edc:	4615      	mov	r5, r2
 8006ede:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ee2:	fb03 6711 	mls	r7, r3, r1, r6
 8006ee6:	5dc7      	ldrb	r7, [r0, r7]
 8006ee8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006eec:	4637      	mov	r7, r6
 8006eee:	42bb      	cmp	r3, r7
 8006ef0:	460e      	mov	r6, r1
 8006ef2:	d9f4      	bls.n	8006ede <_printf_i+0x11a>
 8006ef4:	2b08      	cmp	r3, #8
 8006ef6:	d10b      	bne.n	8006f10 <_printf_i+0x14c>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	07de      	lsls	r6, r3, #31
 8006efc:	d508      	bpl.n	8006f10 <_printf_i+0x14c>
 8006efe:	6923      	ldr	r3, [r4, #16]
 8006f00:	6861      	ldr	r1, [r4, #4]
 8006f02:	4299      	cmp	r1, r3
 8006f04:	bfde      	ittt	le
 8006f06:	2330      	movle	r3, #48	; 0x30
 8006f08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f10:	1b52      	subs	r2, r2, r5
 8006f12:	6122      	str	r2, [r4, #16]
 8006f14:	f8cd a000 	str.w	sl, [sp]
 8006f18:	464b      	mov	r3, r9
 8006f1a:	aa03      	add	r2, sp, #12
 8006f1c:	4621      	mov	r1, r4
 8006f1e:	4640      	mov	r0, r8
 8006f20:	f7ff fee2 	bl	8006ce8 <_printf_common>
 8006f24:	3001      	adds	r0, #1
 8006f26:	d14c      	bne.n	8006fc2 <_printf_i+0x1fe>
 8006f28:	f04f 30ff 	mov.w	r0, #4294967295
 8006f2c:	b004      	add	sp, #16
 8006f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f32:	4835      	ldr	r0, [pc, #212]	; (8007008 <_printf_i+0x244>)
 8006f34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006f38:	6829      	ldr	r1, [r5, #0]
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f40:	6029      	str	r1, [r5, #0]
 8006f42:	061d      	lsls	r5, r3, #24
 8006f44:	d514      	bpl.n	8006f70 <_printf_i+0x1ac>
 8006f46:	07df      	lsls	r7, r3, #31
 8006f48:	bf44      	itt	mi
 8006f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8006f4e:	6023      	strmi	r3, [r4, #0]
 8006f50:	b91e      	cbnz	r6, 8006f5a <_printf_i+0x196>
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	f023 0320 	bic.w	r3, r3, #32
 8006f58:	6023      	str	r3, [r4, #0]
 8006f5a:	2310      	movs	r3, #16
 8006f5c:	e7b0      	b.n	8006ec0 <_printf_i+0xfc>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	f043 0320 	orr.w	r3, r3, #32
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	2378      	movs	r3, #120	; 0x78
 8006f68:	4828      	ldr	r0, [pc, #160]	; (800700c <_printf_i+0x248>)
 8006f6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f6e:	e7e3      	b.n	8006f38 <_printf_i+0x174>
 8006f70:	0659      	lsls	r1, r3, #25
 8006f72:	bf48      	it	mi
 8006f74:	b2b6      	uxthmi	r6, r6
 8006f76:	e7e6      	b.n	8006f46 <_printf_i+0x182>
 8006f78:	4615      	mov	r5, r2
 8006f7a:	e7bb      	b.n	8006ef4 <_printf_i+0x130>
 8006f7c:	682b      	ldr	r3, [r5, #0]
 8006f7e:	6826      	ldr	r6, [r4, #0]
 8006f80:	6961      	ldr	r1, [r4, #20]
 8006f82:	1d18      	adds	r0, r3, #4
 8006f84:	6028      	str	r0, [r5, #0]
 8006f86:	0635      	lsls	r5, r6, #24
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	d501      	bpl.n	8006f90 <_printf_i+0x1cc>
 8006f8c:	6019      	str	r1, [r3, #0]
 8006f8e:	e002      	b.n	8006f96 <_printf_i+0x1d2>
 8006f90:	0670      	lsls	r0, r6, #25
 8006f92:	d5fb      	bpl.n	8006f8c <_printf_i+0x1c8>
 8006f94:	8019      	strh	r1, [r3, #0]
 8006f96:	2300      	movs	r3, #0
 8006f98:	6123      	str	r3, [r4, #16]
 8006f9a:	4615      	mov	r5, r2
 8006f9c:	e7ba      	b.n	8006f14 <_printf_i+0x150>
 8006f9e:	682b      	ldr	r3, [r5, #0]
 8006fa0:	1d1a      	adds	r2, r3, #4
 8006fa2:	602a      	str	r2, [r5, #0]
 8006fa4:	681d      	ldr	r5, [r3, #0]
 8006fa6:	6862      	ldr	r2, [r4, #4]
 8006fa8:	2100      	movs	r1, #0
 8006faa:	4628      	mov	r0, r5
 8006fac:	f7f9 f910 	bl	80001d0 <memchr>
 8006fb0:	b108      	cbz	r0, 8006fb6 <_printf_i+0x1f2>
 8006fb2:	1b40      	subs	r0, r0, r5
 8006fb4:	6060      	str	r0, [r4, #4]
 8006fb6:	6863      	ldr	r3, [r4, #4]
 8006fb8:	6123      	str	r3, [r4, #16]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fc0:	e7a8      	b.n	8006f14 <_printf_i+0x150>
 8006fc2:	6923      	ldr	r3, [r4, #16]
 8006fc4:	462a      	mov	r2, r5
 8006fc6:	4649      	mov	r1, r9
 8006fc8:	4640      	mov	r0, r8
 8006fca:	47d0      	blx	sl
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d0ab      	beq.n	8006f28 <_printf_i+0x164>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	079b      	lsls	r3, r3, #30
 8006fd4:	d413      	bmi.n	8006ffe <_printf_i+0x23a>
 8006fd6:	68e0      	ldr	r0, [r4, #12]
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	4298      	cmp	r0, r3
 8006fdc:	bfb8      	it	lt
 8006fde:	4618      	movlt	r0, r3
 8006fe0:	e7a4      	b.n	8006f2c <_printf_i+0x168>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4632      	mov	r2, r6
 8006fe6:	4649      	mov	r1, r9
 8006fe8:	4640      	mov	r0, r8
 8006fea:	47d0      	blx	sl
 8006fec:	3001      	adds	r0, #1
 8006fee:	d09b      	beq.n	8006f28 <_printf_i+0x164>
 8006ff0:	3501      	adds	r5, #1
 8006ff2:	68e3      	ldr	r3, [r4, #12]
 8006ff4:	9903      	ldr	r1, [sp, #12]
 8006ff6:	1a5b      	subs	r3, r3, r1
 8006ff8:	42ab      	cmp	r3, r5
 8006ffa:	dcf2      	bgt.n	8006fe2 <_printf_i+0x21e>
 8006ffc:	e7eb      	b.n	8006fd6 <_printf_i+0x212>
 8006ffe:	2500      	movs	r5, #0
 8007000:	f104 0619 	add.w	r6, r4, #25
 8007004:	e7f5      	b.n	8006ff2 <_printf_i+0x22e>
 8007006:	bf00      	nop
 8007008:	08007801 	.word	0x08007801
 800700c:	08007812 	.word	0x08007812

08007010 <_sbrk_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	; (800702c <_sbrk_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7f9 fd80 	bl	8000b20 <_sbrk>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_sbrk_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_sbrk_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	20003604 	.word	0x20003604

08007030 <__sread>:
 8007030:	b510      	push	{r4, lr}
 8007032:	460c      	mov	r4, r1
 8007034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007038:	f000 fab2 	bl	80075a0 <_read_r>
 800703c:	2800      	cmp	r0, #0
 800703e:	bfab      	itete	ge
 8007040:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007042:	89a3      	ldrhlt	r3, [r4, #12]
 8007044:	181b      	addge	r3, r3, r0
 8007046:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800704a:	bfac      	ite	ge
 800704c:	6563      	strge	r3, [r4, #84]	; 0x54
 800704e:	81a3      	strhlt	r3, [r4, #12]
 8007050:	bd10      	pop	{r4, pc}

08007052 <__swrite>:
 8007052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007056:	461f      	mov	r7, r3
 8007058:	898b      	ldrh	r3, [r1, #12]
 800705a:	05db      	lsls	r3, r3, #23
 800705c:	4605      	mov	r5, r0
 800705e:	460c      	mov	r4, r1
 8007060:	4616      	mov	r6, r2
 8007062:	d505      	bpl.n	8007070 <__swrite+0x1e>
 8007064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007068:	2302      	movs	r3, #2
 800706a:	2200      	movs	r2, #0
 800706c:	f000 f9c8 	bl	8007400 <_lseek_r>
 8007070:	89a3      	ldrh	r3, [r4, #12]
 8007072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007076:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800707a:	81a3      	strh	r3, [r4, #12]
 800707c:	4632      	mov	r2, r6
 800707e:	463b      	mov	r3, r7
 8007080:	4628      	mov	r0, r5
 8007082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007086:	f000 b869 	b.w	800715c <_write_r>

0800708a <__sseek>:
 800708a:	b510      	push	{r4, lr}
 800708c:	460c      	mov	r4, r1
 800708e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007092:	f000 f9b5 	bl	8007400 <_lseek_r>
 8007096:	1c43      	adds	r3, r0, #1
 8007098:	89a3      	ldrh	r3, [r4, #12]
 800709a:	bf15      	itete	ne
 800709c:	6560      	strne	r0, [r4, #84]	; 0x54
 800709e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070a6:	81a3      	strheq	r3, [r4, #12]
 80070a8:	bf18      	it	ne
 80070aa:	81a3      	strhne	r3, [r4, #12]
 80070ac:	bd10      	pop	{r4, pc}

080070ae <__sclose>:
 80070ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b2:	f000 b8d3 	b.w	800725c <_close_r>
	...

080070b8 <__swbuf_r>:
 80070b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ba:	460e      	mov	r6, r1
 80070bc:	4614      	mov	r4, r2
 80070be:	4605      	mov	r5, r0
 80070c0:	b118      	cbz	r0, 80070ca <__swbuf_r+0x12>
 80070c2:	6983      	ldr	r3, [r0, #24]
 80070c4:	b90b      	cbnz	r3, 80070ca <__swbuf_r+0x12>
 80070c6:	f7ff fb81 	bl	80067cc <__sinit>
 80070ca:	4b21      	ldr	r3, [pc, #132]	; (8007150 <__swbuf_r+0x98>)
 80070cc:	429c      	cmp	r4, r3
 80070ce:	d12b      	bne.n	8007128 <__swbuf_r+0x70>
 80070d0:	686c      	ldr	r4, [r5, #4]
 80070d2:	69a3      	ldr	r3, [r4, #24]
 80070d4:	60a3      	str	r3, [r4, #8]
 80070d6:	89a3      	ldrh	r3, [r4, #12]
 80070d8:	071a      	lsls	r2, r3, #28
 80070da:	d52f      	bpl.n	800713c <__swbuf_r+0x84>
 80070dc:	6923      	ldr	r3, [r4, #16]
 80070de:	b36b      	cbz	r3, 800713c <__swbuf_r+0x84>
 80070e0:	6923      	ldr	r3, [r4, #16]
 80070e2:	6820      	ldr	r0, [r4, #0]
 80070e4:	1ac0      	subs	r0, r0, r3
 80070e6:	6963      	ldr	r3, [r4, #20]
 80070e8:	b2f6      	uxtb	r6, r6
 80070ea:	4283      	cmp	r3, r0
 80070ec:	4637      	mov	r7, r6
 80070ee:	dc04      	bgt.n	80070fa <__swbuf_r+0x42>
 80070f0:	4621      	mov	r1, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	f000 f948 	bl	8007388 <_fflush_r>
 80070f8:	bb30      	cbnz	r0, 8007148 <__swbuf_r+0x90>
 80070fa:	68a3      	ldr	r3, [r4, #8]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	60a3      	str	r3, [r4, #8]
 8007100:	6823      	ldr	r3, [r4, #0]
 8007102:	1c5a      	adds	r2, r3, #1
 8007104:	6022      	str	r2, [r4, #0]
 8007106:	701e      	strb	r6, [r3, #0]
 8007108:	6963      	ldr	r3, [r4, #20]
 800710a:	3001      	adds	r0, #1
 800710c:	4283      	cmp	r3, r0
 800710e:	d004      	beq.n	800711a <__swbuf_r+0x62>
 8007110:	89a3      	ldrh	r3, [r4, #12]
 8007112:	07db      	lsls	r3, r3, #31
 8007114:	d506      	bpl.n	8007124 <__swbuf_r+0x6c>
 8007116:	2e0a      	cmp	r6, #10
 8007118:	d104      	bne.n	8007124 <__swbuf_r+0x6c>
 800711a:	4621      	mov	r1, r4
 800711c:	4628      	mov	r0, r5
 800711e:	f000 f933 	bl	8007388 <_fflush_r>
 8007122:	b988      	cbnz	r0, 8007148 <__swbuf_r+0x90>
 8007124:	4638      	mov	r0, r7
 8007126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007128:	4b0a      	ldr	r3, [pc, #40]	; (8007154 <__swbuf_r+0x9c>)
 800712a:	429c      	cmp	r4, r3
 800712c:	d101      	bne.n	8007132 <__swbuf_r+0x7a>
 800712e:	68ac      	ldr	r4, [r5, #8]
 8007130:	e7cf      	b.n	80070d2 <__swbuf_r+0x1a>
 8007132:	4b09      	ldr	r3, [pc, #36]	; (8007158 <__swbuf_r+0xa0>)
 8007134:	429c      	cmp	r4, r3
 8007136:	bf08      	it	eq
 8007138:	68ec      	ldreq	r4, [r5, #12]
 800713a:	e7ca      	b.n	80070d2 <__swbuf_r+0x1a>
 800713c:	4621      	mov	r1, r4
 800713e:	4628      	mov	r0, r5
 8007140:	f000 f81e 	bl	8007180 <__swsetup_r>
 8007144:	2800      	cmp	r0, #0
 8007146:	d0cb      	beq.n	80070e0 <__swbuf_r+0x28>
 8007148:	f04f 37ff 	mov.w	r7, #4294967295
 800714c:	e7ea      	b.n	8007124 <__swbuf_r+0x6c>
 800714e:	bf00      	nop
 8007150:	080077b0 	.word	0x080077b0
 8007154:	080077d0 	.word	0x080077d0
 8007158:	08007790 	.word	0x08007790

0800715c <_write_r>:
 800715c:	b538      	push	{r3, r4, r5, lr}
 800715e:	4d07      	ldr	r5, [pc, #28]	; (800717c <_write_r+0x20>)
 8007160:	4604      	mov	r4, r0
 8007162:	4608      	mov	r0, r1
 8007164:	4611      	mov	r1, r2
 8007166:	2200      	movs	r2, #0
 8007168:	602a      	str	r2, [r5, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	f7f9 fa02 	bl	8000574 <_write>
 8007170:	1c43      	adds	r3, r0, #1
 8007172:	d102      	bne.n	800717a <_write_r+0x1e>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	b103      	cbz	r3, 800717a <_write_r+0x1e>
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	bd38      	pop	{r3, r4, r5, pc}
 800717c:	20003604 	.word	0x20003604

08007180 <__swsetup_r>:
 8007180:	4b32      	ldr	r3, [pc, #200]	; (800724c <__swsetup_r+0xcc>)
 8007182:	b570      	push	{r4, r5, r6, lr}
 8007184:	681d      	ldr	r5, [r3, #0]
 8007186:	4606      	mov	r6, r0
 8007188:	460c      	mov	r4, r1
 800718a:	b125      	cbz	r5, 8007196 <__swsetup_r+0x16>
 800718c:	69ab      	ldr	r3, [r5, #24]
 800718e:	b913      	cbnz	r3, 8007196 <__swsetup_r+0x16>
 8007190:	4628      	mov	r0, r5
 8007192:	f7ff fb1b 	bl	80067cc <__sinit>
 8007196:	4b2e      	ldr	r3, [pc, #184]	; (8007250 <__swsetup_r+0xd0>)
 8007198:	429c      	cmp	r4, r3
 800719a:	d10f      	bne.n	80071bc <__swsetup_r+0x3c>
 800719c:	686c      	ldr	r4, [r5, #4]
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071a4:	0719      	lsls	r1, r3, #28
 80071a6:	d42c      	bmi.n	8007202 <__swsetup_r+0x82>
 80071a8:	06dd      	lsls	r5, r3, #27
 80071aa:	d411      	bmi.n	80071d0 <__swsetup_r+0x50>
 80071ac:	2309      	movs	r3, #9
 80071ae:	6033      	str	r3, [r6, #0]
 80071b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80071b4:	81a3      	strh	r3, [r4, #12]
 80071b6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ba:	e03e      	b.n	800723a <__swsetup_r+0xba>
 80071bc:	4b25      	ldr	r3, [pc, #148]	; (8007254 <__swsetup_r+0xd4>)
 80071be:	429c      	cmp	r4, r3
 80071c0:	d101      	bne.n	80071c6 <__swsetup_r+0x46>
 80071c2:	68ac      	ldr	r4, [r5, #8]
 80071c4:	e7eb      	b.n	800719e <__swsetup_r+0x1e>
 80071c6:	4b24      	ldr	r3, [pc, #144]	; (8007258 <__swsetup_r+0xd8>)
 80071c8:	429c      	cmp	r4, r3
 80071ca:	bf08      	it	eq
 80071cc:	68ec      	ldreq	r4, [r5, #12]
 80071ce:	e7e6      	b.n	800719e <__swsetup_r+0x1e>
 80071d0:	0758      	lsls	r0, r3, #29
 80071d2:	d512      	bpl.n	80071fa <__swsetup_r+0x7a>
 80071d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071d6:	b141      	cbz	r1, 80071ea <__swsetup_r+0x6a>
 80071d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071dc:	4299      	cmp	r1, r3
 80071de:	d002      	beq.n	80071e6 <__swsetup_r+0x66>
 80071e0:	4630      	mov	r0, r6
 80071e2:	f000 f991 	bl	8007508 <_free_r>
 80071e6:	2300      	movs	r3, #0
 80071e8:	6363      	str	r3, [r4, #52]	; 0x34
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80071f0:	81a3      	strh	r3, [r4, #12]
 80071f2:	2300      	movs	r3, #0
 80071f4:	6063      	str	r3, [r4, #4]
 80071f6:	6923      	ldr	r3, [r4, #16]
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	89a3      	ldrh	r3, [r4, #12]
 80071fc:	f043 0308 	orr.w	r3, r3, #8
 8007200:	81a3      	strh	r3, [r4, #12]
 8007202:	6923      	ldr	r3, [r4, #16]
 8007204:	b94b      	cbnz	r3, 800721a <__swsetup_r+0x9a>
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800720c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007210:	d003      	beq.n	800721a <__swsetup_r+0x9a>
 8007212:	4621      	mov	r1, r4
 8007214:	4630      	mov	r0, r6
 8007216:	f000 f92b 	bl	8007470 <__smakebuf_r>
 800721a:	89a0      	ldrh	r0, [r4, #12]
 800721c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007220:	f010 0301 	ands.w	r3, r0, #1
 8007224:	d00a      	beq.n	800723c <__swsetup_r+0xbc>
 8007226:	2300      	movs	r3, #0
 8007228:	60a3      	str	r3, [r4, #8]
 800722a:	6963      	ldr	r3, [r4, #20]
 800722c:	425b      	negs	r3, r3
 800722e:	61a3      	str	r3, [r4, #24]
 8007230:	6923      	ldr	r3, [r4, #16]
 8007232:	b943      	cbnz	r3, 8007246 <__swsetup_r+0xc6>
 8007234:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007238:	d1ba      	bne.n	80071b0 <__swsetup_r+0x30>
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	0781      	lsls	r1, r0, #30
 800723e:	bf58      	it	pl
 8007240:	6963      	ldrpl	r3, [r4, #20]
 8007242:	60a3      	str	r3, [r4, #8]
 8007244:	e7f4      	b.n	8007230 <__swsetup_r+0xb0>
 8007246:	2000      	movs	r0, #0
 8007248:	e7f7      	b.n	800723a <__swsetup_r+0xba>
 800724a:	bf00      	nop
 800724c:	20000014 	.word	0x20000014
 8007250:	080077b0 	.word	0x080077b0
 8007254:	080077d0 	.word	0x080077d0
 8007258:	08007790 	.word	0x08007790

0800725c <_close_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d06      	ldr	r5, [pc, #24]	; (8007278 <_close_r+0x1c>)
 8007260:	2300      	movs	r3, #0
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	602b      	str	r3, [r5, #0]
 8007268:	f7f9 fc25 	bl	8000ab6 <_close>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_close_r+0x1a>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_close_r+0x1a>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	20003604 	.word	0x20003604

0800727c <__sflush_r>:
 800727c:	898a      	ldrh	r2, [r1, #12]
 800727e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007282:	4605      	mov	r5, r0
 8007284:	0710      	lsls	r0, r2, #28
 8007286:	460c      	mov	r4, r1
 8007288:	d458      	bmi.n	800733c <__sflush_r+0xc0>
 800728a:	684b      	ldr	r3, [r1, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	dc05      	bgt.n	800729c <__sflush_r+0x20>
 8007290:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007292:	2b00      	cmp	r3, #0
 8007294:	dc02      	bgt.n	800729c <__sflush_r+0x20>
 8007296:	2000      	movs	r0, #0
 8007298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800729c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800729e:	2e00      	cmp	r6, #0
 80072a0:	d0f9      	beq.n	8007296 <__sflush_r+0x1a>
 80072a2:	2300      	movs	r3, #0
 80072a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072a8:	682f      	ldr	r7, [r5, #0]
 80072aa:	602b      	str	r3, [r5, #0]
 80072ac:	d032      	beq.n	8007314 <__sflush_r+0x98>
 80072ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072b0:	89a3      	ldrh	r3, [r4, #12]
 80072b2:	075a      	lsls	r2, r3, #29
 80072b4:	d505      	bpl.n	80072c2 <__sflush_r+0x46>
 80072b6:	6863      	ldr	r3, [r4, #4]
 80072b8:	1ac0      	subs	r0, r0, r3
 80072ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072bc:	b10b      	cbz	r3, 80072c2 <__sflush_r+0x46>
 80072be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072c0:	1ac0      	subs	r0, r0, r3
 80072c2:	2300      	movs	r3, #0
 80072c4:	4602      	mov	r2, r0
 80072c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072c8:	6a21      	ldr	r1, [r4, #32]
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b0      	blx	r6
 80072ce:	1c43      	adds	r3, r0, #1
 80072d0:	89a3      	ldrh	r3, [r4, #12]
 80072d2:	d106      	bne.n	80072e2 <__sflush_r+0x66>
 80072d4:	6829      	ldr	r1, [r5, #0]
 80072d6:	291d      	cmp	r1, #29
 80072d8:	d82c      	bhi.n	8007334 <__sflush_r+0xb8>
 80072da:	4a2a      	ldr	r2, [pc, #168]	; (8007384 <__sflush_r+0x108>)
 80072dc:	40ca      	lsrs	r2, r1
 80072de:	07d6      	lsls	r6, r2, #31
 80072e0:	d528      	bpl.n	8007334 <__sflush_r+0xb8>
 80072e2:	2200      	movs	r2, #0
 80072e4:	6062      	str	r2, [r4, #4]
 80072e6:	04d9      	lsls	r1, r3, #19
 80072e8:	6922      	ldr	r2, [r4, #16]
 80072ea:	6022      	str	r2, [r4, #0]
 80072ec:	d504      	bpl.n	80072f8 <__sflush_r+0x7c>
 80072ee:	1c42      	adds	r2, r0, #1
 80072f0:	d101      	bne.n	80072f6 <__sflush_r+0x7a>
 80072f2:	682b      	ldr	r3, [r5, #0]
 80072f4:	b903      	cbnz	r3, 80072f8 <__sflush_r+0x7c>
 80072f6:	6560      	str	r0, [r4, #84]	; 0x54
 80072f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072fa:	602f      	str	r7, [r5, #0]
 80072fc:	2900      	cmp	r1, #0
 80072fe:	d0ca      	beq.n	8007296 <__sflush_r+0x1a>
 8007300:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007304:	4299      	cmp	r1, r3
 8007306:	d002      	beq.n	800730e <__sflush_r+0x92>
 8007308:	4628      	mov	r0, r5
 800730a:	f000 f8fd 	bl	8007508 <_free_r>
 800730e:	2000      	movs	r0, #0
 8007310:	6360      	str	r0, [r4, #52]	; 0x34
 8007312:	e7c1      	b.n	8007298 <__sflush_r+0x1c>
 8007314:	6a21      	ldr	r1, [r4, #32]
 8007316:	2301      	movs	r3, #1
 8007318:	4628      	mov	r0, r5
 800731a:	47b0      	blx	r6
 800731c:	1c41      	adds	r1, r0, #1
 800731e:	d1c7      	bne.n	80072b0 <__sflush_r+0x34>
 8007320:	682b      	ldr	r3, [r5, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0c4      	beq.n	80072b0 <__sflush_r+0x34>
 8007326:	2b1d      	cmp	r3, #29
 8007328:	d001      	beq.n	800732e <__sflush_r+0xb2>
 800732a:	2b16      	cmp	r3, #22
 800732c:	d101      	bne.n	8007332 <__sflush_r+0xb6>
 800732e:	602f      	str	r7, [r5, #0]
 8007330:	e7b1      	b.n	8007296 <__sflush_r+0x1a>
 8007332:	89a3      	ldrh	r3, [r4, #12]
 8007334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007338:	81a3      	strh	r3, [r4, #12]
 800733a:	e7ad      	b.n	8007298 <__sflush_r+0x1c>
 800733c:	690f      	ldr	r7, [r1, #16]
 800733e:	2f00      	cmp	r7, #0
 8007340:	d0a9      	beq.n	8007296 <__sflush_r+0x1a>
 8007342:	0793      	lsls	r3, r2, #30
 8007344:	680e      	ldr	r6, [r1, #0]
 8007346:	bf08      	it	eq
 8007348:	694b      	ldreq	r3, [r1, #20]
 800734a:	600f      	str	r7, [r1, #0]
 800734c:	bf18      	it	ne
 800734e:	2300      	movne	r3, #0
 8007350:	eba6 0807 	sub.w	r8, r6, r7
 8007354:	608b      	str	r3, [r1, #8]
 8007356:	f1b8 0f00 	cmp.w	r8, #0
 800735a:	dd9c      	ble.n	8007296 <__sflush_r+0x1a>
 800735c:	6a21      	ldr	r1, [r4, #32]
 800735e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007360:	4643      	mov	r3, r8
 8007362:	463a      	mov	r2, r7
 8007364:	4628      	mov	r0, r5
 8007366:	47b0      	blx	r6
 8007368:	2800      	cmp	r0, #0
 800736a:	dc06      	bgt.n	800737a <__sflush_r+0xfe>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007372:	81a3      	strh	r3, [r4, #12]
 8007374:	f04f 30ff 	mov.w	r0, #4294967295
 8007378:	e78e      	b.n	8007298 <__sflush_r+0x1c>
 800737a:	4407      	add	r7, r0
 800737c:	eba8 0800 	sub.w	r8, r8, r0
 8007380:	e7e9      	b.n	8007356 <__sflush_r+0xda>
 8007382:	bf00      	nop
 8007384:	20400001 	.word	0x20400001

08007388 <_fflush_r>:
 8007388:	b538      	push	{r3, r4, r5, lr}
 800738a:	690b      	ldr	r3, [r1, #16]
 800738c:	4605      	mov	r5, r0
 800738e:	460c      	mov	r4, r1
 8007390:	b913      	cbnz	r3, 8007398 <_fflush_r+0x10>
 8007392:	2500      	movs	r5, #0
 8007394:	4628      	mov	r0, r5
 8007396:	bd38      	pop	{r3, r4, r5, pc}
 8007398:	b118      	cbz	r0, 80073a2 <_fflush_r+0x1a>
 800739a:	6983      	ldr	r3, [r0, #24]
 800739c:	b90b      	cbnz	r3, 80073a2 <_fflush_r+0x1a>
 800739e:	f7ff fa15 	bl	80067cc <__sinit>
 80073a2:	4b14      	ldr	r3, [pc, #80]	; (80073f4 <_fflush_r+0x6c>)
 80073a4:	429c      	cmp	r4, r3
 80073a6:	d11b      	bne.n	80073e0 <_fflush_r+0x58>
 80073a8:	686c      	ldr	r4, [r5, #4]
 80073aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0ef      	beq.n	8007392 <_fflush_r+0xa>
 80073b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073b4:	07d0      	lsls	r0, r2, #31
 80073b6:	d404      	bmi.n	80073c2 <_fflush_r+0x3a>
 80073b8:	0599      	lsls	r1, r3, #22
 80073ba:	d402      	bmi.n	80073c2 <_fflush_r+0x3a>
 80073bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073be:	f7ff faa3 	bl	8006908 <__retarget_lock_acquire_recursive>
 80073c2:	4628      	mov	r0, r5
 80073c4:	4621      	mov	r1, r4
 80073c6:	f7ff ff59 	bl	800727c <__sflush_r>
 80073ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073cc:	07da      	lsls	r2, r3, #31
 80073ce:	4605      	mov	r5, r0
 80073d0:	d4e0      	bmi.n	8007394 <_fflush_r+0xc>
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	059b      	lsls	r3, r3, #22
 80073d6:	d4dd      	bmi.n	8007394 <_fflush_r+0xc>
 80073d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073da:	f7ff fa96 	bl	800690a <__retarget_lock_release_recursive>
 80073de:	e7d9      	b.n	8007394 <_fflush_r+0xc>
 80073e0:	4b05      	ldr	r3, [pc, #20]	; (80073f8 <_fflush_r+0x70>)
 80073e2:	429c      	cmp	r4, r3
 80073e4:	d101      	bne.n	80073ea <_fflush_r+0x62>
 80073e6:	68ac      	ldr	r4, [r5, #8]
 80073e8:	e7df      	b.n	80073aa <_fflush_r+0x22>
 80073ea:	4b04      	ldr	r3, [pc, #16]	; (80073fc <_fflush_r+0x74>)
 80073ec:	429c      	cmp	r4, r3
 80073ee:	bf08      	it	eq
 80073f0:	68ec      	ldreq	r4, [r5, #12]
 80073f2:	e7da      	b.n	80073aa <_fflush_r+0x22>
 80073f4:	080077b0 	.word	0x080077b0
 80073f8:	080077d0 	.word	0x080077d0
 80073fc:	08007790 	.word	0x08007790

08007400 <_lseek_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4d07      	ldr	r5, [pc, #28]	; (8007420 <_lseek_r+0x20>)
 8007404:	4604      	mov	r4, r0
 8007406:	4608      	mov	r0, r1
 8007408:	4611      	mov	r1, r2
 800740a:	2200      	movs	r2, #0
 800740c:	602a      	str	r2, [r5, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	f7f9 fb78 	bl	8000b04 <_lseek>
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	d102      	bne.n	800741e <_lseek_r+0x1e>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	b103      	cbz	r3, 800741e <_lseek_r+0x1e>
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	bd38      	pop	{r3, r4, r5, pc}
 8007420:	20003604 	.word	0x20003604

08007424 <__swhatbuf_r>:
 8007424:	b570      	push	{r4, r5, r6, lr}
 8007426:	460e      	mov	r6, r1
 8007428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800742c:	2900      	cmp	r1, #0
 800742e:	b096      	sub	sp, #88	; 0x58
 8007430:	4614      	mov	r4, r2
 8007432:	461d      	mov	r5, r3
 8007434:	da08      	bge.n	8007448 <__swhatbuf_r+0x24>
 8007436:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	602a      	str	r2, [r5, #0]
 800743e:	061a      	lsls	r2, r3, #24
 8007440:	d410      	bmi.n	8007464 <__swhatbuf_r+0x40>
 8007442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007446:	e00e      	b.n	8007466 <__swhatbuf_r+0x42>
 8007448:	466a      	mov	r2, sp
 800744a:	f000 f8bb 	bl	80075c4 <_fstat_r>
 800744e:	2800      	cmp	r0, #0
 8007450:	dbf1      	blt.n	8007436 <__swhatbuf_r+0x12>
 8007452:	9a01      	ldr	r2, [sp, #4]
 8007454:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007458:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800745c:	425a      	negs	r2, r3
 800745e:	415a      	adcs	r2, r3
 8007460:	602a      	str	r2, [r5, #0]
 8007462:	e7ee      	b.n	8007442 <__swhatbuf_r+0x1e>
 8007464:	2340      	movs	r3, #64	; 0x40
 8007466:	2000      	movs	r0, #0
 8007468:	6023      	str	r3, [r4, #0]
 800746a:	b016      	add	sp, #88	; 0x58
 800746c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007470 <__smakebuf_r>:
 8007470:	898b      	ldrh	r3, [r1, #12]
 8007472:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007474:	079d      	lsls	r5, r3, #30
 8007476:	4606      	mov	r6, r0
 8007478:	460c      	mov	r4, r1
 800747a:	d507      	bpl.n	800748c <__smakebuf_r+0x1c>
 800747c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	6123      	str	r3, [r4, #16]
 8007484:	2301      	movs	r3, #1
 8007486:	6163      	str	r3, [r4, #20]
 8007488:	b002      	add	sp, #8
 800748a:	bd70      	pop	{r4, r5, r6, pc}
 800748c:	ab01      	add	r3, sp, #4
 800748e:	466a      	mov	r2, sp
 8007490:	f7ff ffc8 	bl	8007424 <__swhatbuf_r>
 8007494:	9900      	ldr	r1, [sp, #0]
 8007496:	4605      	mov	r5, r0
 8007498:	4630      	mov	r0, r6
 800749a:	f7ff fa57 	bl	800694c <_malloc_r>
 800749e:	b948      	cbnz	r0, 80074b4 <__smakebuf_r+0x44>
 80074a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a4:	059a      	lsls	r2, r3, #22
 80074a6:	d4ef      	bmi.n	8007488 <__smakebuf_r+0x18>
 80074a8:	f023 0303 	bic.w	r3, r3, #3
 80074ac:	f043 0302 	orr.w	r3, r3, #2
 80074b0:	81a3      	strh	r3, [r4, #12]
 80074b2:	e7e3      	b.n	800747c <__smakebuf_r+0xc>
 80074b4:	4b0d      	ldr	r3, [pc, #52]	; (80074ec <__smakebuf_r+0x7c>)
 80074b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80074b8:	89a3      	ldrh	r3, [r4, #12]
 80074ba:	6020      	str	r0, [r4, #0]
 80074bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074c0:	81a3      	strh	r3, [r4, #12]
 80074c2:	9b00      	ldr	r3, [sp, #0]
 80074c4:	6163      	str	r3, [r4, #20]
 80074c6:	9b01      	ldr	r3, [sp, #4]
 80074c8:	6120      	str	r0, [r4, #16]
 80074ca:	b15b      	cbz	r3, 80074e4 <__smakebuf_r+0x74>
 80074cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074d0:	4630      	mov	r0, r6
 80074d2:	f000 f889 	bl	80075e8 <_isatty_r>
 80074d6:	b128      	cbz	r0, 80074e4 <__smakebuf_r+0x74>
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	f023 0303 	bic.w	r3, r3, #3
 80074de:	f043 0301 	orr.w	r3, r3, #1
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	89a0      	ldrh	r0, [r4, #12]
 80074e6:	4305      	orrs	r5, r0
 80074e8:	81a5      	strh	r5, [r4, #12]
 80074ea:	e7cd      	b.n	8007488 <__smakebuf_r+0x18>
 80074ec:	08006765 	.word	0x08006765

080074f0 <__malloc_lock>:
 80074f0:	4801      	ldr	r0, [pc, #4]	; (80074f8 <__malloc_lock+0x8>)
 80074f2:	f7ff ba09 	b.w	8006908 <__retarget_lock_acquire_recursive>
 80074f6:	bf00      	nop
 80074f8:	200035f8 	.word	0x200035f8

080074fc <__malloc_unlock>:
 80074fc:	4801      	ldr	r0, [pc, #4]	; (8007504 <__malloc_unlock+0x8>)
 80074fe:	f7ff ba04 	b.w	800690a <__retarget_lock_release_recursive>
 8007502:	bf00      	nop
 8007504:	200035f8 	.word	0x200035f8

08007508 <_free_r>:
 8007508:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800750a:	2900      	cmp	r1, #0
 800750c:	d044      	beq.n	8007598 <_free_r+0x90>
 800750e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007512:	9001      	str	r0, [sp, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	f1a1 0404 	sub.w	r4, r1, #4
 800751a:	bfb8      	it	lt
 800751c:	18e4      	addlt	r4, r4, r3
 800751e:	f7ff ffe7 	bl	80074f0 <__malloc_lock>
 8007522:	4a1e      	ldr	r2, [pc, #120]	; (800759c <_free_r+0x94>)
 8007524:	9801      	ldr	r0, [sp, #4]
 8007526:	6813      	ldr	r3, [r2, #0]
 8007528:	b933      	cbnz	r3, 8007538 <_free_r+0x30>
 800752a:	6063      	str	r3, [r4, #4]
 800752c:	6014      	str	r4, [r2, #0]
 800752e:	b003      	add	sp, #12
 8007530:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007534:	f7ff bfe2 	b.w	80074fc <__malloc_unlock>
 8007538:	42a3      	cmp	r3, r4
 800753a:	d908      	bls.n	800754e <_free_r+0x46>
 800753c:	6825      	ldr	r5, [r4, #0]
 800753e:	1961      	adds	r1, r4, r5
 8007540:	428b      	cmp	r3, r1
 8007542:	bf01      	itttt	eq
 8007544:	6819      	ldreq	r1, [r3, #0]
 8007546:	685b      	ldreq	r3, [r3, #4]
 8007548:	1949      	addeq	r1, r1, r5
 800754a:	6021      	streq	r1, [r4, #0]
 800754c:	e7ed      	b.n	800752a <_free_r+0x22>
 800754e:	461a      	mov	r2, r3
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	b10b      	cbz	r3, 8007558 <_free_r+0x50>
 8007554:	42a3      	cmp	r3, r4
 8007556:	d9fa      	bls.n	800754e <_free_r+0x46>
 8007558:	6811      	ldr	r1, [r2, #0]
 800755a:	1855      	adds	r5, r2, r1
 800755c:	42a5      	cmp	r5, r4
 800755e:	d10b      	bne.n	8007578 <_free_r+0x70>
 8007560:	6824      	ldr	r4, [r4, #0]
 8007562:	4421      	add	r1, r4
 8007564:	1854      	adds	r4, r2, r1
 8007566:	42a3      	cmp	r3, r4
 8007568:	6011      	str	r1, [r2, #0]
 800756a:	d1e0      	bne.n	800752e <_free_r+0x26>
 800756c:	681c      	ldr	r4, [r3, #0]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	6053      	str	r3, [r2, #4]
 8007572:	4421      	add	r1, r4
 8007574:	6011      	str	r1, [r2, #0]
 8007576:	e7da      	b.n	800752e <_free_r+0x26>
 8007578:	d902      	bls.n	8007580 <_free_r+0x78>
 800757a:	230c      	movs	r3, #12
 800757c:	6003      	str	r3, [r0, #0]
 800757e:	e7d6      	b.n	800752e <_free_r+0x26>
 8007580:	6825      	ldr	r5, [r4, #0]
 8007582:	1961      	adds	r1, r4, r5
 8007584:	428b      	cmp	r3, r1
 8007586:	bf04      	itt	eq
 8007588:	6819      	ldreq	r1, [r3, #0]
 800758a:	685b      	ldreq	r3, [r3, #4]
 800758c:	6063      	str	r3, [r4, #4]
 800758e:	bf04      	itt	eq
 8007590:	1949      	addeq	r1, r1, r5
 8007592:	6021      	streq	r1, [r4, #0]
 8007594:	6054      	str	r4, [r2, #4]
 8007596:	e7ca      	b.n	800752e <_free_r+0x26>
 8007598:	b003      	add	sp, #12
 800759a:	bd30      	pop	{r4, r5, pc}
 800759c:	200035fc 	.word	0x200035fc

080075a0 <_read_r>:
 80075a0:	b538      	push	{r3, r4, r5, lr}
 80075a2:	4d07      	ldr	r5, [pc, #28]	; (80075c0 <_read_r+0x20>)
 80075a4:	4604      	mov	r4, r0
 80075a6:	4608      	mov	r0, r1
 80075a8:	4611      	mov	r1, r2
 80075aa:	2200      	movs	r2, #0
 80075ac:	602a      	str	r2, [r5, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	f7f9 fa64 	bl	8000a7c <_read>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d102      	bne.n	80075be <_read_r+0x1e>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	b103      	cbz	r3, 80075be <_read_r+0x1e>
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	20003604 	.word	0x20003604

080075c4 <_fstat_r>:
 80075c4:	b538      	push	{r3, r4, r5, lr}
 80075c6:	4d07      	ldr	r5, [pc, #28]	; (80075e4 <_fstat_r+0x20>)
 80075c8:	2300      	movs	r3, #0
 80075ca:	4604      	mov	r4, r0
 80075cc:	4608      	mov	r0, r1
 80075ce:	4611      	mov	r1, r2
 80075d0:	602b      	str	r3, [r5, #0]
 80075d2:	f7f9 fa7c 	bl	8000ace <_fstat>
 80075d6:	1c43      	adds	r3, r0, #1
 80075d8:	d102      	bne.n	80075e0 <_fstat_r+0x1c>
 80075da:	682b      	ldr	r3, [r5, #0]
 80075dc:	b103      	cbz	r3, 80075e0 <_fstat_r+0x1c>
 80075de:	6023      	str	r3, [r4, #0]
 80075e0:	bd38      	pop	{r3, r4, r5, pc}
 80075e2:	bf00      	nop
 80075e4:	20003604 	.word	0x20003604

080075e8 <_isatty_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4d06      	ldr	r5, [pc, #24]	; (8007604 <_isatty_r+0x1c>)
 80075ec:	2300      	movs	r3, #0
 80075ee:	4604      	mov	r4, r0
 80075f0:	4608      	mov	r0, r1
 80075f2:	602b      	str	r3, [r5, #0]
 80075f4:	f7f9 fa7b 	bl	8000aee <_isatty>
 80075f8:	1c43      	adds	r3, r0, #1
 80075fa:	d102      	bne.n	8007602 <_isatty_r+0x1a>
 80075fc:	682b      	ldr	r3, [r5, #0]
 80075fe:	b103      	cbz	r3, 8007602 <_isatty_r+0x1a>
 8007600:	6023      	str	r3, [r4, #0]
 8007602:	bd38      	pop	{r3, r4, r5, pc}
 8007604:	20003604 	.word	0x20003604

08007608 <_init>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	bf00      	nop
 800760c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760e:	bc08      	pop	{r3}
 8007610:	469e      	mov	lr, r3
 8007612:	4770      	bx	lr

08007614 <_fini>:
 8007614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007616:	bf00      	nop
 8007618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800761a:	bc08      	pop	{r3}
 800761c:	469e      	mov	lr, r3
 800761e:	4770      	bx	lr
