<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_aic.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__aic_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Mode Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891">AIC_SMR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source mode register array.  <a href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gd73e995e704d97580c54ba5a0e7e2b8c">AIC_PRIOR</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority mask.  <a href="group__xg_nut_arch_arm_at91_aic.html#gd73e995e704d97580c54ba5a0e7e2b8c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494">AIC_SRCTYPE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt source type mask.  <a href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g9c1b2c46a137d03362d790b50485f6e8">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal level sensitive.  <a href="group__xg_nut_arch_arm_at91_aic.html#g9c1b2c46a137d03362d790b50485f6e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g2d91ee1adc1ef33a042d6d022e980fb8">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal edge triggered.  <a href="group__xg_nut_arch_arm_at91_aic.html#g2d91ee1adc1ef33a042d6d022e980fb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc33ecf783039b17c9f707cdbf09f4680">AIC_SRCTYPE_EXT_LOW_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External low level.  <a href="group__xg_nut_arch_arm_at91_aic.html#gc33ecf783039b17c9f707cdbf09f4680"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6637e75b3f1276b1b7ac067755b795ec">AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External falling edge.  <a href="group__xg_nut_arch_arm_at91_aic.html#g6637e75b3f1276b1b7ac067755b795ec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g514afa7a56a0967ccd2b592b2bcf5f0e">AIC_SRCTYPE_EXT_HIGH_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External high level.  <a href="group__xg_nut_arch_arm_at91_aic.html#g514afa7a56a0967ccd2b592b2bcf5f0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga442dd130bec33333549192013c85ea9">AIC_SRCTYPE_EXT_POSITIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External rising edge.  <a href="group__xg_nut_arch_arm_at91_aic.html#ga442dd130bec33333549192013c85ea9"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Vector Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gddd72d70adf6f3093b99bc2ad3a0f2a2">AIC_SVR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + 0x80 + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source vector register array.  <a href="group__xg_nut_arch_arm_at91_aic.html#gddd72d70adf6f3093b99bc2ad3a0f2a2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g0742acf085e5937b4d1540d97d325462">AIC_IVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g0742acf085e5937b4d1540d97d325462"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gb650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#gb650257f5a8740b4ec26fb65b22c0c17"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g92c14ed56493ebca6bfc0ec55610c44b">AIC_FVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g92c14ed56493ebca6bfc0ec55610c44b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g6c1ca8f6ae7ca2a91893c1533f7d7347"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g7dd700db0ddfa74f1dc782437bd0d179">AIC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g7dd700db0ddfa74f1dc782437bd0d179"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g39fe93f6dd0b6797d5c47329435a4999"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gcdf6ab14dc076363eafbaab58cecd228">AIC_IRQID</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Current interrupt identifier mask.  <a href="group__xg_nut_arch_arm_at91_aic.html#gcdf6ab14dc076363eafbaab58cecd228"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Pending Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g033c6fecafffbfc033adc4cfba0aeb03">AIC_IPR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g033c6fecafffbfc033adc4cfba0aeb03"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g6d7df54774110459746b8e9b7abfed2e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Mask Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g3d5678d511d42b1c039820c488028377">AIC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g3d5678d511d42b1c039820c488028377"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#gc49687b0cec8fa2f5648a43dc59e88f4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Core Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g13b831735d5ce1ee98ac05cb4aed041d">AIC_CISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g13b831735d5ce1ee98ac05cb4aed041d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_CISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g4554ba127bfbad0ea59e51efe70b0d30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gb3627fac08ff8b3c3b5158e209e495a8">AIC_NFIQ</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core FIQ Status.  <a href="group__xg_nut_arch_arm_at91_aic.html#gb3627fac08ff8b3c3b5158e209e495a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g37e88088cef8814aa1ec1884cb4dcd45">AIC_NIRQ</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core IRQ Status.  <a href="group__xg_nut_arch_arm_at91_aic.html#g37e88088cef8814aa1ec1884cb4dcd45"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Enable Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g5824b5b8be0b47b3e7c46c6e90e2aa2a">AIC_IECR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g5824b5b8be0b47b3e7c46c6e90e2aa2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g45352b181aa207c667ae1a30c878044f">AIC_IECR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IECR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g45352b181aa207c667ae1a30c878044f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Disable Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g851fe5156516ec1bd09e645c6a0d4a73">AIC_IDCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g851fe5156516ec1bd09e645c6a0d4a73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IDCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g164b0cc4ded4b92ebe5c285948a832f8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Clear Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g7b59f422859e81236fd96af070c3bfd9">AIC_ICCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000128</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g7b59f422859e81236fd96af070c3bfd9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g379915bd20d308c1816315977452c4f1">AIC_ICCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ICCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g379915bd20d308c1816315977452c4f1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Set Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g61eedf2bbaed330e8cab14ddaade2da2">AIC_ISCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000012C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g61eedf2bbaed330e8cab14ddaade2da2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#gef7e5c9a1b130e21ac07c9d1694cff3e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>End Of Interrupt Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g0273fea6ae5efabe811c41236fcc14d6">AIC_EOICR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000130</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g0273fea6ae5efabe811c41236fcc14d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_EOICR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#ga2e41fc2a881cdeab65a204875cad3e7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Spurious Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g26498f4b67f42b4c375afac81b42abd7">AIC_SPU_OFF</a>&nbsp;&nbsp;&nbsp;0x00000134</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g26498f4b67f42b4c375afac81b42abd7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc4b15505018f451345232495ca1520ec">AIC_SPU</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_SPU_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#gc4b15505018f451345232495ca1520ec"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Debug Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gf011123eb2af3b74459d0b558cb1ee32">AIC_DCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000138</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#gf011123eb2af3b74459d0b558cb1ee32"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_DCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g30b900047cabdf6176fbd1dd07c3dc7f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Enable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g72c0fcad9190fc1695657eba6e16a7ef">AIC_FFER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000140</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register offset.  <a href="group__xg_nut_arch_arm_at91_aic.html#g72c0fcad9190fc1695657eba6e16a7ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#ga8c42b852c8745eef4c1ceddd4bd27a5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Disable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc63312a6e2d132f1a210a0d0e3b3339b">AIC_FFDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000144</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#gc63312a6e2d132f1a210a0d0e3b3339b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g733262f228672999eed8a7f556e518c0">AIC_FFDR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g733262f228672999eed8a7f556e518c0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g405791187b96f04b5d5e859007ecacd1">AIC_FFSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000148</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g405791187b96f04b5d5e859007ecacd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address.  <a href="group__xg_nut_arch_arm_at91_aic.html#g77d7d1e58543c17abbf38503849b58b4"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2006/08/31 19:08:14  haraldkipp
 * Defining register offsets simplifies assembly programming.
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
