{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488333923762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488333923763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:05:23 2017 " "Processing started: Tue Feb 28 18:05:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488333923763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488333923763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488333923763 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488333925082 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze/pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze/pacoblaze_alu.v\", line 44" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1488333925229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze/pacoblaze3.v 6 6 " "Found 6 design units, including 6 entities, in source file pacoblaze/pacoblaze3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze/pacoblaze_idu.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze/pacoblaze_alu.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze/pacoblaze_stack.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze/pacoblaze_register.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze/pacoblaze_scratch.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925234 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(129) " "Verilog HDL warning at picoblaze_template.v(129): extended using \"x\" or \"z\"" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488333925240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/activity 7 - picoblaze/picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/activity 7 - picoblaze/picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/activity 7 - picoblaze/pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/activity 7 - picoblaze/pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "../Activity 7 - Picoblaze/pacoblaze_instruction_memory.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/activity 7 - picoblaze/doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/activity 7 - picoblaze/doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "../Activity 7 - Picoblaze/doublesync.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/wait_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/wait_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wait_counter " "Found entity 1: wait_counter" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/output_transition.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/output_transition.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_transition " "Found entity 1: output_transition" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/output_transition.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/output_transition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/fsm_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/fsm_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Read " "Found entity 1: FSM_Read" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/freq_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/freq_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_selector " "Found entity 1: freq_selector" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/freq_divider.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/control_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_fsm.v(24) " "Verilog HDL information at addr_fsm.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488333925267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/addr_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sammie j/documents/cpen 311/cpen311-mackenzieleung/lab2/template_de2/addr_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_fsm " "Found entity 1: addr_fsm" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333925568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333925568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333926095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333926095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333926251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333926251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333926422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333926422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333926637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333926637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333927093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333927093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333927316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333927316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333927432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333927432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333927440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488333927440 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "simple_ipod_solution.v(342) " "Verilog HDL Instantiation warning at simple_ipod_solution.v(342): instance has no name" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 342 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1488333927446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "simple_ipod_solution.v(362) " "Verilog HDL Instantiation warning at simple_ipod_solution.v(362): instance has no name" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 362 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1488333927446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "simple_ipod_solution.v(367) " "Verilog HDL Instantiation warning at simple_ipod_solution.v(367): instance has no name" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 367 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1488333927447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "simple_ipod_solution.v(393) " "Verilog HDL Instantiation warning at simple_ipod_solution.v(393): instance has no name" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 393 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1488333927447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488333927526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audio_enable simple_ipod_solution.v(210) " "Verilog HDL or VHDL warning at simple_ipod_solution.v(210): object \"audio_enable\" assigned a value but never read" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488333927646 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(623) " "Verilog HDL assignment warning at simple_ipod_solution.v(623): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927658 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(681) " "Verilog HDL assignment warning at simple_ipod_solution.v(681): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927659 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(698) " "Verilog HDL assignment warning at simple_ipod_solution.v(698): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927660 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(699) " "Verilog HDL assignment warning at simple_ipod_solution.v(699): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927660 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(700) " "Verilog HDL assignment warning at simple_ipod_solution.v(700): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927660 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(701) " "Verilog HDL assignment warning at simple_ipod_solution.v(701): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927660 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(702) " "Verilog HDL assignment warning at simple_ipod_solution.v(702): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927660 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(703) " "Verilog HDL assignment warning at simple_ipod_solution.v(703): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927661 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(704) " "Verilog HDL assignment warning at simple_ipod_solution.v(704): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927661 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(705) " "Verilog HDL assignment warning at simple_ipod_solution.v(705): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927661 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] simple_ipod_solution.v(108) " "Output port \"LEDG\[8\]\" at simple_ipod_solution.v(108) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927664 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..8\] simple_ipod_solution.v(109) " "Output port \"LEDR\[14..8\]\" at simple_ipod_solution.v(109) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927664 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(186) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(186) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927664 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR simple_ipod_solution.v(176) " "Output port \"SRAM_ADDR\" at simple_ipod_solution.v(176) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD simple_ipod_solution.v(136) " "Output port \"UART_TXD\" at simple_ipod_solution.v(136) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 simple_ipod_solution.v(187) " "Output port \"DRAM_BA_0\" at simple_ipod_solution.v(187) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 simple_ipod_solution.v(188) " "Output port \"DRAM_BA_1\" at simple_ipod_solution.v(188) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(189) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(189) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(190) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(190) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(191) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(191) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(192) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(192) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(194) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(194) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(195) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(195) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(196) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(196) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(197) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(197) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK simple_ipod_solution.v(165) " "Output port \"SD_CLK\" at simple_ipod_solution.v(165) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927665 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N simple_ipod_solution.v(177) " "Output port \"SRAM_CE_N\" at simple_ipod_solution.v(177) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927666 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N simple_ipod_solution.v(179) " "Output port \"SRAM_LB_N\" at simple_ipod_solution.v(179) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927666 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N simple_ipod_solution.v(180) " "Output port \"SRAM_OE_N\" at simple_ipod_solution.v(180) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927666 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N simple_ipod_solution.v(181) " "Output port \"SRAM_UB_N\" at simple_ipod_solution.v(181) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927666 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N simple_ipod_solution.v(182) " "Output port \"SRAM_WE_N\" at simple_ipod_solution.v(182) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927666 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Read FSM_Read:comb_50 " "Elaborating entity \"FSM_Read\" for hierarchy \"FSM_Read:comb_50\"" {  } { { "simple_ipod_solution.v" "comb_50" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wait_counter wait_counter:wait_Counter_Read " "Elaborating entity \"wait_counter\" for hierarchy \"wait_counter:wait_Counter_Read\"" {  } { { "simple_ipod_solution.v" "wait_Counter_Read" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wait_counter.v(10) " "Verilog HDL assignment warning at wait_counter.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927811 "|simple_ipod_solution|wait_counter:wait_Counter_Read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_selector freq_selector:comb_52 " "Elaborating entity \"freq_selector\" for hierarchy \"freq_selector:comb_52\"" {  } { { "simple_ipod_solution.v" "comb_52" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_selector.v(38) " "Verilog HDL assignment warning at freq_selector.v(38): truncated value with size 32 to match size of target (16)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927817 "|simple_ipod_solution|freq_selector:comb_52"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_selector.v(40) " "Verilog HDL assignment warning at freq_selector.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/freq_selector.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927817 "|simple_ipod_solution|freq_selector:comb_52"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:comb_53 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:comb_53\"" {  } { { "simple_ipod_solution.v" "comb_53" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_divider.v(28) " "Verilog HDL assignment warning at freq_divider.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/freq_divider.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/freq_divider.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927846 "|simple_ipod_solution|freq_divider:comb_53"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_fsm addr_fsm:ADDR_FSM " "Elaborating entity \"addr_fsm\" for hierarchy \"addr_fsm:ADDR_FSM\"" {  } { { "simple_ipod_solution.v" "ADDR_FSM" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_fsm.v(55) " "Verilog HDL assignment warning at addr_fsm.v(55): truncated value with size 32 to match size of target (22)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927859 "|simple_ipod_solution|addr_fsm:ADDR_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_fsm.v(57) " "Verilog HDL assignment warning at addr_fsm.v(57): truncated value with size 32 to match size of target (22)" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333927860 "|simple_ipod_solution|addr_fsm:ADDR_FSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_hi\[0\] addr_fsm.v(10) " "Output port \"addr_hi\[0\]\" at addr_fsm.v(10) has no driver" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927860 "|simple_ipod_solution|addr_fsm:ADDR_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm control_fsm:CONTROL_FSM " "Elaborating entity \"control_fsm\" for hierarchy \"control_fsm:CONTROL_FSM\"" {  } { { "simple_ipod_solution.v" "CONTROL_FSM" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927865 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "restart_flag control_fsm.v(15) " "Output port \"restart_flag\" at control_fsm.v(15) has no driver" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/control_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/control_fsm.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927876 "|simple_ipod_solution|control_fsm:CONTROL_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_transition output_transition:comb_62 " "Elaborating entity \"output_transition\" for hierarchy \"output_transition:comb_62\"" {  } { { "simple_ipod_solution.v" "comb_62" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "simple_ipod_solution.v" "ps2c_doublsync" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333927897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488333927897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927899 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927905 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488333927905 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "ensure_data_ready_hold" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333927907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333928014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488333928014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928017 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333928032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488333928032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928033 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928033 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928033 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928033 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1488333928034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333928039 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333928039 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488333928133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488333928133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "simple_ipod_solution.v" "Generate_LCD_scope_Clk" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.v" "LCD_scope_channelA" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\"" {  } { { "simple_ipod_solution.v" "LCD_LED_scope" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333928735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_template picoblaze_template:picoblaze_template_inst " "Elaborating entity \"picoblaze_template\" for hierarchy \"picoblaze_template:picoblaze_template_inst\"" {  } { { "simple_ipod_solution.v" "picoblaze_template_inst" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "event_1hz picoblaze_template.v(43) " "Verilog HDL or VHDL warning at picoblaze_template.v(43): object \"event_1hz\" assigned a value but never read" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488333929475 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 picoblaze_template.v(103) " "Verilog HDL assignment warning at picoblaze_template.v(103): truncated value with size 32 to match size of target (27)" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929477 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "led_8seg_kcpsm" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488333929526 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929526 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929526 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929527 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze/pacoblaze.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1488333929527 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze/pacoblaze.v" "idu" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929530 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze/pacoblaze_idu.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1488333929539 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze/pacoblaze.v" "alu" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze/pacoblaze_alu.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929543 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze/pacoblaze_alu.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1488333929543 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze/pacoblaze.v" "register" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze/pacoblaze.v" "stack" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze/pacoblaze_stack.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929556 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze/pacoblaze.v" "scratch" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "../Activity 7 - Picoblaze/picoblaze_template.v" "pacoblaze_instruction_memory_inst" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/picoblaze_template.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488333929565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "../Activity 7 - Picoblaze/pacoblaze_instruction_memory.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488333929613 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1488333930808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488333934633 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 167 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1488333934683 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1488333934683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1488333934839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1488333934839 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SDAT~synth " "Node \"I2C_SDAT~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937438 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1488333937438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488333937440 "|simple_ipod_solution|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488333937440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333937812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488333945269 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "5 " "Attempting to remove 5 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[0\] " "Removed I/O cell \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946896 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[4\] " "Removed I/O cell \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946896 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[5\] " "Removed I/O cell \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946896 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[6\] " "Removed I/O cell \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946896 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[7\] " "Removed I/O cell \"LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope\|InG\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946896 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1488333946896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488333946995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333946995 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "42 " "Optimize away 42 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947275 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1488333947275 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "No output dependent on input pin \"SD_DAT3\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488333947810 "|simple_ipod_solution|SD_DAT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1488333947810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6127 " "Implemented 6127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488333947811 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488333947811 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1488333947811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5792 " "Implemented 5792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488333947811 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1488333947811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488333947811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 286 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 286 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488333947919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:05:47 2017 " "Processing ended: Tue Feb 28 18:05:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488333947919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488333947919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488333947919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488333947919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488333949380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488333949381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:05:48 2017 " "Processing started: Tue Feb 28 18:05:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488333949381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488333949381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --check_ios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488333949381 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1488333949468 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1488333949469 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1488333949469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1488333949865 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1488333949947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488333949993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488333949993 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488333950322 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488333950932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488333950932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488333950932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488333950941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10207 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488333950941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488333950941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_50~_wirecell " "Destination node CLOCK_50~_wirecell" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951637 ""}  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_25  " "Automatically promoted node CLK_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_25~0 " "Destination node CLK_25~0" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 802 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951638 ""}  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 802 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal5~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal5~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 86 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 78 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal0~1 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal0~1" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 76 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~3 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~3" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951638 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951638 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951639 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9788 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "doublesync:ps2c_doublsync\|reg2  " "Automatically promoted node doublesync:ps2c_doublsync\|reg2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "doublesync:ps2c_doublsync\|reg2~_wirecell " "Destination node doublesync:ps2c_doublsync\|reg2~_wirecell" {  } { { "../Activity 7 - Picoblaze/doublesync.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/doublesync.v" 19 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { doublesync:ps2c_doublsync|reg2~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } { { "../Activity 7 - Picoblaze/doublesync.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/doublesync.v" 19 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { doublesync:ps2c_doublsync|reg2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951640 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addr_fsm:ADDR_FSM\|state\[1\]  " "Automatically promoted node addr_fsm:ADDR_FSM\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_fsm:ADDR_FSM\|state~0 " "Destination node addr_fsm:ADDR_FSM\|state~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 9 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_fsm:ADDR_FSM\|Decoder0~0 " "Destination node addr_fsm:ADDR_FSM\|Decoder0~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 29 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951641 ""}  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 9 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2007 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951641 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10054 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 84 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~1 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~1" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951642 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1891 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "Automatically promoted node audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]~0 " "Destination node audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|oAUD_XCK " "Destination node audio_controller:audio_control\|oAUD_XCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 144 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951642 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "Automatically promoted node audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_converter:u5\|Mux1~20 " "Destination node audio_controller:audio_control\|audio_converter:u5\|Mux1~20" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_converter:u5|Mux1~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_clock:u4\|LRCK_1X~0 " "Destination node audio_controller:audio_control\|audio_clock:u4\|LRCK_1X~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_clock:u4|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_right_clock " "Destination node audio_controller:audio_control\|audio_right_clock" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_right_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|AUD_ADCLRCK " "Destination node audio_controller:audio_control\|AUD_ADCLRCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 140 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|AUD_DACLRCK " "Destination node audio_controller:audio_control\|AUD_DACLRCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 143 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "to_slow_clk_interface:interface_actual_audio_data_left\|clk_delay1 " "Destination node to_slow_clk_interface:interface_actual_audio_data_left\|clk_delay1" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951643 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_clock:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9077 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|audio_right_clock  " "Automatically promoted node audio_controller:audio_control\|audio_right_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1 " "Destination node to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951644 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_right_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9210 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Read:comb_50\|Equal1  " "Automatically promoted node FSM_Read:comb_50\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|completed~1 " "Destination node wait_counter:wait_Counter_Output\|completed~1" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 1 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|completed~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~0 " "Destination node wait_counter:wait_Counter_Output\|counter~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~1 " "Destination node wait_counter:wait_Counter_Output\|counter~1" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~2 " "Destination node wait_counter:wait_Counter_Output\|counter~2" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4589 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951644 ""}  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" 45 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM_Read:comb_50|Equal1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 84 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~2 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~2" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal6~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal6~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 89 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3502 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333951645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333951645 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~_wirecell  " "Automatically promoted node CLOCK_50~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333951646 ""}  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333951646 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333952304 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1488333952304 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488333952311 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1488333954628 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 167 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 161 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 162 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 140 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 143 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488333954638 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1488333954638 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1488333955085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488333955129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:05:55 2017 " "Processing ended: Tue Feb 28 18:05:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488333955129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488333955129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488333955129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488333955129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488333956329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488333956330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:05:56 2017 " "Processing started: Tue Feb 28 18:05:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488333956330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333956330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp simple_ipod_solution -c simple_ipod_solution --netlist_type=sgate " "Command: quartus_rpp simple_ipod_solution -c simple_ipod_solution --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333956330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488333956929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:05:56 2017 " "Processing ended: Tue Feb 28 18:05:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488333956929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488333956929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488333956929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333956929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333957710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488333957710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:05:57 2017 " "Processing started: Tue Feb 28 18:05:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488333957710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333957710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_map " "Command: quartus_rpp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333957710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488333958582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:05:58 2017 " "Processing ended: Tue Feb 28 18:05:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488333958582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488333958582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488333958582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333958582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1488333959558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488333959559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:05:59 2017 " "Processing started: Tue Feb 28 18:05:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488333959559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488333959559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488333959559 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1488333959636 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1488333959637 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1488333959637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1488333959857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1488333959941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488333959996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488333959996 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1488333960203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488333960220 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488333960873 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488333960873 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488333960873 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488333960888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10207 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488333960888 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488333960888 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488333960900 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488333961894 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name addr_fsm:ADDR_FSM\|state\[1\] addr_fsm:ADDR_FSM\|state\[1\] " "create_clock -period 40.000 -name addr_fsm:ADDR_FSM\|state\[1\] addr_fsm:ADDR_FSM\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name CLK_25 CLK_25 " "create_clock -period 40.000 -name CLK_25 CLK_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name FSM_Read:comb_50\|state\[0\] FSM_Read:comb_50\|state\[0\] " "create_clock -period 40.000 -name FSM_Read:comb_50\|state\[0\] FSM_Read:comb_50\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488333961933 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1488333961933 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1488333961934 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1488333962023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 addr_fsm:ADDR_FSM\|state\[1\] " "  40.000 addr_fsm:ADDR_FSM\|state\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       CLK_25 " "  40.000       CLK_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:ps2c_doublsync\|reg2 " "  40.000 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 FSM_Read:comb_50\|state\[0\] " "  40.000 FSM_Read:comb_50\|state\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready " "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488333962024 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1488333962024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Read:comb_50\|state\[1\] " "Destination node FSM_Read:comb_50\|state\[1\]" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" 15 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM_Read:comb_50|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_50~_wirecell " "Destination node CLOCK_50~_wirecell" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962464 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962464 ""}  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962464 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_25  " "Automatically promoted node CLK_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_25~0 " "Destination node CLK_25~0" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 802 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962465 ""}  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 802 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal5~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal5~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 86 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 78 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal0~1 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal0~1" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 76 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~3 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~3" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962465 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962466 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9788 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "doublesync:ps2c_doublsync\|reg2  " "Automatically promoted node doublesync:ps2c_doublsync\|reg2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "doublesync:ps2c_doublsync\|reg2~_wirecell " "Destination node doublesync:ps2c_doublsync\|reg2~_wirecell" {  } { { "../Activity 7 - Picoblaze/doublesync.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/doublesync.v" 19 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { doublesync:ps2c_doublsync|reg2~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } { { "../Activity 7 - Picoblaze/doublesync.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Activity 7 - Picoblaze/doublesync.v" 19 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { doublesync:ps2c_doublsync|reg2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962467 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addr_fsm:ADDR_FSM\|state\[1\]  " "Automatically promoted node addr_fsm:ADDR_FSM\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_fsm:ADDR_FSM\|state~0 " "Destination node addr_fsm:ADDR_FSM\|state~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 9 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_fsm:ADDR_FSM\|Decoder0~0 " "Destination node addr_fsm:ADDR_FSM\|Decoder0~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 29 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/addr_fsm.v" 9 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_fsm:ADDR_FSM|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2007 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "Automatically promoted node Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg~0 " "Destination node Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg~0" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/var_clk_div32.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 10054 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 84 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~1 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~1" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962468 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1891 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "Automatically promoted node audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]~0 " "Destination node audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|oAUD_XCK " "Destination node audio_controller:audio_control\|oAUD_XCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 144 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962469 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "Automatically promoted node audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_converter:u5\|Mux1~20 " "Destination node audio_controller:audio_control\|audio_converter:u5\|Mux1~20" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_converter:u5|Mux1~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_clock:u4\|LRCK_1X~0 " "Destination node audio_controller:audio_control\|audio_clock:u4\|LRCK_1X~0" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_clock:u4|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|audio_right_clock " "Destination node audio_controller:audio_control\|audio_right_clock" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_right_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|AUD_ADCLRCK " "Destination node audio_controller:audio_control\|AUD_ADCLRCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 140 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_controller:audio_control\|AUD_DACLRCK " "Destination node audio_controller:audio_control\|AUD_DACLRCK" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 143 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "to_slow_clk_interface:interface_actual_audio_data_left\|clk_delay1 " "Destination node to_slow_clk_interface:interface_actual_audio_data_left\|clk_delay1" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962469 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_clock:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9077 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_controller:audio_control\|audio_right_clock  " "Automatically promoted node audio_controller:audio_control\|audio_right_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1 " "Destination node to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/to_slow_clk_interface.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962470 ""}  } { { "audio_controller.qxp" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/audio_controller.qxp" -1 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_controller:audio_control|audio_right_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 9210 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Read:comb_50\|Equal1  " "Automatically promoted node FSM_Read:comb_50\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|completed~1 " "Destination node wait_counter:wait_Counter_Output\|completed~1" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 1 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|completed~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~0 " "Destination node wait_counter:wait_Counter_Output\|counter~0" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~1 " "Destination node wait_counter:wait_Counter_Output\|counter~1" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wait_counter:wait_Counter_Output\|counter~2 " "Destination node wait_counter:wait_Counter_Output\|counter~2" {  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/wait_counter.v" 2 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_counter:wait_Counter_Output|counter~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 4589 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962471 ""}  } { { "../CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/CPEN311-MackenzieLeung/Lab2/template_de2/FSM_Read.v" 45 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM_Read:comb_50|Equal1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "Automatically promoted node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|WideOr2~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 2538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal4~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 84 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~2 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal3~2" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 83 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal6~0 " "Destination node Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|Equal6~0" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 89 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 3502 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488333962472 ""}  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/write_kbd_to_scope_lcd.v" 75 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~_wirecell  " "Automatically promoted node CLOCK_50~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488333962472 ""}  } { { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 105 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 5126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488333962472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488333963237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488333963248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488333963249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488333963261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488333963279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488333963292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488333963293 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488333963306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488333963666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1488333963677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488333963677 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1488333964022 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1488333965080 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 184 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 184 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1488333968860 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1488333969711 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1488333969838 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1488333969838 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488333969845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488333972326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488333976492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488333976507 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488333994671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488333994671 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1488333994704 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1488333996323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488333997789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1488334008123 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488334008123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488334010921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.66 " "Total time spent on timing analysis during the Fitter is 10.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1488334011122 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488334011139 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "291 " "Found 291 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488334011317 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1488334011317 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488334012672 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488334013358 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488334015113 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488334016332 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488334016645 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1488334017341 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 193 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 167 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 171 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 172 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 178 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 161 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 162 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 140 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.v" "" { Text "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.v" 143 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488334017355 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1488334017355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.fit.smsg " "Generated suppressed messages file C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simple_ipod_solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488334018420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488334020339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:07:00 2017 " "Processing ended: Tue Feb 28 18:07:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488334020339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488334020339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488334020339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488334020339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488334021715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488334021715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:07:01 2017 " "Processing started: Tue Feb 28 18:07:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488334021715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1488334021715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1488334021715 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1488334023494 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1488334023569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488334024360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:07:04 2017 " "Processing ended: Tue Feb 28 18:07:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488334024360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488334024360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488334024360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488334024360 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1488334025016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1488334026002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488334026003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:07:05 2017 " "Processing started: Tue Feb 28 18:07:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488334026003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488334026003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_ipod_solution -c simple_ipod_solution " "Command: quartus_sta simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488334026003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1488334026093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488334026463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1488334026506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1488334026506 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1488334027025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name addr_fsm:ADDR_FSM\|state\[1\] addr_fsm:ADDR_FSM\|state\[1\] " "create_clock -period 40.000 -name addr_fsm:ADDR_FSM\|state\[1\] addr_fsm:ADDR_FSM\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name CLK_25 CLK_25 " "create_clock -period 40.000 -name CLK_25 CLK_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name FSM_Read:comb_50\|state\[0\] FSM_Read:comb_50\|state\[0\] " "create_clock -period 40.000 -name FSM_Read:comb_50\|state\[0\] FSM_Read:comb_50\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027081 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1488334027082 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1488334027187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.179 " "Worst-case setup slack is 6.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.179         0.000 CLOCK_50  " "    6.179         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.955         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   15.955         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.144         0.000 CLK_25  " "   16.144         0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.228         0.000 addr_fsm:ADDR_FSM\|state\[1\]  " "   16.228         0.000 addr_fsm:ADDR_FSM\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.400         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   17.400         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.513         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.513         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.789         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   17.789         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.166         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.166         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.211         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.211         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.278         0.000 doublesync:ps2c_doublsync\|reg2  " "   18.278         0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.770         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.770         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.290         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.290         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.493         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "   37.493         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.387         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   38.387         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.921         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   38.921         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488334027350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_25  " "    0.391         0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "    0.391         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.391         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.391         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.391         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 doublesync:ps2c_doublsync\|reg2  " "    0.391         0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.518         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "    0.524         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.531         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710         0.000 addr_fsm:ADDR_FSM\|state\[1\]  " "    0.710         0.000 addr_fsm:ADDR_FSM\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    0.745         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.823         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    1.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.189         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   20.189         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488334027396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.116 " "Worst-case recovery slack is 6.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.116         0.000 speed_up_event_trigger  " "    6.116         0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.333         0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "    6.333         0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.496         0.000 doublesync:ps2c_doublsync\|reg2  " "    6.496         0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.511         0.000 speed_down_event_trigger  " "    6.511         0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.966         0.000 CLOCK_50  " "    6.966         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.154         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   14.154         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.491         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   16.491         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.913         0.000 doublesync:key2_doublsync\|reg2  " "   16.913         0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.038         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   17.038         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.633         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.633         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488334027407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 CLOCK_50  " "    1.031         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    1.705         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "    2.476         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.857         0.000 doublesync:key2_doublsync\|reg2  " "    2.857         0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.279         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.279         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.616         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "    5.616         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.881         0.000 doublesync:ps2c_doublsync\|reg2  " "    6.881         0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.259         0.000 speed_down_event_trigger  " "   13.259         0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.437         0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   13.437         0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.654         0.000 speed_up_event_trigger  " "   13.654         0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488334027418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.077 " "Worst-case minimum pulse width slack is 8.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.077         0.000 CLOCK_50  " "    8.077         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 CLK_25  " "   19.000         0.000 CLK_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 FSM_Read:comb_50\|state\[0\]  " "   19.000         0.000 FSM_Read:comb_50\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.000         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   19.000         0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 addr_fsm:ADDR_FSM\|state\[1\]  " "   19.000         0.000 addr_fsm:ADDR_FSM\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.000         0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.000         0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.000         0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.000         0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 doublesync:key2_doublsync\|reg2  " "   19.000         0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 doublesync:ps2c_doublsync\|reg2  " "   19.000         0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 speed_down_event_trigger  " "   19.000         0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 speed_up_event_trigger  " "   19.000         0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488334027429 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1488334029310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488334029397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488334029397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488334029701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:07:09 2017 " "Processing ended: Tue Feb 28 18:07:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488334029701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488334029701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488334029701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488334029701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488334032486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488334032487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:07:12 2017 " "Processing started: Tue Feb 28 18:07:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488334032487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488334032487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488334032487 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "simple_ipod_solution.vo\", \"simple_ipod_solution_fast.vo simple_ipod_solution_v.sdo simple_ipod_solution_v_fast.sdo C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simulation/modelsim/ simulation " "Generated files \"simple_ipod_solution.vo\", \"simple_ipod_solution_fast.vo\", \"simple_ipod_solution_v.sdo\" and \"simple_ipod_solution_v_fast.sdo\" in directory \"C:/Users/Sammie J/Documents/CPEN 311/Lab2_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1488334037278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488334037467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 18:07:17 2017 " "Processing ended: Tue Feb 28 18:07:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488334037467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488334037467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488334037467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488334037467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 514 s " "Quartus II Full Compilation was successful. 0 errors, 514 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488334038158 ""}
