
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/cactusADM_1495B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3702092 heartbeat IPC: 2.70118 cumulative IPC: 2.70118 (Simulation time: 0 hr 0 min 55 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3702092 (Simulation time: 0 hr 0 min 55 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11207054 heartbeat IPC: 1.33245 cumulative IPC: 1.33245 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 20060818 heartbeat IPC: 1.12946 cumulative IPC: 1.22259 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 29605572 heartbeat IPC: 1.0477 cumulative IPC: 1.15815 (Simulation time: 0 hr 5 min 42 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 38663786 heartbeat IPC: 1.10397 cumulative IPC: 1.14411 (Simulation time: 0 hr 7 min 24 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 45326480 heartbeat IPC: 1.50089 cumulative IPC: 1.20122 (Simulation time: 0 hr 8 min 51 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52944401 heartbeat IPC: 1.31269 cumulative IPC: 1.21846 (Simulation time: 0 hr 10 min 23 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 61600046 heartbeat IPC: 1.15532 cumulative IPC: 1.20902 (Simulation time: 0 hr 12 min 0 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 69956278 heartbeat IPC: 1.19671 cumulative IPC: 1.20747 (Simulation time: 0 hr 13 min 35 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 78172960 heartbeat IPC: 1.21704 cumulative IPC: 1.20853 (Simulation time: 0 hr 15 min 10 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 83913572 heartbeat IPC: 1.74197 cumulative IPC: 1.2467 (Simulation time: 0 hr 16 min 31 sec) 
Finished CPU 0 instructions: 100000000 cycles: 80211480 cumulative IPC: 1.2467 (Simulation time: 0 hr 16 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2467 instructions: 100000000 cycles: 80211480
cpu0_DTLB TOTAL     ACCESS:   21417371  HIT:   19644307  MISS:    1773064
cpu0_DTLB LOAD      ACCESS:   17607601  HIT:   16397617  MISS:    1209984
cpu0_DTLB RFO       ACCESS:    3809770  HIT:    3246690  MISS:     563080
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.2109 cycles
cpu0_ITLB TOTAL     ACCESS:    1618763  HIT:    1618763  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1618763  HIT:    1618763  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    8419430  HIT:    8419430  MISS:          0
cpu0_L1I LOAD      ACCESS:    8419430  HIT:    8419430  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1773064  HIT:     908962  MISS:     864102
cpu0_STLB LOAD      ACCESS:    1209984  HIT:     651354  MISS:     558630
cpu0_STLB RFO       ACCESS:     563080  HIT:     257608  MISS:     305472
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.7231 cycles
cpu0_L1D TOTAL     ACCESS:   37451896  HIT:   36163708  MISS:    1288188
cpu0_L1D LOAD      ACCESS:   25684846  HIT:   24648820  MISS:    1036026
cpu0_L1D RFO       ACCESS:   10903632  HIT:   10658400  MISS:     245232
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     863418  HIT:     856488  MISS:       6930
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 291.928 cycles
cpu0_L2C TOTAL     ACCESS:    1536970  HIT:     676811  MISS:     860159
cpu0_L2C LOAD      ACCESS:    1036026  HIT:     421605  MISS:     614421
cpu0_L2C RFO       ACCESS:     245232  HIT:          0  MISS:     245232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     248782  HIT:     248593  MISS:        189
cpu0_L2C TRANSLATION ACCESS:       6930  HIT:       6613  MISS:        317
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 420.703 cycles
LLC TOTAL     ACCESS:    1105579  HIT:     329056  MISS:     776523
LLC LOAD      ACCESS:     614421  HIT:     185975  MISS:     428446
LLC RFO       ACCESS:     245232  HIT:      57094  MISS:     188138
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     245609  HIT:      85944  MISS:     159665
LLC TRANSLATION ACCESS:        317  HIT:         43  MISS:        274
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 442.758 cycles
Insertion Distribution: 
	LOAD 1850 0 90355 403611 
	RFO 3990 0 43393 171412 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 169500 
	 0 0 70 254 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5948  ROW_BUFFER_MISS:     610908
 DBUS AVG_CONGESTED_CYCLE:    3.97581
 WQ ROW_BUFFER_HIT:      12864  ROW_BUFFER_MISS:     177315  FULL:        284


CPU 0 Branch Prediction Accuracy: 97.8411% MPKI: 0.04284 Average ROB Occupancy at Mispredict: 285.435
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

