INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pau/Documents/Repositoris/test_sim/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_o_generic_sr'
