\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Simulation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Popular Techniques}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Cycle Accurate Simuation \(CAS\)}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.2}{Functional Simulation}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Motivation}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.4}{Related Work}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.4.1}{Sampling Based Approach}{section.1.4}% 9
\BOOKMARK [1][-]{section.1.5}{Thesis Outline}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Host Compiled Simulation}{}% 11
\BOOKMARK [1][-]{section.2.1}{Simple Example}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{The Flow}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.3}{Source Code to Intermediate Source Code}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.4}{Mapping between ISC and Binary Code}{chapter.2}% 15
\BOOKMARK [2][-]{subsection.2.4.1}{Handling of Conditional Execution Optimization}{section.2.4}% 16
\BOOKMARK [1][-]{section.2.5}{Annotation for Execution Cycles}{chapter.2}% 17
\BOOKMARK [2][-]{subsection.2.5.1}{Branch Prediction}{section.2.5}% 18
\BOOKMARK [1][-]{section.2.6}{Annotation for Memory Access}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.6.1}{Cache Simulator}{section.2.6}% 20
\BOOKMARK [1][-]{section.2.7}{Instrumentation for Instruction Access}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.8}{Instrumentation for Data Access}{chapter.2}% 22
\BOOKMARK [2][-]{subsection.2.8.1}{Resolve address of each variable}{section.2.8}% 23
\BOOKMARK [2][-]{subsection.2.8.2}{Analyse binary code for identifying load/store operations on variables}{section.2.8}% 24
\BOOKMARK [2][-]{subsection.2.8.3}{Parse Source Code}{section.2.8}% 25
\BOOKMARK [1][-]{section.2.9}{Estimation of Power Consumption}{chapter.2}% 26
\BOOKMARK [2][-]{subsection.2.9.1}{Trace Collection}{section.2.9}% 27
\BOOKMARK [0][-]{chapter.3}{Test Hardware}{}% 28
\BOOKMARK [1][-]{section.3.1}{Target Processor}{chapter.3}% 29
\BOOKMARK [2][-]{subsection.3.1.1}{Instruction Pipeline}{section.3.1}% 30
\BOOKMARK [2][-]{subsection.3.1.2}{Interlocking}{section.3.1}% 31
\BOOKMARK [2][-]{subsection.3.1.3}{Branch Prediction Unit}{section.3.1}% 32
\BOOKMARK [2][-]{subsection.3.1.4}{Cache Hierarchy}{section.3.1}% 33
\BOOKMARK [0][-]{chapter.4}{Results}{}% 34
\BOOKMARK [1][-]{section.4.1}{Test Setup}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.2}{Sieve Benchmark Application}{chapter.4}% 36
\BOOKMARK [0][-]{chapter.5}{Conclusion}{}% 37
\BOOKMARK [0][-]{section*.22}{Appendices}{}% 38
\BOOKMARK [0][-]{Appendix.1.A}{Source Code to ISC Conversion}{}% 39
\BOOKMARK [0][-]{Appendix.1.B}{Mapping Algorithm}{}% 40
\BOOKMARK [0][-]{appendix*.25}{List of Figures}{}% 41
\BOOKMARK [0][-]{appendix*.26}{List of Tables}{}% 42
\BOOKMARK [0][-]{appendix*.27}{Bibliography}{}% 43
