//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_11 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_11
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_11
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_11(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<194>;
	.reg .f32 	%f<125>;
	.reg .b64 	%rd<33>;
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1];
$L__tmp0:
	.loc	1 22 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:33
	shl.b32 	%r111, %r1, 6;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2];
	.loc	1 23 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:44
	mov.u32 	%r112, %tid.x;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4];
	bfe.u32 	%r114, %r112, 4, 4;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5];
	or.b32  	%r115, %r114, 16;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6];
	or.b32  	%r116, %r114, 32;
	or.b32  	%r117, %r114, 48;
	shl.b32 	%r118, %r112, 2;
	and.b32  	%r119, %r118, 60;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r120, %r111, %r114;
	or.b32  	%r121, %r111, %r115;
	or.b32  	%r122, %r111, %r116;
	or.b32  	%r123, %r111, %r117;
	.loc	1 25 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:33
	shl.b32 	%r124, %r2, 6;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r125, %r124, %r119;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p1, %r125, 256;
	.loc	1 32 39                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:39
	shl.b32 	%r126, %r120, 8;
	shl.b32 	%r127, %r121, 8;
	shl.b32 	%r128, %r122, 8;
	shl.b32 	%r129, %r123, 8;
	.loc	1 32 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:35
	add.s32 	%r130, %r125, %r126;
	add.s32 	%r131, %r125, %r127;
	add.s32 	%r132, %r125, %r128;
	add.s32 	%r133, %r125, %r129;
	.loc	1 32 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:30
	mul.wide.s32 	%rd24, %r130, 4;
	add.s64 	%rd1, %rd17, %rd24;
	mul.wide.s32 	%rd25, %r131, 4;
	add.s64 	%rd2, %rd17, %rd25;
	mul.wide.s32 	%rd26, %r132, 4;
	add.s64 	%rd3, %rd17, %rd26;
	mul.wide.s32 	%rd27, %r133, 4;
	add.s64 	%rd4, %rd17, %rd27;
	.loc	1 32 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:30
	add.s64 	%rd5, %rd18, %rd24;
	add.s64 	%rd6, %rd18, %rd25;
	add.s64 	%rd7, %rd18, %rd26;
	add.s64 	%rd8, %rd18, %rd27;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:30
	mul.wide.s32 	%rd28, %r125, 4;
	add.s64 	%rd9, %rd19, %rd28;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:30
	add.s64 	%rd10, %rd20, %rd28;
	.loc	1 35 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:35
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r39;
	mov.b32 	%f2, %r40;
	mov.b32 	%f3, %r41;
	mov.b32 	%f4, %r42;
	.loc	1 36 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:31
	add.s64 	%rd11, %rd21, %rd28;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	// begin inline asm
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r43, %r44, %r45, %r46 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:31
	add.s64 	%rd12, %rd22, %rd28;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	// begin inline asm
	mov.u32 %r47, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r47, %r48, %r49, %r50 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 40 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:40:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 41 26                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:41:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f13, %r34;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f14, %r38;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f16, %r33;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f17, %r37;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f19, %r32;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f20, %r36;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f22, %r31;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f23, %r35;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f25, %r30;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f27, %r29;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f29, %r28;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f31, %r27;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f33, %r26;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f34, %f33, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f35, %r25;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f36, %f35, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f37, %r24;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f38, %f37, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f39, %r23;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f40, %f39, %f23;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f41, %r22;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f42, %f41, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f43, %r21;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f44, %f43, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f45, %r20;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f46, %f45, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f47, %r19;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f48, %f47, %f23;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	mov.b32 	%f49, %r50;
	mov.b32 	%f50, %r49;
	mov.b32 	%f51, %r48;
	mov.b32 	%f52, %r47;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	mov.b32 	%f53, %r46;
	mov.b32 	%f54, %r45;
	mov.b32 	%f55, %r44;
	mov.b32 	%f56, %r43;
	.loc	1 32 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:44
	mov.b32 	%f57, %r18;
	mov.b32 	%f58, %r17;
	mov.b32 	%f59, %r16;
	mov.b32 	%f60, %r15;
	mov.b32 	%f61, %r14;
	mov.b32 	%f62, %r13;
	mov.b32 	%f63, %r12;
	mov.b32 	%f64, %r11;
	mov.b32 	%f65, %r10;
	mov.b32 	%f66, %r9;
	mov.b32 	%f67, %r8;
	mov.b32 	%f68, %r7;
	mov.b32 	%f69, %r6;
	mov.b32 	%f70, %r5;
	mov.b32 	%f71, %r4;
	mov.b32 	%f72, %r3;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r134, %r111, %r119;
	.loc	1 31 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:31:19
	bfe.s32 	%r135, %r1, 25, 1;
	shr.u32 	%r136, %r135, 24;
	add.s32 	%r137, %r134, %r136;
	.loc	1 30 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:30:19
	and.b32  	%r138, %r137, -256;
	sub.s32 	%r139, %r134, %r138;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r140, %r124, %r117;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p32, %r140, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r141, %r124, %r116;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p31, %r141, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r142, %r124, %r115;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p30, %r142, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r143, %r124, %r114;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p29, %r143, 256;
	.loc	1 43 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:43:18
	mov.b32 	%r53, %f9;
	mov.b32 	%r52, 1065353216;
	// begin inline asm
	div.full.f32 %r51, %r52, %r53;
	// end inline asm
	mov.b32 	%f73, %r51;
	mov.b32 	%r56, %f10;
	// begin inline asm
	div.full.f32 %r54, %r52, %r56;
	// end inline asm
	mov.b32 	%f74, %r54;
	mov.b32 	%r59, %f11;
	// begin inline asm
	div.full.f32 %r57, %r52, %r59;
	// end inline asm
	mov.b32 	%f75, %r57;
	mov.b32 	%r62, %f12;
	// begin inline asm
	div.full.f32 %r60, %r52, %r62;
	// end inline asm
	mov.b32 	%f76, %r60;
	.loc	1 46 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:46:19
	mul.f32 	%f77, %f48, %f73;
	mul.f32 	%f78, %f46, %f74;
	mul.f32 	%f79, %f44, %f75;
	mul.f32 	%f80, %f42, %f76;
	mul.f32 	%f81, %f40, %f73;
	mul.f32 	%f82, %f38, %f74;
	mul.f32 	%f83, %f36, %f75;
	mul.f32 	%f84, %f34, %f76;
	mul.f32 	%f85, %f32, %f73;
	mul.f32 	%f86, %f30, %f74;
	mul.f32 	%f87, %f28, %f75;
	mul.f32 	%f88, %f26, %f76;
	mul.f32 	%f89, %f24, %f73;
	mul.f32 	%f90, %f21, %f74;
	mul.f32 	%f91, %f18, %f75;
	mul.f32 	%f92, %f15, %f76;
	.loc	1 48 20                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:48:20
	fma.rn.f32 	%f93, %f77, %f56, %f52;
	fma.rn.f32 	%f94, %f78, %f55, %f51;
	fma.rn.f32 	%f95, %f79, %f54, %f50;
	fma.rn.f32 	%f96, %f80, %f53, %f49;
	fma.rn.f32 	%f97, %f81, %f56, %f52;
	fma.rn.f32 	%f98, %f82, %f55, %f51;
	fma.rn.f32 	%f99, %f83, %f54, %f50;
	fma.rn.f32 	%f100, %f84, %f53, %f49;
	fma.rn.f32 	%f101, %f85, %f56, %f52;
	fma.rn.f32 	%f102, %f86, %f55, %f51;
	fma.rn.f32 	%f103, %f87, %f54, %f50;
	fma.rn.f32 	%f104, %f88, %f53, %f49;
	fma.rn.f32 	%f105, %f89, %f56, %f52;
	fma.rn.f32 	%f106, %f90, %f55, %f51;
	fma.rn.f32 	%f107, %f91, %f54, %f50;
	fma.rn.f32 	%f108, %f92, %f53, %f49;
	.loc	1 49 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:49:19
	add.f32 	%f109, %f93, %f72;
	add.f32 	%f110, %f94, %f71;
	add.f32 	%f111, %f95, %f70;
	add.f32 	%f112, %f96, %f69;
	add.f32 	%f113, %f97, %f68;
	add.f32 	%f114, %f98, %f67;
	add.f32 	%f115, %f99, %f66;
	add.f32 	%f116, %f100, %f65;
	add.f32 	%f117, %f101, %f64;
	add.f32 	%f118, %f102, %f63;
	add.f32 	%f119, %f103, %f62;
	add.f32 	%f120, %f104, %f61;
	add.f32 	%f121, %f105, %f60;
	add.f32 	%f122, %f106, %f59;
	add.f32 	%f123, %f107, %f58;
	add.f32 	%f124, %f108, %f57;
	.loc	1 50 34                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:34
	shl.b32 	%r144, %r143, 8;
	shl.b32 	%r145, %r142, 8;
	shl.b32 	%r146, %r141, 8;
	shl.b32 	%r147, %r140, 8;
	.loc	1 50 45                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:45
	shl.b32 	%r148, %r137, 8;
	and.b32  	%r149, %r148, -65536;
	.loc	1 50 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:30
	add.s32 	%r150, %r149, %r139;
	.loc	1 50 39                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:39
	add.s32 	%r151, %r150, %r144;
	add.s32 	%r152, %r150, %r145;
	add.s32 	%r153, %r150, %r146;
	add.s32 	%r154, %r150, %r147;
	.loc	1 50 25                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:25
	mul.wide.s32 	%rd29, %r151, 4;
	add.s64 	%rd13, %rd23, %rd29;
	mul.wide.s32 	%rd30, %r152, 4;
	add.s64 	%rd14, %rd23, %rd30;
	mul.wide.s32 	%rd31, %r153, 4;
	add.s64 	%rd15, %rd23, %rd31;
	mul.wide.s32 	%rd32, %r154, 4;
	add.s64 	%rd16, %rd23, %rd32;
	.loc	1 50 57                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:57
	shl.b32 	%r155, %r112, 8;
	and.b32  	%r156, %r155, 3840;
	or.b32  	%r157, %r156, %r114;
	and.b32  	%r158, %r118, 1020;
	shr.u32 	%r159, %r156, 2;
	mov.u32 	%r160, global_smem;
	add.s32 	%r161, %r160, %r159;
	shl.b32 	%r162, %r157, 2;
	add.s32 	%r63, %r161, %r162;
	mov.b32 	%r64, %f109;
	mov.pred 	%p13, -1;
	// begin inline asm
	@%p13 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	or.b32  	%r163, %r156, 64;
	shr.u32 	%r164, %r163, 2;
	add.s32 	%r165, %r160, %r164;
	add.s32 	%r166, %r165, %r162;
	add.s32 	%r65, %r166, 256;
	mov.b32 	%r66, %f110;
	// begin inline asm
	@%p13 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	or.b32  	%r167, %r156, 128;
	shr.u32 	%r168, %r167, 2;
	add.s32 	%r169, %r160, %r168;
	add.s32 	%r170, %r169, %r162;
	add.s32 	%r67, %r170, 512;
	mov.b32 	%r68, %f111;
	// begin inline asm
	@%p13 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	or.b32  	%r171, %r156, 192;
	shr.u32 	%r172, %r171, 2;
	add.s32 	%r173, %r160, %r172;
	add.s32 	%r174, %r173, %r162;
	add.s32 	%r69, %r174, 768;
	mov.b32 	%r70, %f112;
	// begin inline asm
	@%p13 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r63, 64;
	mov.b32 	%r72, %f113;
	// begin inline asm
	@%p13 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r166, 320;
	mov.b32 	%r74, %f114;
	// begin inline asm
	@%p13 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r170, 576;
	mov.b32 	%r76, %f115;
	// begin inline asm
	@%p13 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r174, 832;
	mov.b32 	%r78, %f116;
	// begin inline asm
	@%p13 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r63, 128;
	mov.b32 	%r80, %f117;
	// begin inline asm
	@%p13 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	add.s32 	%r81, %r166, 384;
	mov.b32 	%r82, %f118;
	// begin inline asm
	@%p13 st.shared.b32 [ %r81 + 0 ], %r82;
	// end inline asm
	add.s32 	%r83, %r170, 640;
	mov.b32 	%r84, %f119;
	// begin inline asm
	@%p13 st.shared.b32 [ %r83 + 0 ], %r84;
	// end inline asm
	add.s32 	%r85, %r174, 896;
	mov.b32 	%r86, %f120;
	// begin inline asm
	@%p13 st.shared.b32 [ %r85 + 0 ], %r86;
	// end inline asm
	add.s32 	%r87, %r63, 192;
	mov.b32 	%r88, %f121;
	// begin inline asm
	@%p13 st.shared.b32 [ %r87 + 0 ], %r88;
	// end inline asm
	add.s32 	%r89, %r166, 448;
	mov.b32 	%r90, %f122;
	// begin inline asm
	@%p13 st.shared.b32 [ %r89 + 0 ], %r90;
	// end inline asm
	add.s32 	%r91, %r170, 704;
	mov.b32 	%r92, %f123;
	// begin inline asm
	@%p13 st.shared.b32 [ %r91 + 0 ], %r92;
	// end inline asm
	add.s32 	%r93, %r174, 960;
	mov.b32 	%r94, %f124;
	// begin inline asm
	@%p13 st.shared.b32 [ %r93 + 0 ], %r94;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r175, %r112, 240;
	add.s32 	%r176, %r160, %r175;
	shl.b32 	%r177, %r158, 2;
	add.s32 	%r178, %r176, %r177;
	or.b32  	%r179, %r158, 1024;
	shr.u32 	%r180, %r179, 2;
	and.b32  	%r181, %r180, 496;
	add.s32 	%r182, %r160, %r181;
	add.s32 	%r183, %r182, %r177;
	ld.shared.v4.u32 	{%r99, %r100, %r101, %r102}, [%r183+4096];
	or.b32  	%r184, %r158, 2048;
	shr.u32 	%r185, %r184, 2;
	and.b32  	%r186, %r185, 752;
	add.s32 	%r187, %r160, %r186;
	add.s32 	%r188, %r187, %r177;
	ld.shared.v4.u32 	{%r103, %r104, %r105, %r106}, [%r188+8192];
	or.b32  	%r189, %r158, 3072;
	shr.u32 	%r190, %r189, 2;
	and.b32  	%r191, %r190, 1008;
	add.s32 	%r192, %r160, %r191;
	add.s32 	%r193, %r192, %r177;
	ld.shared.v4.u32 	{%r107, %r108, %r109, %r110}, [%r193+12288];
	ld.shared.v4.u32 	{%r95, %r96, %r97, %r98}, [%r178];
	// begin inline asm
	@%p29 st.global.v4.b32 [ %rd13 + 0 ], { %r95, %r96, %r97, %r98 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.v4.b32 [ %rd14 + 0 ], { %r99, %r100, %r101, %r102 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.v4.b32 [ %rd15 + 0 ], { %r103, %r104, %r105, %r106 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.v4.b32 [ %rd16 + 0 ], { %r107, %r108, %r109, %r110 };
	// end inline asm
	.loc	1 50 4                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4f/c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 102
.b8 114
.b8 120
.b8 115
.b8 101
.b8 121
.b8 52
.b8 105
.b8 119
.b8 106
.b8 114
.b8 53
.b8 116
.b8 114
.b8 113
.b8 115
.b8 54
.b8 104
.b8 107
.b8 55
.b8 50
.b8 114
.b8 54
.b8 55
.b8 55
.b8 106
.b8 101
.b8 99
.b8 52
.b8 98
.b8 102
.b8 99
.b8 108
.b8 120
.b8 101
.b8 110
.b8 55
.b8 97
.b8 97
.b8 111
.b8 102
.b8 122
.b8 110
.b8 118
.b8 97
.b8 106
.b8 53
.b8 120
.b8 118
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
