cocci_test_suite() {
	const struct nv50_disp_mthd_list cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 59 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 43 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 42 */;
	union {
		struct nv50_disp_core_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 39 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 34 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 33 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 228 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 228 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 227 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 227 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 227 */;
	const struct nv50_disp_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 217 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 184 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 170 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 169 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 167 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 166 */;
	const struct nv50_disp_chan_mthd cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/corenv50.c 151 */;
}
