
---------- Begin Simulation Statistics ----------
final_tick                               112946212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711432                       # Number of bytes of host memory used
host_op_rate                                   339120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   321.83                       # Real time elapsed on the host
host_tick_rate                              350948424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112946                       # Number of seconds simulated
sim_ticks                                112946212000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.965242                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062656                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8672764                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88895                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15820578                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263286                       # Number of indirect misses.
system.cpu.branchPred.lookups                19660906                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050627                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.129462                       # CPI: cycles per instruction
system.cpu.discardedOps                        431528                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49069414                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17517697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083481                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4513928                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.885377                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        112946212                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       108432284                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        66425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          855                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       118213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       238181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            941                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65956                       # Transaction distribution
system.membus.trans_dist::CleanEvict              464                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69874                       # Transaction distribution
system.membus.trans_dist::ReadExResp            69874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       233502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 233502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4783904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4783904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83541                       # Request fanout histogram
system.membus.respLayer1.occupancy          280318750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           281873000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             43979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       167517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          360                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1097                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42882                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       355598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                358152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7053920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7100544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67296                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2110592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           187267                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185468     99.04%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1794      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             187267                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          340102000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         237750997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2194000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36139                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 288                       # number of overall hits
system.l2.overall_hits::.cpu.data               36139                       # number of overall hits
system.l2.overall_hits::total                   36427                       # number of overall hits
system.l2.demand_misses::.cpu.inst                809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              82735                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83544                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               809                       # number of overall misses
system.l2.overall_misses::.cpu.data             82735                       # number of overall misses
system.l2.overall_misses::total                 83544                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8418742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8496495000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8418742000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8496495000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           118874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               119971                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          118874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              119971                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.737466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.695989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.696368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.737466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.695989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.696368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96110.012361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101755.508551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101700.840276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96110.012361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101755.508551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101700.840276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65956                       # number of writebacks
system.l2.writebacks::total                     65956                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         82732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83541                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        82732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83541                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6763845000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6825418000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6763845000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6825418000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.737466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.695964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.737466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.695964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.696343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76110.012361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81756.091960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81701.416071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76110.012361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81756.091960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81701.416071                       # average overall mshr miss latency
system.l2.replacements                          67296                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       101561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       101561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          360                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              360                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          360                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          360                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           69874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7045776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7045776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.919492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100835.446661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100835.446661                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        69874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5648296000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5648296000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.919492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.919492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80835.446661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80835.446661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.737466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.737466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96110.012361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96110.012361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.737466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.737466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76110.012361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76110.012361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1372966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1372966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.299916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106754.218179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106754.218179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1115549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1115549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.299846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.299846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86759.138280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86759.138280                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15889.870128                       # Cycle average of tags in use
system.l2.tags.total_refs                      237258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.835301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.052664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.996923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15839.820541                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11849                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    558332                       # Number of tag accesses
system.l2.tags.data_accesses                   558332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2647424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2673312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2110592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2110592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           82732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            229206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23439688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23668895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       229206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           229206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18686700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18686700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18686700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           229206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23439688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42355595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     82722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003020076500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2510                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2510                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              260762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65956                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21247                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    969015000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  417655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2535221250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11600.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30350.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    54518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 83541                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                65956                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.159487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.926135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.817365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13358     34.37%     34.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16459     42.35%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3487      8.97%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1848      4.76%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1706      4.39%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          502      1.29%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          394      1.01%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.01%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          716      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38862                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.278884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.447991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.526691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2505     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2510                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.805976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.787966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              352     14.02%     14.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.20%     14.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1931     76.93%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              222      8.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2510                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5345984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2860352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2673312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2110592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  112944009000                       # Total gap between requests
system.mem_ctrls.avgGap                     755493.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2647104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1430176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 229206.447401706566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23436855.058051880449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12662452.105963500217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        82732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20076750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2515144500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2605809672750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24816.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30401.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39508303.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133075320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70716030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           289791180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113352300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8915353200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28687600110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19213366560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57423254700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.412400                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  49672431000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3771300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59502481000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            144427920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76765260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           306620160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          119945160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8915353200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29590040640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18453416640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57606568980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.035423                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47682423500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3771300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61492488500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29774165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29774165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29774165                       # number of overall hits
system.cpu.icache.overall_hits::total        29774165                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1097                       # number of overall misses
system.cpu.icache.overall_misses::total          1097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89304000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89304000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89304000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89304000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29775262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29775262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29775262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29775262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81407.474932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81407.474932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81407.474932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81407.474932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.icache.writebacks::total               360                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87110000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87110000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79407.474932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79407.474932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79407.474932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79407.474932                       # average overall mshr miss latency
system.cpu.icache.replacements                    360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29774165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29774165                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29775262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29775262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81407.474932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81407.474932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79407.474932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79407.474932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           735.626106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29775262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27142.444850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   735.626106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.359192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.359192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          735                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.359863                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29776359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29776359                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35915652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35915652                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35918707                       # number of overall hits
system.cpu.dcache.overall_hits::total        35918707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       152874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         152874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       152948                       # number of overall misses
system.cpu.dcache.overall_misses::total        152948                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11482633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11482633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11482633000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11482633000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36068526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36068526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36071655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36071655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75111.745621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75111.745621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75075.404713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75075.404713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       101561                       # number of writebacks
system.cpu.dcache.writebacks::total            101561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34074                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34074                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       118874                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118874                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9570274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9570274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9574038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9574038000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003295                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80557.861953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80557.861953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80539.377829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80539.377829                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21702860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21702860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        55870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         55870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2628127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2628127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21758730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21758730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47040.039377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47040.039377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2151779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2151779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50251.728164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50251.728164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        97004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        97004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8854506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8854506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14309796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14309796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91279.802895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91279.802895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        21024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7418495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7418495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97637.470387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97637.470387                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3055                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3055                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.023650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.023650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           74                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           74                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3764000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3764000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.023650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.023650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 50864.864865                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50864.864865                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.416606                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36208801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            118874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            304.598154                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.416606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          489                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36361749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36361749                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112946212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
