#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic)                       1.239     2.515
data arrival time                                                                                                                   2.515

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.515
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.533


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic)                       1.227     2.503
data arrival time                                                                                                                    2.503

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.503
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.521


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[44] (matmul_4x4_systolic)                       1.026     2.303
data arrival time                                                                                                                    2.303

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.303
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.320


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic)                       0.963     2.240
data arrival time                                                                                                                    2.240

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.240
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.257


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic)                       0.956     2.232
data arrival time                                                                                                                    2.232

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.232
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.250


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic)                       0.934     2.211
data arrival time                                                                                                                    2.211

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.211
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.228


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[61] (matmul_4x4_systolic)                       0.910     2.186
data arrival time                                                                                                                    2.186

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.186
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.204


#Path 8
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[9] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[9] (matmul_4x4_systolic)                       0.855     2.132
data arrival time                                                                                                                   2.132

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.132
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.149


#Path 9
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic)                       0.835     2.112
data arrival time                                                                                                                    2.112

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.112
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.129


#Path 10
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[56] (matmul_4x4_systolic)                       0.823     2.100
data arrival time                                                                                                                    2.100

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.100
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.117


#Path 11
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic)                       0.823     2.099
data arrival time                                                                                                                    2.099

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.099
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.117


#Path 12
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[19] (matmul_4x4_systolic)                       0.822     2.099
data arrival time                                                                                                                    2.099

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.099
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.116


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic)                       0.821     2.097
data arrival time                                                                                                                    2.097

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.097
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.115


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[0] (matmul_4x4_systolic)                       0.820     2.097
data arrival time                                                                                                                   2.097

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.097
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.114


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[42] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[42] (matmul_4x4_systolic)                       0.819     2.095
data arrival time                                                                                                                    2.095

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.095
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.113


#Path 16
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[20] (matmul_4x4_systolic)                       0.818     2.094
data arrival time                                                                                                                    2.094

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.094
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.112


#Path 17
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic)                       0.817     2.093
data arrival time                                                                                                                    2.093

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.093
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.111


#Path 18
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic)                       0.816     2.092
data arrival time                                                                                                                    2.092

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.092
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.110


#Path 19
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[41] (matmul_4x4_systolic)                       0.814     2.090
data arrival time                                                                                                                    2.090

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.090
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.108


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[43] (matmul_4x4_systolic)                       0.813     2.090
data arrival time                                                                                                                    2.090

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.090
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.107


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[30] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[30] (matmul_4x4_systolic)                       0.812     2.089
data arrival time                                                                                                                    2.089

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.089
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.106


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       0.809     2.085
data arrival time                                                                                                                   2.085

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.085
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.103


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[1] (matmul_4x4_systolic)                       0.808     2.085
data arrival time                                                                                                                   2.085

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.085
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.102


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic)                       0.807     2.083
data arrival time                                                                                                                   2.083

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.083
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.101


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[60] (matmul_4x4_systolic)                       0.800     2.077
data arrival time                                                                                                                    2.077

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.077
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.094


#Path 26
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[16] (matmul_4x4_systolic)                       0.800     2.076
data arrival time                                                                                                                    2.076

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.076
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.094


#Path 27
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic)                       0.799     2.076
data arrival time                                                                                                                    2.076

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.076
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.093


#Path 28
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic)                       0.796     2.072
data arrival time                                                                                                                    2.072

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.072
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.090


#Path 29
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[51] (matmul_4x4_systolic)                       0.795     2.071
data arrival time                                                                                                                    2.071

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.071
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.089


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                         0.812     2.088
data arrival time                                                                                                                   2.088

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.088
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.088


#Path 31
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                         0.809     2.086
data arrival time                                                                                                                    2.086

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.086
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.086


#Path 32
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                         0.806     2.083
data arrival time                                                                                                                    2.083

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.083
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.083


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                         0.805     2.082
data arrival time                                                                                                                   2.082

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.082
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.082


#Path 34
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic)                       0.787     2.064
data arrival time                                                                                                                    2.064

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.064
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.081


#Path 35
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                         0.804     2.081
data arrival time                                                                                                                    2.081

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.081
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.081


#Path 36
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[39] (matmul_4x4_systolic)                       0.779     2.056
data arrival time                                                                                                                    2.056

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.056
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.073


#Path 37
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                         0.794     2.070
data arrival time                                                                                                                   2.070

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.070
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.070


#Path 38
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[12] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[12] (matmul_4x4_systolic)                       0.774     2.050
data arrival time                                                                                                                    2.050

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.050
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.068


#Path 39
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                         0.790     2.067
data arrival time                                                                                                                    2.067

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.067
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.067


#Path 40
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       0.770     2.047
data arrival time                                                                                                                    2.047

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.047
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.064


#Path 41
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       0.769     2.045
data arrival time                                                                                                                    2.045

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.045
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.063


#Path 42
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                         0.786     2.062
data arrival time                                                                                                                    2.062

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.062
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.062


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                         0.783     2.060
data arrival time                                                                                                                    2.060

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.060
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.060


#Path 44
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       0.763     2.039
data arrival time                                                                                                                    2.039

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.039
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.057


#Path 45
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                         0.766     2.043
data arrival time                                                                                                                    2.043

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.043
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.043


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                         0.752     2.029
data arrival time                                                                                                                    2.029

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.029
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.029


#Path 47
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[6] (matmul_4x4_systolic)                       0.733     2.010
data arrival time                                                                                                                   2.010

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.010
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.027


#Path 48
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[48] (matmul_4x4_systolic)                       0.730     2.006
data arrival time                                                                                                                    2.006

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.006
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.024


#Path 49
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[55] (matmul_4x4_systolic)                       0.728     2.004
data arrival time                                                                                                                    2.004

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.004
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.022


#Path 50
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                         0.745     2.021
data arrival time                                                                                                                    2.021

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.021
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.021


#Path 51
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic)                       0.711     1.987
data arrival time                                                                                                                    1.987

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.987
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.005


#Path 52
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[35] (matmul_4x4_systolic)                       0.708     1.985
data arrival time                                                                                                                    1.985

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.985
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.002


#Path 53
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                         0.725     2.001
data arrival time                                                                                                                    2.001

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.001
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.001


#Path 54
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[17] (matmul_4x4_systolic)                       0.685     1.962
data arrival time                                                                                                                    1.962

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.962
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.979


#Path 55
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[3] (matmul_4x4_systolic)                       0.683     1.960
data arrival time                                                                                                                   1.960

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.960
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.977


#Path 56
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic)                       0.683     1.959
data arrival time                                                                                                                    1.959

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.959
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.977


#Path 57
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[14] (matmul_4x4_systolic)                       0.682     1.959
data arrival time                                                                                                                    1.959

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.959
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.976


#Path 58
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[0] (matmul_4x4_systolic)                       0.682     1.958
data arrival time                                                                                                                   1.958

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.958
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.976


#Path 59
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic)                       0.681     1.957
data arrival time                                                                                                                    1.957

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.957
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.975


#Path 60
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       0.681     1.957
data arrival time                                                                                                                    1.957

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.957
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.975


#Path 61
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic)                       0.680     1.956
data arrival time                                                                                                                    1.956

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.956
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.974


#Path 62
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic)                       0.680     1.956
data arrival time                                                                                                                    1.956

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.956
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.974


#Path 63
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[10] (matmul_4x4_systolic)                       0.680     1.956
data arrival time                                                                                                                    1.956

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.956
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.974


#Path 64
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic)                       0.680     1.956
data arrival time                                                                                                                    1.956

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.956
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.974


#Path 65
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic)                       0.679     1.955
data arrival time                                                                                                                   1.955

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.955
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.973


#Path 66
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[53] (matmul_4x4_systolic)                       0.679     1.955
data arrival time                                                                                                                    1.955

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.955
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.973


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[4] (matmul_4x4_systolic)                       0.679     1.955
data arrival time                                                                                                                   1.955

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.955
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.973


#Path 68
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic)                       0.678     1.954
data arrival time                                                                                                                    1.954

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.954
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.972


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[48] (matmul_4x4_systolic)                       0.678     1.954
data arrival time                                                                                                                    1.954

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.954
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.972


#Path 70
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic)                       0.677     1.953
data arrival time                                                                                                                    1.953

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.953
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.971


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic)                       0.677     1.953
data arrival time                                                                                                                   1.953

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.953
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.971


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic)                       0.677     1.953
data arrival time                                                                                                                   1.953

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.953
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.971


#Path 73
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic)                       0.677     1.953
data arrival time                                                                                                                   1.953

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.953
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.971


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[50] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[50] (matmul_4x4_systolic)                       0.676     1.953
data arrival time                                                                                                                    1.953

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.953
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.970


#Path 75
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[29] (matmul_4x4_systolic)                       0.676     1.952
data arrival time                                                                                                                    1.952

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.952
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.970


#Path 76
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[37] (matmul_4x4_systolic)                       0.676     1.952
data arrival time                                                                                                                    1.952

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.952
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.970


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[28] (matmul_4x4_systolic)                       0.676     1.952
data arrival time                                                                                                                    1.952

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.952
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.970


#Path 78
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic)                       0.676     1.952
data arrival time                                                                                                                    1.952

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.952
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.970


#Path 79
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic)                       0.676     1.952
data arrival time                                                                                                                   1.952

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.952
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.970


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       0.675     1.951
data arrival time                                                                                                                   1.951

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.951
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.969


#Path 81
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic)                       0.674     1.951
data arrival time                                                                                                                    1.951

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.951
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 82
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic)                       0.674     1.951
data arrival time                                                                                                                    1.951

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.951
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 83
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic)                       0.674     1.951
data arrival time                                                                                                                    1.951

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.951
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 84
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[23] (matmul_4x4_systolic)                       0.674     1.951
data arrival time                                                                                                                    1.951

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.951
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 85
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[24] (matmul_4x4_systolic)                       0.674     1.950
data arrival time                                                                                                                    1.950

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.950
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 86
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[41] (matmul_4x4_systolic)                       0.674     1.950
data arrival time                                                                                                                    1.950

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.950
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic)                       0.674     1.950
data arrival time                                                                                                                    1.950

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.950
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.968


#Path 88
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[12] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[12] (matmul_4x4_systolic)                       0.673     1.950
data arrival time                                                                                                                    1.950

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.950
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.967


#Path 89
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[19] (matmul_4x4_systolic)                       0.673     1.950
data arrival time                                                                                                                    1.950

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.950
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.967


#Path 90
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic)                       0.672     1.949
data arrival time                                                                                                                   1.949

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.949
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.966


#Path 91
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       0.672     1.949
data arrival time                                                                                                                    1.949

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.949
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.966


#Path 92
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic)                       0.671     1.948
data arrival time                                                                                                                   1.948

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.948
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.965


#Path 93
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic)                       0.671     1.947
data arrival time                                                                                                                    1.947

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.947
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.965


#Path 94
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[6] (matmul_4x4_systolic)                       0.670     1.946
data arrival time                                                                                                                   1.946

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.946
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.964


#Path 95
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.669     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.963


#Path 96
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[40] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[40] (matmul_4x4_systolic)                       0.669     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.963


#Path 97
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       0.669     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.963


#Path 98
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[18] (matmul_4x4_systolic)                       0.659     1.935
data arrival time                                                                                                                    1.935

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.935
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.953


#Path 99
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic)                       0.656     1.932
data arrival time                                                                                                                    1.932

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.932
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.950


#Path 100
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                         0.671     1.947
data arrival time                                                                                                                    1.947

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.947
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.947


#End of timing report
