TimeQuest Timing Analyzer report for Laba3_3oper
Fri Dec 24 16:27:14 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'clk_25mhz'
 14. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 15. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 17. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clk_25mhz'
 19. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 20. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'
 21. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 22. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 23. Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'
 24. Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 26. Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 27. Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'
 28. Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Slow 1200mV 85C Model Metastability Report
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 49. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
 50. Slow 1200mV 0C Model Setup: 'clk_25mhz'
 51. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 52. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 54. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'clk_25mhz'
 56. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 57. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
 58. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 59. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 60. Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
 61. Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 63. Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 64. Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
 65. Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Propagation Delay
 77. Minimum Propagation Delay
 78. Slow 1200mV 0C Model Metastability Report
 79. Fast 1200mV 0C Model Setup Summary
 80. Fast 1200mV 0C Model Hold Summary
 81. Fast 1200mV 0C Model Recovery Summary
 82. Fast 1200mV 0C Model Removal Summary
 83. Fast 1200mV 0C Model Minimum Pulse Width Summary
 84. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 85. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
 86. Fast 1200mV 0C Model Setup: 'clk_25mhz'
 87. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 89. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 90. Fast 1200mV 0C Model Hold: 'clk_25mhz'
 91. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
 93. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
 94. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 95. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 96. Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
 97. Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
 99. Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
100. Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
101. Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Propagation Delay
113. Minimum Propagation Delay
114. Fast 1200mV 0C Model Metastability Report
115. Multicorner Timing Analysis Summary
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Progagation Delay
121. Minimum Progagation Delay
122. Board Trace Model Assignments
123. Input Transition Times
124. Slow Corner Signal Integrity Metrics
125. Fast Corner Signal Integrity Metrics
126. Setup Transfers
127. Hold Transfers
128. Recovery Transfers
129. Removal Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Laba3_3oper                                                    ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] }        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] }        ;
; USBBridge:isntx|USBRDn                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|USBRDn }                            ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|Z_ALTERA_SYNTHESIZED }              ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 69.49 MHz  ; 69.49 MHz       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 170.71 MHz ; 170.71 MHz      ; USBBridge:isntx|USBRDn                            ;                                                ;
; 455.58 MHz ; 402.09 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -5.755 ; -5.755        ;
; USBBridge:isntx|USBRDn                            ; -4.858 ; -451.306      ;
; clk_25mhz                                         ; -2.238 ; -28.226       ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.493 ; -40.293       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.363 ; -28.465       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -1.195 ; -5.687        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.117 ; -40.073       ;
; clk_25mhz                                         ; -0.693 ; -8.325        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -0.360 ; -2.160        ;
; USBBridge:isntx|USBRDn                            ; -0.056 ; -0.136        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.834  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 2.645  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -2.826 ; -4.373        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.892 ; -7.138        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 0.446  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -0.377 ; -0.377        ;
; USBBridge:isntx|USBRDn                            ; 1.226  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.301  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.492      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -1.487  ; -8.922        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.667  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.689 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.755 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 4.297      ;
; -5.272 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 3.814      ;
; -5.128 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.424     ; 3.635      ;
; -4.959 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 3.498      ;
; -4.951 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 3.493      ;
; -4.701 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 3.243      ;
; -4.663 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 3.205      ;
; -4.492 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -1.184     ; 4.309      ;
; -4.422 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 2.964      ;
; -4.409 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.948      ;
; -4.400 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.389     ; 2.942      ;
; -4.390 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.929      ;
; -4.258 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.797      ;
; -4.066 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.605      ;
; -4.019 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.558      ;
; -3.901 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.440      ;
; -3.688 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.392     ; 2.227      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.858 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.814      ;
; -4.846 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.802      ;
; -4.832 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.788      ;
; -4.829 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.785      ;
; -4.800 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.459      ;
; -4.679 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.635      ;
; -4.676 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.600      ;
; -4.676 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.600      ;
; -4.676 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.600      ;
; -4.676 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.600      ;
; -4.601 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.524      ;
; -4.601 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.524      ;
; -4.601 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.524      ;
; -4.601 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.524      ;
; -4.580 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.045     ; 3.536      ;
; -4.533 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.192      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.529 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.420      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.524 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.430      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.510 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.416      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.507 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.413      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.505 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.396      ;
; -4.503 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.097     ; 5.407      ;
; -4.501 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.160      ;
; -4.487 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.146      ;
; -4.484 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.143      ;
; -4.478 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.402      ;
; -4.478 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.402      ;
; -4.478 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.402      ;
; -4.478 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.402      ;
; -4.462 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.342     ; 4.121      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.446 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.112     ; 5.335      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.326      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.326      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.326      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.326      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.292      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.379 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.095     ; 5.285      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
; -4.377 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.110     ; 5.268      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25mhz'                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.238 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.272      ; 3.501      ;
; -2.238 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.272      ; 3.501      ;
; -2.238 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.272      ; 3.501      ;
; -2.205 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.295      ; 3.491      ;
; -2.205 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.295      ; 3.491      ;
; -2.172 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.296      ; 3.459      ;
; -2.171 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.282      ; 3.444      ;
; -2.136 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.275      ; 3.402      ;
; -2.136 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.275      ; 3.402      ;
; -2.136 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.275      ; 3.402      ;
; -2.117 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.295      ; 3.403      ;
; -2.117 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.295      ; 3.403      ;
; -2.117 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.295      ; 3.403      ;
; -2.064 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.938     ; 2.117      ;
; -2.038 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.941     ; 2.088      ;
; -1.997 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.918     ; 2.070      ;
; -1.992 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.926     ; 2.057      ;
; -1.977 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.941     ; 2.027      ;
; -1.912 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.903     ; 2.000      ;
; -1.879 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.938     ; 1.932      ;
; -1.871 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.903     ; 1.959      ;
; -1.748 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.923     ; 1.816      ;
; -1.572 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.916     ; 1.647      ;
; -1.437 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.902     ; 1.526      ;
; -1.072 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.004      ; 3.067      ;
; -1.072 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.004      ; 3.067      ;
; -1.072 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.004      ; 3.067      ;
; -1.039 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.027      ; 3.057      ;
; -1.039 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.027      ; 3.057      ;
; -1.010 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.903     ; 1.098      ;
; -1.006 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.028      ; 3.025      ;
; -1.005 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.014      ; 3.010      ;
; -0.970 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.007      ; 2.968      ;
; -0.970 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.007      ; 2.968      ;
; -0.970 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.007      ; 2.968      ;
; -0.951 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.027      ; 2.969      ;
; -0.951 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.027      ; 2.969      ;
; -0.951 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 1.027      ; 2.969      ;
; -0.949 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.903     ; 1.037      ;
; 19.863 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.109      ; 6.167      ;
; 19.863 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.109      ; 6.167      ;
; 19.863 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.109      ; 6.167      ;
; 19.904 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.132      ; 6.149      ;
; 19.904 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.132      ; 6.149      ;
; 19.926 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.119      ; 6.114      ;
; 19.942 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.133      ; 6.112      ;
; 19.963 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.112      ; 6.070      ;
; 19.963 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.112      ; 6.070      ;
; 19.963 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.112      ; 6.070      ;
; 19.976 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.132      ; 6.077      ;
; 19.976 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.132      ; 6.077      ;
; 19.976 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.132      ; 6.077      ;
; 39.686 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.109      ; 6.344      ;
; 39.686 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.109      ; 6.344      ;
; 39.686 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.109      ; 6.344      ;
; 39.719 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.132      ; 6.334      ;
; 39.719 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.132      ; 6.334      ;
; 39.752 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.133      ; 6.302      ;
; 39.753 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.119      ; 6.287      ;
; 39.788 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.112      ; 6.245      ;
; 39.788 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.112      ; 6.245      ;
; 39.788 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.112      ; 6.245      ;
; 39.807 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.132      ; 6.246      ;
; 39.807 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.132      ; 6.246      ;
; 39.807 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.132      ; 6.246      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.493 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.289      ;
; -1.459 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.255      ;
; -1.455 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.251      ;
; -1.453 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.249      ;
; -1.452 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.248      ;
; -1.312 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.641     ; 1.092      ;
; -1.312 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.640     ; 1.093      ;
; -1.312 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.640     ; 1.093      ;
; -1.310 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.641     ; 1.090      ;
; -1.298 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.094      ;
; -1.297 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.093      ;
; -1.297 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.093      ;
; -1.297 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.093      ;
; -1.296 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.092      ;
; -1.295 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.091      ;
; -1.295 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.091      ;
; -1.295 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.091      ;
; -1.295 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.623     ; 1.093      ;
; -1.294 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 1.090      ;
; -1.294 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.623     ; 1.092      ;
; -1.293 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.623     ; 1.091      ;
; -1.293 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.623     ; 1.091      ;
; -1.103 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.640     ; 0.884      ;
; -1.101 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.641     ; 0.881      ;
; -1.088 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.884      ;
; -1.087 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.883      ;
; -1.087 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.883      ;
; -1.087 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.883      ;
; -1.086 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.882      ;
; -1.086 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.623     ; 0.884      ;
; -1.086 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.882      ;
; -1.085 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.625     ; 0.881      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.363 ; USBBridge:isntx|DOStrobes[0]                                ; inst7                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 2.060      ;
; -1.362 ; USBBridge:isntx|DOStrobes[0]                                ; inst6                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 2.059      ;
; -1.255 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.979      ;
; -1.208 ; USBBridge:isntx|DOStrobes[0]                                ; inst5                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.905      ;
; -1.164 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.254     ; 1.851      ;
; -0.878 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.231     ; 1.588      ;
; -0.839 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.533      ;
; -0.805 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.249     ; 1.497      ;
; -0.764 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.249     ; 1.456      ;
; -0.751 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.240     ; 1.452      ;
; -0.712 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.410      ;
; -0.707 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.431      ;
; -0.705 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.429      ;
; -0.697 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.395      ;
; -0.697 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.421      ;
; -0.696 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.394      ;
; -0.693 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.417      ;
; -0.684 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.382      ;
; -0.676 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.400      ;
; -0.665 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.389      ;
; -0.654 ; USBBridge:isntx|DOStrobes[2]                                ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 1.289      ;
; -0.649 ; USBBridge:isntx|DOStrobes[3]                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.286     ; 1.304      ;
; -0.587 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.285      ;
; -0.565 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.263      ;
; -0.529 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.226      ;
; -0.467 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 1.191      ;
; -0.421 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.119      ;
; -0.419 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.117      ;
; -0.394 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.091      ;
; -0.381 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.246     ; 1.076      ;
; -0.378 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.246     ; 1.073      ;
; -0.367 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.064      ;
; -0.365 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.062      ;
; -0.360 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.056      ;
; -0.359 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.056      ;
; -0.358 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.054      ;
; -0.353 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.050      ;
; -0.352 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.050      ;
; -0.350 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.046      ;
; -0.349 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.045      ;
; -0.349 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.047      ;
; -0.345 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.041      ;
; -0.342 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 1.039      ;
; -0.341 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.039      ;
; -0.341 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.039      ;
; -0.209 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 4.220      ;
; -0.131 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 4.142      ;
; -0.130 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 4.141      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 4.100      ;
; -0.098 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 4.109      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 4.084      ;
; 0.027  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.945      ;
; 0.028  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.944      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.068  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.283      ; 3.927      ;
; 0.072  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.900      ;
; 0.077  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.228      ; 3.853      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.882      ;
; 0.100  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.228      ; 3.830      ;
; 0.104  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.282      ; 3.890      ;
; 0.110  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.901      ;
; 0.112  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.899      ;
; 0.116  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.895      ;
; 0.119  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.892      ;
; 0.120  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.852      ;
; 0.121  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.275      ; 3.856      ;
; 0.133  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.878      ;
; 0.149  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.275      ; 3.828      ;
; 0.154  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.857      ;
; 0.155  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.856      ;
; 0.159  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.852      ;
; 0.166  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.845      ;
; 0.170  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.841      ;
; 0.197  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.299      ; 3.814      ;
; 0.261  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.711      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.705      ;
; 0.308  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.270      ; 3.664      ;
; 0.327  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.299      ; 4.184      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.283      ; 4.108      ;
; 0.398  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.299      ; 4.113      ;
; 0.401  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.294      ; 3.595      ;
; 0.401  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.294      ; 3.595      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.195 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 2.115      ;
; -1.169 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 2.089      ;
; -1.139 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 2.059      ;
; -1.078 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.998      ;
; -1.050 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.970      ;
; -1.049 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.969      ;
; -1.023 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.943      ;
; -1.021 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.941      ;
; -0.993 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.913      ;
; -0.991 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.911      ;
; -0.934 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.854      ;
; -0.932 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.852      ;
; -0.909 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.829      ;
; -0.904 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.824      ;
; -0.903 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.823      ;
; -0.350 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.270      ;
; -0.348 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.268      ;
; -0.341 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.261      ;
; -0.324 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.244      ;
; -0.323 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 1.243      ;
; -0.001 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.081     ; 0.921      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.449  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.345      ; 4.658      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
; 0.601  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.345      ; 5.006      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.117 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.361      ;
; -1.054 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.424      ;
; -1.047 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.431      ;
; -1.039 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.439      ;
; -1.038 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.440      ;
; -1.037 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.441      ;
; -1.005 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.470      ;
; -0.989 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.506      ;
; -0.959 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.516      ;
; -0.955 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.520      ;
; -0.947 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.548      ;
; -0.923 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.572      ;
; -0.922 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.573      ;
; -0.920 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.575      ;
; -0.912 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.583      ;
; -0.888 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.915      ; 3.590      ;
; -0.887 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.608      ;
; -0.877 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.618      ;
; -0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.620      ;
; -0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.620      ;
; -0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.914      ; 3.602      ;
; -0.868 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.627      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.645      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.645      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.645      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.645      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.645      ;
; -0.796 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.873      ; 3.650      ;
; -0.791 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.907      ; 3.689      ;
; -0.777 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.907      ; 3.703      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.754 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.902      ; 3.711      ;
; -0.735 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.760      ;
; -0.732 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.763      ;
; -0.724 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.254      ;
; -0.700 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.795      ;
; -0.664 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.873      ; 3.782      ;
; -0.656 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.839      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.927      ; 3.861      ;
; -0.610 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.932      ; 3.885      ;
; -0.579 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.399      ;
; -0.573 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.405      ;
; -0.569 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.409      ;
; -0.567 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.411      ;
; -0.566 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.412      ;
; -0.495 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.500      ;
; -0.489 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.486      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.497      ;
; -0.462 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.533      ;
; -0.440 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.555      ;
; -0.436 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.559      ;
; -0.428 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.567      ;
; -0.427 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.873      ; 3.519      ;
; -0.423 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.572      ;
; -0.405 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.915      ; 3.573      ;
; -0.402 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.593      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.927      ; 3.603      ;
; -0.388 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.607      ;
; -0.387 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.608      ;
; -0.387 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.608      ;
; -0.386 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.609      ;
; -0.358 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.914      ; 3.619      ;
; -0.353 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.907      ; 3.627      ;
; -0.326 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.907      ; 3.654      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.315 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.902      ; 3.650      ;
; -0.287 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.873      ; 3.659      ;
; -0.245 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.932      ; 3.750      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.693 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.474      ; 6.073      ;
; -0.693 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.474      ; 6.073      ;
; -0.693 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.474      ; 6.073      ;
; -0.674 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.454      ; 6.072      ;
; -0.674 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.454      ; 6.072      ;
; -0.674 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.454      ; 6.072      ;
; -0.641 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.476      ; 6.127      ;
; -0.640 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.461      ; 6.113      ;
; -0.609 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.475      ; 6.158      ;
; -0.609 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.475      ; 6.158      ;
; -0.575 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.168      ;
; -0.575 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.168      ;
; -0.575 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.168      ;
; 1.346  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.209      ; 2.797      ;
; 1.346  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.209      ; 2.797      ;
; 1.346  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.209      ; 2.797      ;
; 1.360  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.189      ; 2.791      ;
; 1.360  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.189      ; 2.791      ;
; 1.360  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.189      ; 2.791      ;
; 1.376  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.643     ; 0.975      ;
; 1.378  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.211      ; 2.831      ;
; 1.395  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.196      ; 2.833      ;
; 1.414  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.210      ; 2.866      ;
; 1.414  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.210      ; 2.866      ;
; 1.428  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.643     ; 1.027      ;
; 1.456  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.186      ; 2.884      ;
; 1.456  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.186      ; 2.884      ;
; 1.456  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.186      ; 2.884      ;
; 1.811  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.642     ; 1.411      ;
; 1.968  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.657     ; 1.553      ;
; 2.075  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.664     ; 1.653      ;
; 2.225  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.644     ; 1.823      ;
; 2.230  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.679     ; 1.793      ;
; 2.268  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.644     ; 1.866      ;
; 2.314  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.682     ; 1.874      ;
; 2.328  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.667     ; 1.903      ;
; 2.346  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.659     ; 1.929      ;
; 2.421  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.682     ; 1.981      ;
; 2.424  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.679     ; 1.987      ;
; 2.470  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.506      ; 3.218      ;
; 2.470  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.506      ; 3.218      ;
; 2.470  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.506      ; 3.218      ;
; 2.484  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.486      ; 3.212      ;
; 2.484  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.486      ; 3.212      ;
; 2.484  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.486      ; 3.212      ;
; 2.502  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.508      ; 3.252      ;
; 2.519  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.493      ; 3.254      ;
; 2.538  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.507      ; 3.287      ;
; 2.538  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.507      ; 3.287      ;
; 2.580  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.483      ; 3.305      ;
; 2.580  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.483      ; 3.305      ;
; 2.580  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.483      ; 3.305      ;
; 19.129 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.474      ; 5.895      ;
; 19.129 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.474      ; 5.895      ;
; 19.129 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.474      ; 5.895      ;
; 19.143 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.454      ; 5.889      ;
; 19.143 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.454      ; 5.889      ;
; 19.143 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.454      ; 5.889      ;
; 19.161 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.476      ; 5.929      ;
; 19.178 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.461      ; 5.931      ;
; 19.197 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.475      ; 5.964      ;
; 19.197 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.475      ; 5.964      ;
; 19.239 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 5.982      ;
; 19.239 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 5.982      ;
; 19.239 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 5.982      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.360 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.588      ; 4.721      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.428      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.453      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.453      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.453      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.453      ;
; -0.128 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.588      ; 4.453      ;
; 0.489  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.717  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.718  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.719  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.722  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.735  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.048      ;
; 1.072  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.072  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.079  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.080  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.083  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.088  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.089  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.203  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.203  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.212  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.219  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.220  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.228  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.343  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.359  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.081      ; 1.672      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.056 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.761      ;
; -0.056 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.761      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; -0.004 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.813      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.083  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.511      ; 3.886      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.099  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.887      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.128  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 3.928      ;
; 0.129  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 3.919      ;
; 0.134  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.951      ;
; 0.134  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 3.951      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.185  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 3.973      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.239  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.500      ; 4.031      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.103      ;
; 0.337  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.526      ; 4.155      ;
; 0.337  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.526      ; 4.155      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.339  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.498      ; 4.129      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.356  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.525      ; 4.173      ;
; 0.373  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 4.161      ;
; 0.373  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.496      ; 4.161      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.409  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.493      ; 4.194      ;
; 0.414  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.529      ; 4.235      ;
; 0.414  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.529      ; 4.235      ;
; 0.414  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.529      ; 4.235      ;
; 0.414  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.529      ; 4.235      ;
; 0.460  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.282      ;
; 0.460  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.282      ;
; 0.460  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.282      ;
; 0.460  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.282      ;
; 0.471  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.509      ; 4.272      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.508      ; 4.397      ;
; 0.660  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.482      ;
; 0.660  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.530      ; 4.482      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.834 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.794      ;
; 0.834 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.794      ;
; 0.835 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.794      ;
; 0.835 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.795      ;
; 0.836 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.795      ;
; 0.836 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.795      ;
; 0.838 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.797      ;
; 0.838 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.797      ;
; 0.850 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.793      ;
; 0.853 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.796      ;
; 1.031 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.991      ;
; 1.031 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.991      ;
; 1.032 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.991      ;
; 1.032 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.033 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.992      ;
; 1.034 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.168      ; 0.994      ;
; 1.035 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.994      ;
; 1.047 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.990      ;
; 1.049 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.992      ;
; 1.049 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.992      ;
; 1.050 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.151      ; 0.993      ;
; 1.236 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 1.195      ;
; 1.239 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 1.198      ;
; 1.239 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 1.198      ;
; 1.246 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 1.205      ;
; 1.279 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 1.238      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.645 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.002     ; 1.875      ;
; 2.813 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 1.421      ;
; 3.368 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 1.976      ;
; 3.465 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.073      ;
; 3.531 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.139      ;
; 3.702 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.312      ;
; 3.761 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.369      ;
; 3.815 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.423      ;
; 3.843 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.453      ;
; 3.874 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.482      ;
; 3.943 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.553      ;
; 4.039 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.649      ;
; 4.074 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.684      ;
; 4.276 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 2.886      ;
; 4.296 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.674     ; 2.904      ;
; 4.408 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.672     ; 3.018      ;
; 4.515 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.705     ; 3.092      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -2.826 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.502     ; 3.245      ;
; -1.607 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 2.529      ;
; -1.547 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.522     ; 1.946      ;
; -1.412 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 2.332      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.892  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.304     ; 2.529      ;
; -1.892  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.304     ; 2.529      ;
; -1.677  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.286     ; 2.332      ;
; -1.677  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.286     ; 2.332      ;
; 996.666 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 3.245      ;
; 996.666 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 3.245      ;
; 997.965 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.946      ;
; 997.965 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.946      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                      ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.446 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.500        ; 1.510      ; 1.836      ;
; 1.011 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; 1.510      ; 1.771      ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                        ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.377 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; 1.596      ; 1.702      ;
; 0.182  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; -0.500       ; 1.596      ; 1.761      ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 1.226 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.286      ; 1.804      ;
; 1.822 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.081      ; 2.135      ;
; 2.104 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.083      ; 2.419      ;
; 2.432 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.306      ; 3.030      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.301 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 2.135      ;
; 1.301 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 2.135      ;
; 1.482 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.482 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.603 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 2.419      ;
; 1.603 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 2.419      ;
; 2.708 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.030      ;
; 2.708 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.030      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.400  ; 0.588        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.667 ; 19.855       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.730 ; 19.918       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.732 ; 19.920       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.732 ; 19.920       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.806 ; 19.806       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.853 ; 20.073       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.859 ; 20.079       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.859 ; 20.079       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.861 ; 20.081       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.870 ; 19.870       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.898 ; 19.898       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.898 ; 19.898       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.908 ; 19.908       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.924 ; 20.144       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.091 ; 20.091       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.101 ; 20.101       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.101 ; 20.101       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.122 ; 20.122       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.128 ; 20.128       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.128 ; 20.128       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.192 ; 20.192       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                           ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                                                           ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                           ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                           ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                           ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                            ;
; 499.689 ; 499.909      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                            ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                           ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ;
; 499.690 ; 499.910      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                            ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                            ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                            ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                             ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                             ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]           ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]            ;
; 499.691 ; 499.911      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20]           ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]            ;
; 499.692 ; 499.912      ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 5.062 ; 5.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.847 ; 4.229 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 5.062 ; 5.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 2.941 ; 3.168 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 3.262 ; 3.574 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.743 ; 2.995 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.539 ; 3.847 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.685 ; 2.918 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.742 ; 3.843 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 7.637 ; 8.157 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.083 ; 7.572 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -1.157 ; -1.430 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -1.432 ; -1.770 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -1.624 ; -1.899 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -1.293 ; -1.550 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -1.843 ; -2.198 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -1.157 ; -1.430 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.605 ; -1.916 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -1.316 ; -1.623 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -1.471 ; -1.710 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -6.167 ; -6.540 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -5.672 ; -5.993 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.584  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.584  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.620 ; 12.215 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.620 ; 12.215 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.155  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.155  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.636  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.636  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.686  ; 9.394  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.686  ; 9.394  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.363  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.363  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 20.277 ; 19.238 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 18.025 ; 17.391 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 17.263 ; 16.592 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 16.614 ; 16.053 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 16.903 ; 16.436 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 14.698 ; 14.211 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 16.388 ; 15.660 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 16.475 ; 15.797 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 20.277 ; 19.238 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 4.595  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;        ; 4.231  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.233 ; 16.236 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 15.836 ; 15.202 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.311 ; 13.620 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.127 ; 11.687 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.654 ; 11.429 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.873 ; 10.679 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.329 ; 11.043 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.083 ; 10.832 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.233 ; 16.236 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 8.222  ; 8.597  ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 8.222  ; 8.597  ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 6.612  ; 6.823  ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 6.585  ; 6.721  ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 6.999  ; 7.225  ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 6.718  ; 6.900  ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 7.394  ; 7.669  ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 8.363  ; 8.213  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 14.453 ; 14.102 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 14.453 ; 14.102 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 14.002 ; 13.411 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 12.460 ; 11.994 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 14.347 ; 13.801 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 11.302 ; 11.000 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 13.037 ; 12.546 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 12.278 ; 11.747 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 14.309 ; 13.511 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 9.216  ; 9.216  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 8.549  ; 8.549  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 8.854  ; 8.854  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 8.854  ; 8.854  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 8.911  ; 8.911  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 8.293  ; 8.293  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 8.188  ; 8.188  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 9.216  ; 9.216  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 9.194  ; 9.194  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 6.235  ; 5.807  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.452  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.452  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.049 ; 11.614 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.049 ; 11.614 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.036  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.036  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.503  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.503  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.335  ; 9.043  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.335  ; 9.043  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.236  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.236  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 9.112  ; 8.737  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 9.955  ; 9.591  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 10.307 ; 9.982  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 10.441 ; 10.008 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 9.396  ; 9.079  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 9.758  ; 9.597  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 9.526  ; 9.179  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 9.112  ; 8.737  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 10.955 ; 10.285 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 4.504  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;        ; 4.149  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.117  ; 8.958  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.773 ; 13.124 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.926 ; 12.213 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.567 ; 10.126 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.352 ; 10.088 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.117  ; 8.958  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.044 ; 9.727  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.797  ; 9.523  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.645 ; 13.610 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 6.431  ; 6.566  ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 8.003  ; 8.367  ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 6.457  ; 6.664  ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 6.431  ; 6.566  ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 6.828  ; 7.050  ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 6.558  ; 6.737  ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 7.207  ; 7.475  ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 7.660  ; 7.515  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 6.676  ; 6.368  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 7.583  ; 7.109  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 7.768  ; 7.275  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 7.866  ; 7.416  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 6.837  ; 6.430  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 7.283  ; 7.009  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 6.676  ; 6.368  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 6.818  ; 6.400  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 9.000  ; 8.199  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 6.614  ; 6.614  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 6.901  ; 6.901  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 7.173  ; 7.173  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 7.173  ; 7.173  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 7.183  ; 7.183  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 6.692  ; 6.692  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 6.614  ; 6.614  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 7.497  ; 7.497  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 7.468  ; 7.468  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 5.683  ; 5.268  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.375 ; 7.115 ; 7.871 ; 7.871 ;
; mode_usb_n ; usb_d[1]    ; 7.630 ; 7.390 ; 8.176 ; 8.176 ;
; mode_usb_n ; usb_d[2]    ; 7.630 ; 7.390 ; 8.176 ; 8.176 ;
; mode_usb_n ; usb_d[3]    ; 7.669 ; 7.409 ; 8.233 ; 8.233 ;
; mode_usb_n ; usb_d[4]    ; 7.158 ; 6.898 ; 7.615 ; 7.615 ;
; mode_usb_n ; usb_d[5]    ; 7.049 ; 6.809 ; 7.510 ; 7.510 ;
; mode_usb_n ; usb_d[6]    ; 7.968 ; 7.728 ; 8.538 ; 8.538 ;
; mode_usb_n ; usb_d[7]    ; 7.938 ; 7.698 ; 8.516 ; 8.516 ;
; mode_usb_n ; usb_rdn     ; 5.076 ; 5.076 ; 5.378 ; 5.118 ;
; mode_usb_n ; usb_wr      ; 5.072 ; 5.072 ; 5.227 ; 4.987 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.685 ; 6.685 ; 7.166 ; 7.212 ;
; mode_usb_n ; usb_d[1]    ; 6.957 ; 6.957 ; 7.486 ; 7.515 ;
; mode_usb_n ; usb_d[2]    ; 6.957 ; 6.957 ; 7.486 ; 7.515 ;
; mode_usb_n ; usb_d[3]    ; 6.967 ; 6.967 ; 7.514 ; 7.560 ;
; mode_usb_n ; usb_d[4]    ; 6.476 ; 6.476 ; 6.920 ; 6.966 ;
; mode_usb_n ; usb_d[5]    ; 6.398 ; 6.398 ; 6.846 ; 6.875 ;
; mode_usb_n ; usb_d[6]    ; 7.281 ; 7.281 ; 7.833 ; 7.862 ;
; mode_usb_n ; usb_d[7]    ; 7.252 ; 7.252 ; 7.812 ; 7.841 ;
; mode_usb_n ; usb_rdn     ; 4.477 ; 4.523 ; 4.772 ; 4.772 ;
; mode_usb_n ; usb_wr      ; 4.500 ; 4.529 ; 4.653 ; 4.653 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 74.58 MHz  ; 74.58 MHz       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 182.75 MHz ; 182.75 MHz      ; USBBridge:isntx|USBRDn                            ;                                                ;
; 503.52 MHz ; 402.09 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -5.458 ; -5.458        ;
; USBBridge:isntx|USBRDn                            ; -4.472 ; -422.331      ;
; clk_25mhz                                         ; -2.154 ; -27.234       ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.596 ; -43.461       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.026 ; -16.068       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -0.986 ; -4.557        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.157 ; -46.462       ;
; clk_25mhz                                         ; -0.439 ; -5.011        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -0.238 ; -1.428        ;
; USBBridge:isntx|USBRDn                            ; -0.012 ; -0.024        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 1.064  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 2.382  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -2.623 ; -3.950        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.674 ; -6.144        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 0.517  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -0.373 ; -0.373        ;
; USBBridge:isntx|USBRDn                            ; 1.156  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.185  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.498      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -1.487  ; -8.922        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.578  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.587 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.458 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 4.051      ;
; -4.900 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 3.493      ;
; -4.775 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.372     ; 3.335      ;
; -4.716 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 3.305      ;
; -4.608 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 3.201      ;
; -4.399 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 2.992      ;
; -4.391 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 2.984      ;
; -4.147 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 2.740      ;
; -4.121 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.339     ; 2.714      ;
; -4.120 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.709      ;
; -4.108 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.697      ;
; -4.100 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -1.081     ; 4.021      ;
; -3.999 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.588      ;
; -3.827 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.416      ;
; -3.768 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.357      ;
; -3.640 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.229      ;
; -3.469 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -2.343     ; 2.058      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.472 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.593      ;
; -4.432 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.553      ;
; -4.417 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.538      ;
; -4.415 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.536      ;
; -4.371 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.181     ; 4.192      ;
; -4.340 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.273      ;
; -4.340 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.273      ;
; -4.340 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.273      ;
; -4.340 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.273      ;
; -4.329 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.450      ;
; -4.269 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.201      ;
; -4.269 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.201      ;
; -4.269 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.201      ;
; -4.269 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.201      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.262 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.177      ;
; -4.240 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.881     ; 3.361      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.207 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.122      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.120      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.199 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.102      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.177 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 5.080      ;
; -4.168 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.101      ;
; -4.168 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.101      ;
; -4.168 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.101      ;
; -4.168 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.069     ; 5.101      ;
; -4.166 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.181     ; 3.987      ;
; -4.144 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.119 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.181     ; 3.940      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.098 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.103     ; 4.997      ;
; -4.097 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.029      ;
; -4.097 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.029      ;
; -4.097 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.029      ;
; -4.097 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.029      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.094 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.997      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.086 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.018      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.072 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.099     ; 4.975      ;
; -4.070 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.181     ; 3.891      ;
; -4.065 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 4.980      ;
; -4.065 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.087     ; 4.980      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.154 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.186      ; 3.332      ;
; -2.154 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.186      ; 3.332      ;
; -2.154 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.186      ; 3.332      ;
; -2.131 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.208      ; 3.331      ;
; -2.131 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.208      ; 3.331      ;
; -2.097 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.196      ; 3.285      ;
; -2.083 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.216      ; 3.291      ;
; -2.070 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.189      ; 3.251      ;
; -2.070 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.189      ; 3.251      ;
; -2.070 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.189      ; 3.251      ;
; -2.040 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.210      ; 3.242      ;
; -2.040 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.210      ; 3.242      ;
; -2.040 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.210      ; 3.242      ;
; -1.878 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.870     ; 2.000      ;
; -1.823 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.849     ; 1.966      ;
; -1.816 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.860     ; 1.948      ;
; -1.804 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.873     ; 1.923      ;
; -1.787 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.873     ; 1.906      ;
; -1.736 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.836     ; 1.892      ;
; -1.715 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.870     ; 1.837      ;
; -1.681 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.836     ; 1.837      ;
; -1.604 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.857     ; 1.739      ;
; -1.419 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.850     ; 1.561      ;
; -1.280 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.830     ; 1.442      ;
; -0.962 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.915      ; 2.869      ;
; -0.962 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.915      ; 2.869      ;
; -0.962 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.915      ; 2.869      ;
; -0.939 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.937      ; 2.868      ;
; -0.939 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.937      ; 2.868      ;
; -0.905 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.925      ; 2.822      ;
; -0.891 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.945      ; 2.828      ;
; -0.886 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.838     ; 1.040      ;
; -0.878 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.918      ; 2.788      ;
; -0.878 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.918      ; 2.788      ;
; -0.878 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.918      ; 2.788      ;
; -0.848 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.939      ; 2.779      ;
; -0.848 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.939      ; 2.779      ;
; -0.848 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.939      ; 2.779      ;
; -0.829 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.838     ; 0.983      ;
; 19.792 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.486      ;
; 19.792 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.486      ;
; 19.792 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.486      ;
; 19.836 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.378      ; 5.464      ;
; 19.836 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.378      ; 5.464      ;
; 19.849 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.366      ; 5.439      ;
; 19.886 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.386      ; 5.422      ;
; 19.895 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.359      ; 5.386      ;
; 19.895 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.359      ; 5.386      ;
; 19.895 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.359      ; 5.386      ;
; 19.897 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.380      ; 5.405      ;
; 19.897 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.380      ; 5.405      ;
; 19.897 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.380      ; 5.405      ;
; 39.506 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.772      ;
; 39.506 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.772      ;
; 39.506 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.772      ;
; 39.529 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.378      ; 5.771      ;
; 39.529 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.378      ; 5.771      ;
; 39.563 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.366      ; 5.725      ;
; 39.577 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.386      ; 5.731      ;
; 39.590 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.359      ; 5.691      ;
; 39.590 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.359      ; 5.691      ;
; 39.590 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.359      ; 5.691      ;
; 39.620 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.380      ; 5.682      ;
; 39.620 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.380      ; 5.682      ;
; 39.620 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.380      ; 5.682      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.596 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.204      ;
; -1.559 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.167      ;
; -1.553 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.161      ;
; -1.553 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.161      ;
; -1.550 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.158      ;
; -1.409 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.827     ; 1.004      ;
; -1.408 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.827     ; 1.003      ;
; -1.407 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.826     ; 1.003      ;
; -1.405 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.826     ; 1.001      ;
; -1.396 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.004      ;
; -1.396 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.004      ;
; -1.396 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.004      ;
; -1.395 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.003      ;
; -1.395 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 1.004      ;
; -1.393 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 1.001      ;
; -1.393 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 1.002      ;
; -1.393 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 1.002      ;
; -1.393 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 1.002      ;
; -1.393 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.811     ; 1.004      ;
; -1.392 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.811     ; 1.003      ;
; -1.391 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.811     ; 1.002      ;
; -1.391 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.811     ; 1.002      ;
; -1.202 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.827     ; 0.797      ;
; -1.198 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.826     ; 0.794      ;
; -1.190 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 0.798      ;
; -1.189 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 0.797      ;
; -1.189 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 0.797      ;
; -1.188 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.814     ; 0.796      ;
; -1.188 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 0.797      ;
; -1.187 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.811     ; 0.798      ;
; -1.187 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 0.796      ;
; -1.186 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 0.795      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.026 ; USBBridge:isntx|DOStrobes[0]                                ; inst7                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.897      ;
; -1.022 ; USBBridge:isntx|DOStrobes[0]                                ; inst6                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.893      ;
; -1.003 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.900      ;
; -0.903 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.081     ; 1.764      ;
; -0.886 ; USBBridge:isntx|DOStrobes[0]                                ; inst5                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.757      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 1.501      ;
; -0.582 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 1.450      ;
; -0.555 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.075     ; 1.422      ;
; -0.516 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.075     ; 1.383      ;
; -0.508 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 1.381      ;
; -0.481 ; USBBridge:isntx|DOStrobes[3]                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.231     ; 1.192      ;
; -0.466 ; USBBridge:isntx|DOStrobes[2]                                ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.163      ;
; -0.419 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.290      ;
; -0.412 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.308      ;
; -0.411 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.307      ;
; -0.405 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.301      ;
; -0.400 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.271      ;
; -0.399 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.270      ;
; -0.398 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.294      ;
; -0.391 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.262      ;
; -0.382 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.278      ;
; -0.374 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.270      ;
; -0.308 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.179      ;
; -0.270 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.141      ;
; -0.237 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 1.107      ;
; -0.197 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.093      ;
; -0.170 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 1.040      ;
; -0.156 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.027      ;
; -0.154 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 1.025      ;
; -0.154 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.023      ;
; -0.151 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.020      ;
; -0.136 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 1.006      ;
; -0.134 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 1.004      ;
; -0.129 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.999      ;
; -0.126 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.996      ;
; -0.125 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.995      ;
; -0.124 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.994      ;
; -0.124 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.995      ;
; -0.121 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.991      ;
; -0.119 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.990      ;
; -0.118 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.988      ;
; -0.117 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.987      ;
; -0.115 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.986      ;
; -0.114 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 0.984      ;
; -0.113 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.984      ;
; 0.010  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.902      ;
; 0.070  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.805      ;
; 0.070  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.842      ;
; 0.089  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.823      ;
; 0.108  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.804      ;
; 0.132  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.780      ;
; 0.185  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.690      ;
; 0.238  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.637      ;
; 0.242  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.033      ; 3.473      ;
; 0.262  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.033      ; 3.453      ;
; 0.271  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.624      ;
; 0.299  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.576      ;
; 0.303  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.609      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.309  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.203      ; 3.586      ;
; 0.312  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.563      ;
; 0.319  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.593      ;
; 0.325  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.587      ;
; 0.329  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.583      ;
; 0.330  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.582      ;
; 0.342  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.570      ;
; 0.344  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.196      ; 3.534      ;
; 0.353  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.559      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.205      ; 3.540      ;
; 0.365  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.547      ;
; 0.370  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.196      ; 3.508      ;
; 0.371  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.541      ;
; 0.382  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.530      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.387  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.498      ;
; 0.393  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.220      ; 4.019      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.476      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.220      ; 3.513      ;
; 0.402  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.193      ; 3.473      ;
; 0.446  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.033      ; 3.769      ;
; 0.451  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.220      ; 3.961      ;
; 0.458  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.220      ; 3.954      ;
; 0.461  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.033      ; 3.754      ;
; 0.495  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.220      ; 3.917      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
; 0.496  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.203      ; 3.899      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.986 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.916      ;
; -0.944 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.874      ;
; -0.905 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.835      ;
; -0.862 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.792      ;
; -0.861 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.791      ;
; -0.860 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.790      ;
; -0.818 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.748      ;
; -0.816 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.746      ;
; -0.779 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.709      ;
; -0.777 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.707      ;
; -0.741 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.671      ;
; -0.737 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.667      ;
; -0.736 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.666      ;
; -0.735 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.665      ;
; -0.734 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.664      ;
; -0.217 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.147      ;
; -0.215 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.145      ;
; -0.209 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.139      ;
; -0.195 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.125      ;
; -0.195 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 1.125      ;
; 0.093  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.072     ; 0.837      ;
; 0.510  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.778      ;
; 0.532  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.756      ;
; 0.532  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.756      ;
; 0.532  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.756      ;
; 0.532  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.756      ;
; 0.532  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 4.046      ; 4.756      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
; 0.548  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 4.046      ; 4.240      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.141      ;
; -1.105 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.193      ;
; -1.100 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.198      ;
; -1.095 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.203      ;
; -1.094 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.204      ;
; -1.091 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.207      ;
; -1.063 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.252      ;
; -1.051 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.246      ;
; -1.026 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.271      ;
; -1.022 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.275      ;
; -0.964 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.351      ;
; -0.963 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.773      ; 3.335      ;
; -0.944 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.371      ;
; -0.943 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.775      ; 3.357      ;
; -0.942 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.373      ;
; -0.939 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.376      ;
; -0.938 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.377      ;
; -0.910 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.405      ;
; -0.907 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.390      ;
; -0.901 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.414      ;
; -0.898 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.417      ;
; -0.897 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.400      ;
; -0.896 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.419      ;
; -0.892 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 2.906      ;
; -0.889 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.426      ;
; -0.857 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.440      ;
; -0.839 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 3.461      ;
; -0.824 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 3.476      ;
; -0.822 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.475      ;
; -0.809 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.488      ;
; -0.778 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.537      ;
; -0.776 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.539      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.757 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.762      ; 3.530      ;
; -0.748 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.567      ;
; -0.724 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.074      ;
; -0.721 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.077      ;
; -0.718 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.080      ;
; -0.717 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.081      ;
; -0.715 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.083      ;
; -0.706 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.609      ;
; -0.672 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 3.643      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.667 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.130      ;
; -0.661 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.603      ; 3.477      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.653 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.784      ; 3.666      ;
; -0.645 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.170      ;
; -0.631 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.184      ;
; -0.614 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.201      ;
; -0.603 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.212      ;
; -0.600 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.215      ;
; -0.594 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.221      ;
; -0.574 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.773      ; 3.224      ;
; -0.572 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.243      ;
; -0.561 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.254      ;
; -0.560 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.255      ;
; -0.559 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.256      ;
; -0.559 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.256      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.550 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.784      ; 3.269      ;
; -0.526 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.603      ; 3.612      ;
; -0.515 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.775      ; 3.285      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.762      ; 3.277      ;
; -0.476 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.765      ; 3.324      ;
; -0.471 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.603      ; 3.167      ;
; -0.448 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.765      ; 3.352      ;
; -0.438 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.377      ;
; -0.432 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.790      ; 3.383      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.439 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.681      ; 5.517      ;
; -0.439 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.681      ; 5.517      ;
; -0.439 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.681      ; 5.517      ;
; -0.409 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.659      ; 5.525      ;
; -0.409 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.659      ; 5.525      ;
; -0.409 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.659      ; 5.525      ;
; -0.398 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.687      ; 5.564      ;
; -0.384 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.667      ; 5.558      ;
; -0.352 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.679      ; 5.602      ;
; -0.352 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.679      ; 5.602      ;
; -0.327 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.604      ;
; -0.327 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.604      ;
; -0.327 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.604      ;
; 1.238  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.104      ; 2.567      ;
; 1.238  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.104      ; 2.567      ;
; 1.238  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.104      ; 2.567      ;
; 1.242  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.082      ; 2.549      ;
; 1.242  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.082      ; 2.549      ;
; 1.242  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.082      ; 2.549      ;
; 1.249  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.110      ; 2.584      ;
; 1.250  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.602     ; 0.873      ;
; 1.286  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.090      ; 2.601      ;
; 1.294  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.602     ; 0.917      ;
; 1.297  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.102      ; 2.624      ;
; 1.297  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.102      ; 2.624      ;
; 1.341  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.079      ; 2.645      ;
; 1.341  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.079      ; 2.645      ;
; 1.341  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 1.079      ; 2.645      ;
; 1.646  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.594     ; 1.277      ;
; 1.802  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.614     ; 1.413      ;
; 1.887  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.622     ; 1.490      ;
; 2.021  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.600     ; 1.646      ;
; 2.034  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.634     ; 1.625      ;
; 2.055  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.600     ; 1.680      ;
; 2.125  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.625     ; 1.725      ;
; 2.136  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.637     ; 1.724      ;
; 2.144  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.612     ; 1.757      ;
; 2.206  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.634     ; 1.797      ;
; 2.244  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.637     ; 1.832      ;
; 2.289  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.404      ; 2.918      ;
; 2.289  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.404      ; 2.918      ;
; 2.289  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.404      ; 2.918      ;
; 2.293  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.382      ; 2.900      ;
; 2.293  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.382      ; 2.900      ;
; 2.293  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.382      ; 2.900      ;
; 2.300  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.410      ; 2.935      ;
; 2.337  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.390      ; 2.952      ;
; 2.348  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.402      ; 2.975      ;
; 2.348  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.402      ; 2.975      ;
; 2.392  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.379      ; 2.996      ;
; 2.392  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.379      ; 2.996      ;
; 2.392  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.379      ; 2.996      ;
; 19.288 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.681      ; 5.244      ;
; 19.288 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.681      ; 5.244      ;
; 19.288 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.681      ; 5.244      ;
; 19.292 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.659      ; 5.226      ;
; 19.292 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.659      ; 5.226      ;
; 19.292 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.659      ; 5.226      ;
; 19.299 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.687      ; 5.261      ;
; 19.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.667      ; 5.278      ;
; 19.347 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.679      ; 5.301      ;
; 19.347 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.679      ; 5.301      ;
; 19.391 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.322      ;
; 19.391 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.322      ;
; 19.391 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.322      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 4.275      ; 4.492      ;
; -0.214 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.016      ;
; -0.188 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.042      ;
; -0.188 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.042      ;
; -0.188 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.042      ;
; -0.188 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.042      ;
; -0.188 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 4.275      ; 4.042      ;
; 0.450  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.666  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.668  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.668  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.672  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.688  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.986  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.273      ;
; 0.987  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.274      ;
; 0.988  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.275      ;
; 0.989  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.276      ;
; 0.992  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.001  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.002  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.289      ;
; 1.082  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.369      ;
; 1.086  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.108  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.109  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.114  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.123  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.208  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.495      ;
; 1.230  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.072      ; 1.517      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.012 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.375      ;
; -0.012 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.375      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.037  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.424      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.138  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.511      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.150  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.523      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.165  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.525      ;
; 0.188  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.548      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.234  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.594      ;
; 0.237  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.623      ;
; 0.237  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.623      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.308  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.088      ; 3.671      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.349  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.111      ; 3.735      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.361  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.086      ; 3.722      ;
; 0.370  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.113      ; 3.758      ;
; 0.370  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.113      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.371  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.112      ; 3.758      ;
; 0.436  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.796      ;
; 0.436  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.085      ; 3.796      ;
; 0.439  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.115      ; 3.829      ;
; 0.439  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.115      ; 3.829      ;
; 0.439  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.115      ; 3.829      ;
; 0.439  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.115      ; 3.829      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.441  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.081      ; 3.797      ;
; 0.481  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 3.872      ;
; 0.481  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 3.872      ;
; 0.481  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 3.872      ;
; 0.481  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 3.872      ;
; 0.510  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.883      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.597  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.098      ; 3.970      ;
; 0.662  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 4.053      ;
; 0.662  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.116      ; 4.053      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.738      ;
; 1.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.738      ;
; 1.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.738      ;
; 1.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.100     ; 0.739      ;
; 1.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.737      ;
; 1.065 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.738      ;
; 1.065 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.738      ;
; 1.066 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.740      ;
; 1.075 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.114     ; 0.736      ;
; 1.079 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.115     ; 0.739      ;
; 1.238 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.912      ;
; 1.238 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.100     ; 0.913      ;
; 1.238 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.100     ; 0.913      ;
; 1.238 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.100     ; 0.913      ;
; 1.239 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.912      ;
; 1.239 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.912      ;
; 1.239 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.100     ; 0.914      ;
; 1.240 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.913      ;
; 1.240 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.101     ; 0.914      ;
; 1.240 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.913      ;
; 1.241 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.914      ;
; 1.241 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.914      ;
; 1.242 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 0.915      ;
; 1.251 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.114     ; 0.912      ;
; 1.253 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.114     ; 0.914      ;
; 1.254 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.115     ; 0.914      ;
; 1.254 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.115     ; 0.914      ;
; 1.430 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 1.103      ;
; 1.430 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 1.103      ;
; 1.431 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 1.104      ;
; 1.435 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 1.108      ;
; 1.460 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.102     ; 1.133      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.382 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.916     ; 1.681      ;
; 2.717 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 1.287      ;
; 3.197 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 1.767      ;
; 3.302 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 1.872      ;
; 3.366 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 1.936      ;
; 3.500 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.074      ;
; 3.558 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 2.128      ;
; 3.605 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 2.175      ;
; 3.624 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.198      ;
; 3.667 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 2.237      ;
; 3.729 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.303      ;
; 3.795 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.369      ;
; 3.874 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.448      ;
; 4.042 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.616      ;
; 4.055 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.695     ; 2.625      ;
; 4.156 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.691     ; 2.730      ;
; 4.233 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -1.723     ; 2.775      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -2.623 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.475     ; 3.070      ;
; -1.441 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 2.371      ;
; -1.327 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.489     ; 1.760      ;
; -1.179 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 2.109      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.674  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 2.371      ;
; -1.674  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 2.371      ;
; -1.398  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.231     ; 2.109      ;
; -1.398  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.231     ; 2.109      ;
; 996.853 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.070      ;
; 996.853 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.070      ;
; 998.163 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.760      ;
; 998.163 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.760      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                       ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.517 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.500        ; 1.419      ; 1.654      ;
; 1.036 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; 1.419      ; 1.635      ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.373 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; 1.498      ; 1.570      ;
; 0.145  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; -0.500       ; 1.498      ; 1.588      ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 1.156 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.231      ; 1.662      ;
; 1.682 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.072      ; 1.969      ;
; 1.896 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.072      ; 2.183      ;
; 2.221 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.245      ; 2.741      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.185 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.969      ;
; 1.185 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.969      ;
; 1.368 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.662      ;
; 1.368 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.662      ;
; 1.413 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.183      ;
; 1.413 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.183      ;
; 2.447 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.741      ;
; 2.447 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.741      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.281  ; 0.281        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.281  ; 0.281        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.563  ; 0.747        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
; 0.436  ; 0.620        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.578 ; 19.762       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.708 ; 19.708       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 19.732 ; 19.916       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.734 ; 19.918       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.734 ; 19.918       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.736 ; 19.920       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.736 ; 19.920       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.736 ; 19.920       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.862 ; 20.078       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.862 ; 20.078       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.862 ; 20.078       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.864 ; 20.080       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.864 ; 20.080       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.865 ; 20.081       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.865 ; 19.865       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.902 ; 19.902       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.018 ; 20.234       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.131 ; 20.131       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.131 ; 20.131       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.131 ; 20.131       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 20.135 ; 20.135       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.285 ; 20.285       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                           ;
; 499.587 ; 499.803      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                           ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                            ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                             ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                             ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ;
; 499.588 ; 499.804      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]            ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]            ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]            ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]           ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]            ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]            ;
; 499.589 ; 499.805      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]            ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 4.660 ; 4.644 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.482 ; 3.683 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 4.660 ; 4.644 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 2.675 ; 2.729 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 2.976 ; 3.075 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.489 ; 2.566 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.181 ; 3.362 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.421 ; 2.515 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.433 ; 3.347 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.827 ; 7.203 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.282 ; 6.711 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -1.013 ; -1.126 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -1.258 ; -1.443 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -1.420 ; -1.593 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -1.139 ; -1.229 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -1.648 ; -1.829 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -1.013 ; -1.126 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.394 ; -1.603 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -1.128 ; -1.328 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -1.289 ; -1.412 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -5.527 ; -5.702 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -5.035 ; -5.238 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.470  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.470  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.056 ; 11.398 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.056 ; 11.398 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 4.856  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 4.856  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.475  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.475  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.247  ; 8.823  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.247  ; 8.823  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.100  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.100  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 19.581 ; 18.138 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 17.190 ; 16.208 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 16.550 ; 15.400 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 15.915 ; 15.017 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 16.184 ; 15.434 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 14.076 ; 13.373 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 15.707 ; 14.426 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 15.876 ; 14.774 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 19.581 ; 18.138 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 4.560  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;        ; 4.009  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.541 ; 15.121 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 15.034 ; 14.052 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.662 ; 12.427 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.437 ; 10.740 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.939 ; 10.543 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.285 ; 9.804  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.732 ; 10.184 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.446 ; 10.005 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.541 ; 15.121 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 7.738  ; 8.249  ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 7.738  ; 8.249  ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 6.251  ; 6.552  ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 6.230  ; 6.434  ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 6.624  ; 6.911  ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 6.381  ; 6.600  ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 6.982  ; 7.328  ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 8.137  ; 7.891  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 13.865 ; 13.360 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 13.814 ; 13.360 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 13.587 ; 12.655 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 12.055 ; 11.252 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 13.856 ; 12.906 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 10.951 ; 10.362 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 12.633 ; 11.766 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 11.889 ; 11.132 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 13.865 ; 12.905 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 8.692  ; 8.692  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 8.050  ; 8.050  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 8.360  ; 8.360  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 8.360  ; 8.360  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 8.387  ; 8.387  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 7.767  ; 7.767  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 7.692  ; 7.692  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 8.692  ; 8.692  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 8.682  ; 8.682  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 6.204  ; 5.592  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.343  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.343  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 11.512 ; 10.840 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 11.512 ; 10.840 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 4.749  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 4.749  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.348  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.348  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 8.916  ; 8.501  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 8.916  ; 8.501  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.983  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.983  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 8.778  ; 8.188  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 9.478  ; 9.052  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 9.831  ; 9.290  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 10.020 ; 9.340  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 8.984  ; 8.514  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 9.243  ; 8.947  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 9.150  ; 8.595  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 8.778  ; 8.188  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 10.590 ; 9.758  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 4.470  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;        ; 3.936  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.590  ; 8.267  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.044 ; 12.058 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.317 ; 11.179 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.026 ; 9.334  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.755  ; 9.314  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.590  ; 8.267  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.506  ; 8.991  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 9.282  ; 8.785  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.052 ; 12.610 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 6.091  ; 6.292  ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 7.540  ; 8.035  ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 6.112  ; 6.406  ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 6.091  ; 6.292  ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 6.469  ; 6.750  ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 6.237  ; 6.452  ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 6.814  ; 7.150  ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 7.500  ; 7.263  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 6.559  ; 6.139  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 7.464  ; 6.871  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 7.753  ; 6.896  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 7.812  ; 7.051  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 6.821  ; 6.167  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 7.151  ; 6.753  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 6.559  ; 6.238  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 6.846  ; 6.139  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 8.995  ; 7.933  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 6.264  ; 6.128  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 6.518  ; 6.387  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 6.770  ; 6.634  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 6.770  ; 6.634  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 6.777  ; 6.646  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 6.366  ; 6.235  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 6.264  ; 6.128  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 7.070  ; 6.934  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 7.031  ; 6.895  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 5.712  ; 5.120  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.610 ; 6.511 ; 7.329 ; 7.329 ;
; mode_usb_n ; usb_d[1]    ; 6.845 ; 6.774 ; 7.639 ; 7.639 ;
; mode_usb_n ; usb_d[2]    ; 6.845 ; 6.774 ; 7.639 ; 7.639 ;
; mode_usb_n ; usb_d[3]    ; 6.881 ; 6.782 ; 7.666 ; 7.666 ;
; mode_usb_n ; usb_d[4]    ; 6.453 ; 6.354 ; 7.046 ; 7.046 ;
; mode_usb_n ; usb_d[5]    ; 6.318 ; 6.247 ; 6.971 ; 6.971 ;
; mode_usb_n ; usb_d[6]    ; 7.158 ; 7.087 ; 7.971 ; 7.971 ;
; mode_usb_n ; usb_d[7]    ; 7.117 ; 7.046 ; 7.961 ; 7.961 ;
; mode_usb_n ; usb_rdn     ; 4.510 ; 4.510 ; 4.943 ; 4.844 ;
; mode_usb_n ; usb_wr      ; 4.512 ; 4.512 ; 4.780 ; 4.709 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.277 ; 6.146 ; 6.842 ; 6.842 ;
; mode_usb_n ; usb_d[1]    ; 6.529 ; 6.393 ; 7.161 ; 7.161 ;
; mode_usb_n ; usb_d[2]    ; 6.529 ; 6.393 ; 7.161 ; 7.161 ;
; mode_usb_n ; usb_d[3]    ; 6.536 ; 6.405 ; 7.165 ; 7.165 ;
; mode_usb_n ; usb_d[4]    ; 6.125 ; 5.994 ; 6.570 ; 6.570 ;
; mode_usb_n ; usb_d[5]    ; 6.023 ; 5.887 ; 6.520 ; 6.520 ;
; mode_usb_n ; usb_d[6]    ; 6.829 ; 6.693 ; 7.480 ; 7.480 ;
; mode_usb_n ; usb_d[7]    ; 6.790 ; 6.654 ; 7.470 ; 7.470 ;
; mode_usb_n ; usb_rdn     ; 4.130 ; 4.130 ; 4.682 ; 4.551 ;
; mode_usb_n ; usb_wr      ; 4.154 ; 4.154 ; 4.552 ; 4.416 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -1.784 ; -1.784        ;
; USBBridge:isntx|USBRDn                            ; -1.593 ; -132.635      ;
; clk_25mhz                                         ; -0.496 ; -5.006        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.288 ; -2.993        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.066 ; -0.258        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; 0.055  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25mhz                                         ; -0.641 ; -7.690        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.495 ; -14.413       ;
; USBBridge:isntx|USBRDn                            ; -0.394 ; -21.359       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -0.238 ; -1.358        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.217  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 0.967  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -0.765 ; -0.923        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.400 ; -1.316        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 0.402  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -0.136 ; -0.136        ;
; USBBridge:isntx|USBRDn                            ; 0.427  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.502  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.000  ; -116.000      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.000  ; -32.000       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -1.000  ; -6.000        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.261  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.619 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.784 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.823      ;
; -1.612 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.900     ; 1.629      ;
; -1.551 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.590      ;
; -1.530 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.563      ;
; -1.521 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.560      ;
; -1.362 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.401      ;
; -1.349 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.508     ; 1.828      ;
; -1.296 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.335      ;
; -1.284 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.323      ;
; -1.282 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.315      ;
; -1.226 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.259      ;
; -1.207 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.240      ;
; -1.173 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.878     ; 1.212      ;
; -1.118 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.151      ;
; -1.028 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.061      ;
; -0.980 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 1.013      ;
; -0.873 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; -0.884     ; 0.906      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.593 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.936     ; 1.644      ;
; -1.539 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.936     ; 1.590      ;
; -1.534 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.654     ; 1.867      ;
; -1.520 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.936     ; 1.571      ;
; -1.515 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.936     ; 1.566      ;
; -1.513 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.937     ; 1.563      ;
; -1.494 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.653     ; 1.828      ;
; -1.493 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.654     ; 1.826      ;
; -1.472 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.937     ; 1.522      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.366      ;
; -1.421 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.653     ; 1.755      ;
; -1.416 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.653     ; 1.750      ;
; -1.405 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.348      ;
; -1.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.034     ; 2.354      ;
; -1.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.034     ; 2.354      ;
; -1.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.034     ; 2.354      ;
; -1.401 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.034     ; 2.354      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.328      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.325      ;
; -1.386 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.653     ; 1.720      ;
; -1.373 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 2.325      ;
; -1.373 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 2.325      ;
; -1.373 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 2.325      ;
; -1.373 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 2.325      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.366 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.057     ; 2.296      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.293      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.346 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.288      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.334 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.270      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.273      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.051     ; 2.267      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
; -1.328 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.045     ; 2.270      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.496 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.465     ; 1.008      ;
; -0.427 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.460     ; 0.944      ;
; -0.420 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.132      ; 1.529      ;
; -0.420 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.132      ; 1.529      ;
; -0.420 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.132      ; 1.529      ;
; -0.391 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.449     ; 0.919      ;
; -0.383 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.465     ; 0.895      ;
; -0.379 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.138      ; 1.494      ;
; -0.376 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.147      ; 1.500      ;
; -0.376 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.147      ; 1.500      ;
; -0.370 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.458     ; 0.889      ;
; -0.355 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.148      ; 1.480      ;
; -0.355 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.148      ; 1.480      ;
; -0.355 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.148      ; 1.480      ;
; -0.350 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.137      ; 1.464      ;
; -0.350 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.137      ; 1.464      ;
; -0.350 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.137      ; 1.464      ;
; -0.343 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.442     ; 0.878      ;
; -0.316 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.442     ; 0.851      ;
; -0.311 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.175      ; 1.463      ;
; -0.304 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.453     ; 0.828      ;
; -0.302 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.460     ; 0.819      ;
; -0.167 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.452     ; 0.692      ;
; -0.123 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.415     ; 0.685      ;
; 0.063  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.443     ; 0.471      ;
; 0.075  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.426      ; 1.328      ;
; 0.075  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.426      ; 1.328      ;
; 0.075  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.426      ; 1.328      ;
; 0.087  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.443     ; 0.447      ;
; 0.116  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.432      ; 1.293      ;
; 0.119  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.441      ; 1.299      ;
; 0.119  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.441      ; 1.299      ;
; 0.140  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.442      ; 1.279      ;
; 0.140  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.442      ; 1.279      ;
; 0.140  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.442      ; 1.279      ;
; 0.145  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.431      ; 1.263      ;
; 0.145  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.431      ; 1.263      ;
; 0.145  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.431      ; 1.263      ;
; 0.184  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.469      ; 1.262      ;
; 19.928 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.965      ; 2.944      ;
; 19.928 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.965      ; 2.944      ;
; 19.928 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.965      ; 2.944      ;
; 19.969 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.971      ; 2.909      ;
; 19.972 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.980      ; 2.915      ;
; 19.972 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.980      ; 2.915      ;
; 19.993 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.981      ; 2.895      ;
; 19.993 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.981      ; 2.895      ;
; 19.993 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.981      ; 2.895      ;
; 19.998 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.970      ; 2.879      ;
; 19.998 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.970      ; 2.879      ;
; 19.998 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.970      ; 2.879      ;
; 20.037 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 3.008      ; 2.878      ;
; 40.052 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.965      ; 2.820      ;
; 40.052 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.965      ; 2.820      ;
; 40.052 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.965      ; 2.820      ;
; 40.071 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.971      ; 2.807      ;
; 40.090 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.980      ; 2.797      ;
; 40.090 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.980      ; 2.797      ;
; 40.096 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.981      ; 2.792      ;
; 40.096 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.981      ; 2.792      ;
; 40.096 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.981      ; 2.792      ;
; 40.112 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.970      ; 2.765      ;
; 40.112 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.970      ; 2.765      ;
; 40.112 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.970      ; 2.765      ;
; 40.139 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 3.008      ; 2.776      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.288 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 0.908      ;
; -0.247 ; USBBridge:isntx|DOStrobes[0]                                ; inst7                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.849      ;
; -0.246 ; USBBridge:isntx|DOStrobes[0]                                ; inst6                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.848      ;
; -0.202 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.338     ; 0.791      ;
; -0.192 ; USBBridge:isntx|DOStrobes[0]                                ; inst5                                                                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.794      ;
; -0.172 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.949      ;
; -0.144 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.921      ;
; -0.127 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.904      ;
; -0.110 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.887      ;
; -0.108 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.885      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.084 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.852      ;
; -0.068 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.317     ; 0.678      ;
; -0.063 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.664      ;
; -0.051 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.653      ;
; -0.046 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.647      ;
; -0.044 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.328     ; 0.643      ;
; -0.042 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.819      ;
; -0.036 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.813      ;
; -0.036 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 1.804      ;
; -0.035 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.812      ;
; -0.031 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.808      ;
; -0.030 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.807      ;
; -0.020 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.797      ;
; -0.017 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.794      ;
; -0.014 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.791      ;
; -0.010 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.787      ;
; -0.009 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.611      ;
; -0.005 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.782      ;
; -0.004 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.617      ;
; -0.004 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.235      ; 1.781      ;
; -0.002 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.615      ;
; -0.002 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.615      ;
; 0.004  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.609      ;
; 0.004  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.598      ;
; 0.005  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.597      ;
; 0.006  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.596      ;
; 0.011  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.602      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.011  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.749      ;
; 0.013  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.600      ;
; 0.014  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.736      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.040  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.224      ; 1.716      ;
; 0.054  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.221      ; 1.699      ;
; 0.059  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.375      ; 1.848      ;
; 0.061  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.689      ;
; 0.063  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.324     ; 0.540      ;
; 0.063  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.221      ; 1.690      ;
; 0.071  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.531      ;
; 0.075  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.526      ;
; 0.076  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.674      ;
; 0.077  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.314     ; 0.536      ;
; 0.086  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.664      ;
; 0.093  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.375      ; 1.814      ;
; 0.097  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.653      ;
; 0.123  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.627      ;
; 0.127  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.623      ;
; 0.127  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.218      ; 1.623      ;
; 0.129  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.473      ;
; 0.134  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.467      ;
; 0.138  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.464      ;
; 0.138  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.463      ;
; 0.141  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.461      ;
; 0.143  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.459      ;
; 0.146  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.456      ;
; 0.149  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.453      ;
; 0.150  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.452      ;
; 0.150  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.324     ; 0.453      ;
; 0.150  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.451      ;
; 0.151  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.451      ;
; 0.152  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.450      ;
; 0.152  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.325     ; 0.450      ;
; 0.153  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.448      ;
; 0.154  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.326     ; 0.447      ;
; 0.154  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.324     ; 0.449      ;
; 0.155  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.324     ; 0.448      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.324     ; 0.447      ;
; 0.200  ; USBBridge:isntx|DOStrobes[2]                                ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.173     ; 0.554      ;
; 0.204  ; USBBridge:isntx|DOStrobes[3]                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.167     ; 0.556      ;
; 0.521  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.235      ; 1.756      ;
; 0.538  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.218      ; 1.712      ;
; 0.551  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.235      ; 1.726      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.066 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.534      ;
; -0.051 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.519      ;
; -0.047 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.515      ;
; -0.047 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.515      ;
; -0.047 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.515      ;
; 0.022  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.440      ;
; 0.023  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.439      ;
; 0.024  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.438      ;
; 0.025  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.437      ;
; 0.027  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.441      ;
; 0.028  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.440      ;
; 0.028  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.440      ;
; 0.030  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.438      ;
; 0.030  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.438      ;
; 0.031  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.437      ;
; 0.031  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.437      ;
; 0.032  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.437      ;
; 0.032  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.437      ;
; 0.032  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.064      ; 0.439      ;
; 0.033  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.064      ; 0.438      ;
; 0.033  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.064      ; 0.438      ;
; 0.033  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.064      ; 0.438      ;
; 0.087  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.375      ;
; 0.091  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.055      ; 0.371      ;
; 0.093  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.376      ;
; 0.094  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.374      ;
; 0.095  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.374      ;
; 0.095  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.374      ;
; 0.095  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.064      ; 0.376      ;
; 0.096  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.062      ; 0.373      ;
; 0.096  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.372      ;
; 0.096  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.061      ; 0.372      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.055 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.896      ;
; 0.059 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.892      ;
; 0.069 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.882      ;
; 0.108 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.843      ;
; 0.123 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.828      ;
; 0.126 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.825      ;
; 0.127 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.824      ;
; 0.130 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.821      ;
; 0.137 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.814      ;
; 0.137 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.814      ;
; 0.175 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.776      ;
; 0.176 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.775      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.193 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.500        ; 1.862      ; 2.261      ;
; 0.205 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.746      ;
; 0.205 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.746      ;
; 0.205 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.746      ;
; 0.410 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.541      ;
; 0.411 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.540      ;
; 0.411 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.540      ;
; 0.420 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.531      ;
; 0.422 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.529      ;
; 0.567 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; -0.036     ; 0.384      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
; 0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 1.000        ; 1.862      ; 2.060      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.641 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.174      ; 2.697      ;
; -0.612 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.134      ; 2.686      ;
; -0.612 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.134      ; 2.686      ;
; -0.612 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.134      ; 2.686      ;
; -0.598 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.146      ; 2.712      ;
; -0.598 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.146      ; 2.712      ;
; -0.598 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.146      ; 2.712      ;
; -0.592 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.145      ; 2.717      ;
; -0.592 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.145      ; 2.717      ;
; -0.573 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.135      ; 2.726      ;
; -0.554 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.129      ; 2.739      ;
; -0.554 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.129      ; 2.739      ;
; -0.554 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.129      ; 2.739      ;
; 0.528  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.552      ; 1.194      ;
; 0.557  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.512      ; 1.183      ;
; 0.557  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.512      ; 1.183      ;
; 0.557  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.512      ; 1.183      ;
; 0.571  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.524      ; 1.209      ;
; 0.571  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.524      ; 1.209      ;
; 0.571  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.524      ; 1.209      ;
; 0.577  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.523      ; 1.214      ;
; 0.577  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.523      ; 1.214      ;
; 0.591  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.326     ; 0.379      ;
; 0.596  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.513      ; 1.223      ;
; 0.612  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.326     ; 0.400      ;
; 0.615  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.507      ; 1.236      ;
; 0.615  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.507      ; 1.236      ;
; 0.615  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.507      ; 1.236      ;
; 0.759  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.297     ; 0.576      ;
; 0.838  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.336     ; 0.616      ;
; 0.927  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.337     ; 0.704      ;
; 0.953  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.343     ; 0.724      ;
; 0.954  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.325     ; 0.743      ;
; 0.970  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.325     ; 0.759      ;
; 0.982  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.269      ; 1.365      ;
; 1.004  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.348     ; 0.770      ;
; 1.008  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.342     ; 0.780      ;
; 1.011  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.331     ; 0.794      ;
; 1.011  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.229      ; 1.354      ;
; 1.011  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.229      ; 1.354      ;
; 1.011  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.229      ; 1.354      ;
; 1.025  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.241      ; 1.380      ;
; 1.025  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.241      ; 1.380      ;
; 1.025  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.241      ; 1.380      ;
; 1.031  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.240      ; 1.385      ;
; 1.031  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.240      ; 1.385      ;
; 1.048  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.343     ; 0.819      ;
; 1.050  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.230      ; 1.394      ;
; 1.069  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.224      ; 1.407      ;
; 1.069  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.224      ; 1.407      ;
; 1.069  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.224      ; 1.407      ;
; 1.085  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.348     ; 0.851      ;
; 19.448 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.174      ; 2.786      ;
; 19.489 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.134      ; 2.787      ;
; 19.489 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.134      ; 2.787      ;
; 19.489 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.134      ; 2.787      ;
; 19.492 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.146      ; 2.802      ;
; 19.492 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.146      ; 2.802      ;
; 19.492 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.146      ; 2.802      ;
; 19.512 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.145      ; 2.821      ;
; 19.512 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.145      ; 2.821      ;
; 19.517 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.135      ; 2.816      ;
; 19.556 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.129      ; 2.849      ;
; 19.556 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.129      ; 2.849      ;
; 19.556 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.129      ; 2.849      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.495 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|DFFE_inst33                                                                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 1.478      ;
; -0.435 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.363      ;
; -0.425 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 1.548      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.401 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.400      ;
; -0.366 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.432      ;
; -0.366 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.432      ;
; -0.364 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.434      ;
; -0.364 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.434      ;
; -0.362 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.436      ;
; -0.330 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.478      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.484      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.324 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.512      ; 1.467      ;
; -0.320 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.488      ;
; -0.319 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.489      ;
; -0.316 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.492      ;
; -0.308 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.500      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.501      ;
; -0.302 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.506      ;
; -0.302 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.506      ;
; -0.302 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.506      ;
; -0.298 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.510      ;
; -0.292 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|inst36                                                                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.514      ; 1.511      ;
; -0.286 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; inst35                                                                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.514      ; 1.517      ;
; -0.285 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.513      ;
; -0.268 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 1.530      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.235 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.518      ; 1.572      ;
; -0.234 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.574      ;
; -0.233 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.575      ;
; -0.223 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.585      ;
; -0.207 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.601      ;
; -0.205 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.529      ; 1.603      ;
; -0.048 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ; inst5                                                                                                      ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 0.560      ;
; -0.040 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.562      ;
; -0.040 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.562      ;
; -0.040 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.562      ;
; -0.038 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.564      ;
; -0.036 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.566      ;
; -0.033 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.574      ;
; -0.032 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.575      ;
; -0.032 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.575      ;
; -0.032 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.575      ;
; -0.031 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.576      ;
; -0.030 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.577      ;
; -0.028 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.579      ;
; -0.027 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.580      ;
; 0.027  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.637      ;
; 0.030  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.640      ;
; 0.030  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.640      ;
; 0.035  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.645      ;
; 0.035  ; USBBridge:isntx|DOStrobes[2]                                ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.427      ;
; 0.036  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.646      ;
; 0.037  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.647      ;
; 0.038  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.648      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.649      ;
; 0.041  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ; inst6                                                                                                      ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 0.649      ;
; 0.043  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ; inst7                                                                                                      ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 0.651      ;
; 0.081  ; USBBridge:isntx|DOStrobes[3]                                ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.479      ;
; 0.087  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ; courseProject:inst|inst36                                                                                  ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.694      ;
; 0.103  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ; inst35                                                                                                     ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.710      ;
; 0.114  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.725      ;
; 0.116  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                               ; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.727      ;
; 0.153  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.154  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.154  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.155  ; USBBridge:isntx|DFFE_inst23                                 ; USBBridge:isntx|DFFE_inst23                                                                                ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.155  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                        ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.156  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.157  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.158  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.159  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.161  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.162  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.164  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.165  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.167  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                               ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.394 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.535      ;
; -0.394 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.535      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.380 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.549      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.595      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.265 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.655      ;
; -0.245 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.746      ; 1.665      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.677      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.213 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.716      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.207 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.749      ; 1.706      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.198 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.750      ; 1.716      ;
; -0.194 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.735      ;
; -0.194 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.735      ;
; -0.194 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.735      ;
; -0.194 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.765      ; 1.735      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.766      ; 1.739      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.766      ; 1.739      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.178 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.733      ;
; -0.175 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.767      ; 1.756      ;
; -0.175 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.767      ; 1.756      ;
; -0.175 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.767      ; 1.756      ;
; -0.175 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.767      ; 1.756      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.168 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.743      ; 1.739      ;
; -0.162 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.764      ; 1.766      ;
; -0.162 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.764      ; 1.766      ;
; -0.144 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.776      ;
; -0.139 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.772      ;
; -0.139 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.747      ; 1.772      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.763      ; 1.805      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.111 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.756      ; 1.809      ;
; -0.028 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.766      ; 1.902      ;
; -0.028 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.766      ; 1.902      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.238 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.935      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.949      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.949      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.949      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.949      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 1.964      ; 1.949      ;
; 0.185  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.274  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.275  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.275  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.276  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.283  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.423  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.424  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.432  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.433  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.434  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.435  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.436  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.486  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.487  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.489  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.162      ;
; 0.490  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.498  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.499  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.499  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.172      ;
; 0.499  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.172      ;
; 0.499  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.172      ;
; 0.499  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.172      ;
; 0.499  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; -0.500       ; 1.964      ; 2.172      ;
; 0.501  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.553  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.564  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 0.000        ; 0.036      ; 0.704      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.217 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.314      ;
; 0.218 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.315      ;
; 0.218 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.315      ;
; 0.218 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.314      ;
; 0.218 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.314      ;
; 0.218 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.314      ;
; 0.220 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.317      ;
; 0.220 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.316      ;
; 0.223 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.313      ;
; 0.226 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.316      ;
; 0.290 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.387      ;
; 0.290 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.387      ;
; 0.290 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.387      ;
; 0.290 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.386      ;
; 0.291 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.388      ;
; 0.291 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.387      ;
; 0.291 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.387      ;
; 0.291 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.387      ;
; 0.291 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.387      ;
; 0.292 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.389      ;
; 0.292 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.388      ;
; 0.292 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.388      ;
; 0.293 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.432      ; 0.389      ;
; 0.297 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.387      ;
; 0.298 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.388      ;
; 0.298 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.388      ;
; 0.299 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.426      ; 0.389      ;
; 0.358 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.455      ;
; 0.359 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.456      ;
; 0.359 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.456      ;
; 0.362 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.459      ;
; 0.371 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.433      ; 0.468      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                   ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.967 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 0.568      ;
; 1.101 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; courseProject:inst|inst11 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.427     ; 0.778      ;
; 1.231 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 0.832      ;
; 1.275 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 0.876      ;
; 1.323 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 0.924      ;
; 1.399 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.005      ;
; 1.416 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 1.017      ;
; 1.446 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 1.047      ;
; 1.466 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.072      ;
; 1.477 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 1.078      ;
; 1.494 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.100      ;
; 1.529 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.135      ;
; 1.542 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.148      ;
; 1.628 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.234      ;
; 1.673 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.553     ; 1.274      ;
; 1.677 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.548     ; 1.283      ;
; 1.761 ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ; courseProject:inst|inst11 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; -0.569     ; 1.346      ;
+-------+------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.765 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.208     ; 1.464      ;
; -0.203 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 1.153      ;
; -0.158 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.214     ; 0.851      ;
; -0.067 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 1.018      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.400  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.174     ; 1.153      ;
; -0.400  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.174     ; 1.153      ;
; -0.258  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.167     ; 1.018      ;
; -0.258  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.167     ; 1.018      ;
; 998.475 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.464      ;
; 998.475 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.464      ;
; 999.088 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.851      ;
; 999.088 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.851      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                       ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.402 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.500        ; 0.628      ; 0.828      ;
; 0.971 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 1.000        ; 0.628      ; 0.759      ;
+-------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.136 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 0.000        ; 0.665      ; 0.728      ;
; 0.426  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; courseProject:inst|inst11 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; -0.500       ; 0.665      ; 0.790      ;
+--------+--------------------------------------------+---------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.427 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.167      ; 0.758      ;
; 0.760 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.036      ; 0.900      ;
; 0.871 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.035      ; 1.010      ;
; 0.944 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.173      ; 1.281      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.502 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.900      ;
; 0.502 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.900      ;
; 0.606 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.606 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.619 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.010      ;
; 0.619 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.010      ;
; 1.129 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.281      ;
; 1.129 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.281      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.430  ; 0.614        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.430  ; 0.614        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst9|lpm_ff_component|dffs[0]|q                                                                           ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|combout                                                                                        ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12|dataa                                                                                          ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                               ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                 ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; courseProject:inst|inst11        ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst9|lpm_ff_component|dffs[3]|q ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; Rise       ; inst|inst11|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.261 ; 19.445       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.261 ; 19.445       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.261 ; 19.445       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.261 ; 19.445       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.263 ; 19.447       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.263 ; 19.447       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.263 ; 19.447       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.336 ; 19.520       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.441 ; 19.441       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.441 ; 19.441       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.441 ; 19.441       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.441 ; 19.441       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.443 ; 19.443       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.443 ; 19.443       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.443 ; 19.443       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.447 ; 19.447       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.449 ; 19.449       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.466 ; 19.466       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.466 ; 19.466       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.514 ; 19.514       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.263 ; 20.479       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 20.336 ; 20.552       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 20.336 ; 20.552       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 20.336 ; 20.552       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 20.336 ; 20.552       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 20.483 ; 20.483       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 20.534 ; 20.534       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.534 ; 20.534       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.550 ; 20.550       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.553 ; 20.553       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.558 ; 20.558       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.558 ; 20.558       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.558 ; 20.558       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.558 ; 20.558       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.619 ; 499.835      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                   ;
; 499.619 ; 499.835      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                   ;
; 499.619 ; 499.835      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                          ;
; 499.619 ; 499.835      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                 ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ;
; 499.660 ; 499.844      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                 ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ;
; 499.661 ; 499.845      ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 2.349 ; 3.398 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 1.802 ; 2.641 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 2.349 ; 3.398 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 1.313 ; 2.150 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 1.461 ; 2.406 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 1.213 ; 2.055 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 1.724 ; 2.700 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 1.199 ; 2.042 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 1.621 ; 2.502 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 3.624 ; 4.444 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 3.496 ; 4.100 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.532 ; -1.314 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.700 ; -1.524 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.740 ; -1.523 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.586 ; -1.369 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.816 ; -1.654 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.532 ; -1.314 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.748 ; -1.533 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.615 ; -1.374 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.690 ; -1.476 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.921 ; -3.764 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -2.814 ; -3.435 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.671 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.671 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.643 ; 5.858 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.643 ; 5.858 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.779 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.779 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.789 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.789 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.416 ; 4.480 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.416 ; 4.480 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.966 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.966 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 9.594 ; 9.599 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 8.184 ; 8.522 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 7.726 ; 8.027 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 7.471 ; 7.660 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 7.686 ; 7.861 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 6.561 ; 6.893 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 7.213 ; 7.672 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 7.347 ; 7.520 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 9.594 ; 9.599 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 2.201 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;       ; 2.271 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.338 ; 8.346 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.236 ; 7.574 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.403 ; 6.762 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.632 ; 5.790 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.444 ; 5.595 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.067 ; 5.304 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.239 ; 5.455 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.184 ; 5.252 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.338 ; 8.346 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 4.098 ; 3.989 ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 4.098 ; 3.989 ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 3.256 ; 3.210 ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 3.268 ; 3.209 ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 3.466 ; 3.401 ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 3.343 ; 3.302 ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 3.690 ; 3.582 ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 3.636 ; 3.762 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 6.927 ; 6.783 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 6.596 ; 6.561 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 6.247 ; 6.249 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 5.358 ; 5.589 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 6.180 ; 6.512 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 4.894 ; 5.100 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 5.604 ; 5.891 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 5.504 ; 5.536 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 6.927 ; 6.783 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 5.079 ; 5.079 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 4.712 ; 4.712 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 4.903 ; 4.903 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 4.903 ; 4.903 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 4.904 ; 4.904 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 4.621 ; 4.621 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 4.588 ; 4.588 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 5.079 ; 5.079 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 5.058 ; 5.058 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 2.824 ; 2.906 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                           ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.618 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.618 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.405 ; 5.586 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.405 ; 5.586 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.719 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.719 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.731 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.731 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.264 ; 4.329 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.264 ; 4.329 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.899 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.899 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 4.198 ; 4.265 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 4.656 ; 4.673 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 4.693 ; 4.753 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 4.774 ; 4.962 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 4.357 ; 4.482 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 4.545 ; 4.613 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 4.395 ; 4.508 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 4.198 ; 4.265 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 5.558 ; 5.429 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 2.167 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;       ; 2.232 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.360 ; 4.470 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.303 ; 6.624 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.852 ; 6.090 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.938 ; 5.106 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.865 ; 4.995 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.360 ; 4.470 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.708 ; 4.832 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.604 ; 4.683 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.157 ; 7.170 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 3.183 ; 3.139 ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 3.991 ; 3.888 ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 3.183 ; 3.140 ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 3.194 ; 3.139 ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 3.384 ; 3.323 ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 3.265 ; 3.228 ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 3.599 ; 3.498 ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 3.315 ; 3.437 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 2.951 ; 2.955 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 3.356 ; 3.394 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 3.301 ; 3.509 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 3.378 ; 3.625 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 2.959 ; 3.116 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 3.296 ; 3.376 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 3.019 ; 2.955 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 2.951 ; 3.091 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 4.420 ; 4.372 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 3.123 ; 3.123 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 3.259 ; 3.259 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 3.402 ; 3.402 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 3.402 ; 3.402 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 3.411 ; 3.411 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 3.183 ; 3.183 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 3.123 ; 3.123 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 3.559 ; 3.559 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 3.539 ; 3.539 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 2.564 ; 2.639 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.435 ; 4.435 ; 4.791 ; 4.772 ;
; mode_usb_n ; usb_d[1]    ; 4.626 ; 4.626 ; 4.967 ; 4.940 ;
; mode_usb_n ; usb_d[2]    ; 4.626 ; 4.626 ; 4.967 ; 4.940 ;
; mode_usb_n ; usb_d[3]    ; 4.627 ; 4.627 ; 4.951 ; 4.932 ;
; mode_usb_n ; usb_d[4]    ; 4.344 ; 4.344 ; 4.713 ; 4.694 ;
; mode_usb_n ; usb_d[5]    ; 4.311 ; 4.311 ; 4.676 ; 4.649 ;
; mode_usb_n ; usb_d[6]    ; 4.802 ; 4.802 ; 5.130 ; 5.103 ;
; mode_usb_n ; usb_d[7]    ; 4.781 ; 4.781 ; 5.110 ; 5.083 ;
; mode_usb_n ; usb_rdn     ; 3.268 ; 3.249 ; 3.726 ; 3.726 ;
; mode_usb_n ; usb_wr      ; 3.300 ; 3.273 ; 3.747 ; 3.747 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.619 ; 3.487 ; 3.851 ; 3.851 ;
; mode_usb_n ; usb_d[1]    ; 3.762 ; 3.645 ; 3.994 ; 3.994 ;
; mode_usb_n ; usb_d[2]    ; 3.762 ; 3.645 ; 3.994 ; 3.994 ;
; mode_usb_n ; usb_d[3]    ; 3.803 ; 3.671 ; 4.003 ; 4.003 ;
; mode_usb_n ; usb_d[4]    ; 3.531 ; 3.399 ; 3.775 ; 3.775 ;
; mode_usb_n ; usb_d[5]    ; 3.459 ; 3.342 ; 3.715 ; 3.715 ;
; mode_usb_n ; usb_d[6]    ; 3.931 ; 3.814 ; 4.151 ; 4.151 ;
; mode_usb_n ; usb_d[7]    ; 3.910 ; 3.793 ; 4.131 ; 4.131 ;
; mode_usb_n ; usb_rdn     ; 2.366 ; 2.366 ; 2.959 ; 2.827 ;
; mode_usb_n ; usb_wr      ; 2.371 ; 2.371 ; 2.939 ; 2.822 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -5.755   ; -1.157  ; -2.826   ; -0.377  ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -1.195   ; -0.360  ; N/A      ; N/A     ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -5.755   ; 0.967   ; 0.402    ; -0.377  ; -1.487              ;
;  USBBridge:isntx|USBRDn                            ; -4.858   ; -0.394  ; -2.826   ; 0.427   ; -1.487              ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.596   ; 0.217   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; -2.238   ; -0.693  ; N/A      ; N/A     ; 19.261              ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.363   ; -1.157  ; -1.892   ; 0.502   ; 499.587             ;
; Design-wide TNS                                    ; -559.732 ; -52.925 ; -11.511  ; -0.377  ; -230.491            ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; -5.687   ; -2.160  ; N/A      ; N/A     ; -8.922              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; -5.755   ; 0.000   ; 0.000    ; -0.377  ; -1.487              ;
;  USBBridge:isntx|USBRDn                            ; -451.306 ; -21.359 ; -4.373   ; 0.000   ; -172.498            ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -43.461  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; -28.226  ; -8.325  ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -28.465  ; -46.462 ; -7.138   ; 0.000   ; 0.000               ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 5.062 ; 5.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.847 ; 4.229 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 5.062 ; 5.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 2.941 ; 3.168 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 3.262 ; 3.574 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.743 ; 2.995 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.539 ; 3.847 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.685 ; 2.918 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.742 ; 3.843 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 7.637 ; 8.157 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.083 ; 7.572 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.532 ; -1.126 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.700 ; -1.443 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.740 ; -1.523 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.586 ; -1.229 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.816 ; -1.654 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.532 ; -1.126 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.748 ; -1.533 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.615 ; -1.328 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.690 ; -1.412 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.921 ; -3.764 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -2.814 ; -3.435 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.584  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;        ; 5.584  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.620 ; 12.215 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 12.620 ; 12.215 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.155  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.155  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.636  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;        ; 5.636  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.686  ; 9.394  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 9.686  ; 9.394  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.363  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 5.363  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 20.277 ; 19.238 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 18.025 ; 17.391 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 17.263 ; 16.592 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 16.614 ; 16.053 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 16.903 ; 16.436 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 14.698 ; 14.211 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 16.388 ; 15.660 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 16.475 ; 15.797 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 20.277 ; 19.238 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 4.595  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;        ; 4.231  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.233 ; 16.236 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 15.836 ; 15.202 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.311 ; 13.620 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.127 ; 11.687 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.654 ; 11.429 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.873 ; 10.679 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.329 ; 11.043 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.083 ; 10.832 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.233 ; 16.236 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 8.222  ; 8.597  ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 8.222  ; 8.597  ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 6.612  ; 6.823  ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 6.585  ; 6.721  ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 6.999  ; 7.225  ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 6.718  ; 6.900  ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 7.394  ; 7.669  ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 8.363  ; 8.213  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 14.453 ; 14.102 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 14.453 ; 14.102 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 14.002 ; 13.411 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 12.460 ; 11.994 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 14.347 ; 13.801 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 11.302 ; 11.000 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 13.037 ; 12.546 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 12.278 ; 11.747 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 14.309 ; 13.511 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 9.216  ; 9.216  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 8.549  ; 8.549  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 8.854  ; 8.854  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 8.854  ; 8.854  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 8.911  ; 8.911  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 8.293  ; 8.293  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 8.188  ; 8.188  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 9.216  ; 9.216  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 9.194  ; 9.194  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 6.235  ; 5.807  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                           ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.618 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ;       ; 2.618 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.405 ; 5.586 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  usb_d[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 5.405 ; 5.586 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.719 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
;  led[0]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] ; 2.719 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.731 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ;       ; 2.731 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.264 ; 4.329 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  usb_d[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 4.264 ; 4.329 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; led[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.899 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
;  led[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] ; 2.899 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ;
; usb_d[*]  ; USBBridge:isntx|USBRDn                     ; 4.198 ; 4.265 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn                     ; 4.656 ; 4.673 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn                     ; 4.693 ; 4.753 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn                     ; 4.774 ; 4.962 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn                     ; 4.357 ; 4.482 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn                     ; 4.545 ; 4.613 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn                     ; 4.395 ; 4.508 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn                     ; 4.198 ; 4.265 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn                     ; 5.558 ; 5.429 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ; 2.167 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn   ; USBBridge:isntx|USBRDn                     ;       ; 2.232 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.360 ; 4.470 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.303 ; 6.624 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.852 ; 6.090 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.938 ; 5.106 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.865 ; 4.995 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.360 ; 4.470 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.708 ; 4.832 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 4.604 ; 4.683 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.157 ; 7.170 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]    ; clk_25mhz                                  ; 3.183 ; 3.139 ; Rise       ; clk_25mhz                                         ;
;  led[1]   ; clk_25mhz                                  ; 3.991 ; 3.888 ; Rise       ; clk_25mhz                                         ;
;  led[2]   ; clk_25mhz                                  ; 3.183 ; 3.140 ; Rise       ; clk_25mhz                                         ;
;  led[4]   ; clk_25mhz                                  ; 3.194 ; 3.139 ; Rise       ; clk_25mhz                                         ;
;  led[5]   ; clk_25mhz                                  ; 3.384 ; 3.323 ; Rise       ; clk_25mhz                                         ;
;  led[6]   ; clk_25mhz                                  ; 3.265 ; 3.228 ; Rise       ; clk_25mhz                                         ;
;  led[7]   ; clk_25mhz                                  ; 3.599 ; 3.498 ; Rise       ; clk_25mhz                                         ;
; DIV10     ; clk_25mhz                                  ; 3.315 ; 3.437 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 2.951 ; 2.955 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 3.356 ; 3.394 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 3.301 ; 3.509 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 3.378 ; 3.625 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 2.959 ; 3.116 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 3.296 ; 3.376 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 3.019 ; 2.955 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 2.951 ; 3.091 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 4.420 ; 4.372 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                                  ; 3.123 ; 3.123 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                                  ; 3.259 ; 3.259 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                                  ; 3.402 ; 3.402 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                                  ; 3.402 ; 3.402 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                                  ; 3.411 ; 3.411 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                                  ; 3.183 ; 3.183 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                                  ; 3.123 ; 3.123 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                                  ; 3.559 ; 3.559 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                                  ; 3.539 ; 3.539 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                                  ; 2.564 ; 2.639 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.375 ; 7.115 ; 7.871 ; 7.871 ;
; mode_usb_n ; usb_d[1]    ; 7.630 ; 7.390 ; 8.176 ; 8.176 ;
; mode_usb_n ; usb_d[2]    ; 7.630 ; 7.390 ; 8.176 ; 8.176 ;
; mode_usb_n ; usb_d[3]    ; 7.669 ; 7.409 ; 8.233 ; 8.233 ;
; mode_usb_n ; usb_d[4]    ; 7.158 ; 6.898 ; 7.615 ; 7.615 ;
; mode_usb_n ; usb_d[5]    ; 7.049 ; 6.809 ; 7.510 ; 7.510 ;
; mode_usb_n ; usb_d[6]    ; 7.968 ; 7.728 ; 8.538 ; 8.538 ;
; mode_usb_n ; usb_d[7]    ; 7.938 ; 7.698 ; 8.516 ; 8.516 ;
; mode_usb_n ; usb_rdn     ; 5.076 ; 5.076 ; 5.378 ; 5.118 ;
; mode_usb_n ; usb_wr      ; 5.072 ; 5.072 ; 5.227 ; 4.987 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.619 ; 3.487 ; 3.851 ; 3.851 ;
; mode_usb_n ; usb_d[1]    ; 3.762 ; 3.645 ; 3.994 ; 3.994 ;
; mode_usb_n ; usb_d[2]    ; 3.762 ; 3.645 ; 3.994 ; 3.994 ;
; mode_usb_n ; usb_d[3]    ; 3.803 ; 3.671 ; 4.003 ; 4.003 ;
; mode_usb_n ; usb_d[4]    ; 3.531 ; 3.399 ; 3.775 ; 3.775 ;
; mode_usb_n ; usb_d[5]    ; 3.459 ; 3.342 ; 3.715 ; 3.715 ;
; mode_usb_n ; usb_d[6]    ; 3.931 ; 3.814 ; 4.151 ; 4.151 ;
; mode_usb_n ; usb_d[7]    ; 3.910 ; 3.793 ; 4.131 ; 4.131 ;
; mode_usb_n ; usb_rdn     ; 2.366 ; 2.366 ; 2.959 ; 2.827 ;
; mode_usb_n ; usb_wr      ; 2.371 ; 2.371 ; 2.939 ; 2.822 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; DIV10         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_wr        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mode_usb_n              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DIV10         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.08 V              ; -0.00512 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-009 s                 ; 4.44e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-007 V                 ; 3.08 V             ; -0.00512 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-009 s                ; 4.44e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0965 V           ; 0.164 V                              ; 0.127 V                              ; 3.14e-010 s                 ; 3.99e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0965 V          ; 0.164 V                             ; 0.127 V                             ; 3.14e-010 s                ; 3.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DIV10         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.65 V              ; -0.242 V            ; 0.406 V                              ; 0.304 V                              ; 1.57e-010 s                 ; 2.13e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.65 V             ; -0.242 V           ; 0.406 V                             ; 0.304 V                             ; 1.57e-010 s                ; 2.13e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 13       ; 13       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; clk_25mhz                                         ; 39       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1991     ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 3457     ; 0        ; 4        ; 4        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 34       ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 65       ; 65       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 43       ; 0        ; 2        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; 28       ; 7        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 10       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 26       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 13       ; 13       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; clk_25mhz                                         ; 39       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1991     ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 3457     ; 0        ; 4        ; 4        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 34       ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 65       ; 65       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 43       ; 0        ; 2        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; 28       ; 7        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 10       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 26       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 1        ; 1        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]        ; 1        ; 1        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 261   ; 261  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 24 16:27:09 2021
Info: Command: quartus_sta Laba3_3oper -c Laba3_3oper
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Laba3_3oper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:isntx|USBRDn USBBridge:isntx|USBRDn
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]
    Info: create_clock -period 1.000 -name USBBridge:isntx|Z_ALTERA_SYNTHESIZED USBBridge:isntx|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.755
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.755        -5.755 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    -4.858      -451.306 USBBridge:isntx|USBRDn 
    Info:    -2.238       -28.226 clk_25mhz 
    Info:    -1.493       -40.293 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.363       -28.465 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.195        -5.687 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
Info: Worst-case hold slack is -1.117
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.117       -40.073 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.693        -8.325 clk_25mhz 
    Info:    -0.360        -2.160 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:    -0.056        -0.136 USBBridge:isntx|USBRDn 
    Info:     0.834         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     2.645         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case recovery slack is -2.826
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.826        -4.373 USBBridge:isntx|USBRDn 
    Info:    -1.892        -7.138 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.446         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case removal slack is -0.377
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.377        -0.377 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:     1.226         0.000 USBBridge:isntx|USBRDn 
    Info:     1.301         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -8.922 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    19.667         0.000 clk_25mhz 
    Info:   499.689         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.458
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.458        -5.458 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    -4.472      -422.331 USBBridge:isntx|USBRDn 
    Info:    -2.154       -27.234 clk_25mhz 
    Info:    -1.596       -43.461 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.026       -16.068 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.986        -4.557 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
Info: Worst-case hold slack is -1.157
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.157       -46.462 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.439        -5.011 clk_25mhz 
    Info:    -0.238        -1.428 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:    -0.012        -0.024 USBBridge:isntx|USBRDn 
    Info:     1.064         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     2.382         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case recovery slack is -2.623
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.623        -3.950 USBBridge:isntx|USBRDn 
    Info:    -1.674        -6.144 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.517         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case removal slack is -0.373
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.373        -0.373 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:     1.156         0.000 USBBridge:isntx|USBRDn 
    Info:     1.185         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.498 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -8.922 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    19.578         0.000 clk_25mhz 
    Info:   499.587         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.784
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.784        -1.784 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    -1.593      -132.635 USBBridge:isntx|USBRDn 
    Info:    -0.496        -5.006 clk_25mhz 
    Info:    -0.288        -2.993 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.066        -0.258 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     0.055         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
Info: Worst-case hold slack is -0.641
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.641        -7.690 clk_25mhz 
    Info:    -0.495       -14.413 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.394       -21.359 USBBridge:isntx|USBRDn 
    Info:    -0.238        -1.358 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:     0.217         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     0.967         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case recovery slack is -0.765
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.765        -0.923 USBBridge:isntx|USBRDn 
    Info:    -0.400        -1.316 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.402         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
Info: Worst-case removal slack is -0.136
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.136        -0.136 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:     0.427         0.000 USBBridge:isntx|USBRDn 
    Info:     0.502         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:isntx|USBRDn 
    Info:    -1.000       -32.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -6.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] 
    Info:    -1.000        -1.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] 
    Info:    19.261         0.000 clk_25mhz 
    Info:   499.619         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Fri Dec 24 16:27:14 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


