-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cout_write is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_cout_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_cout_V_V_empty_n : IN STD_LOGIC;
    fifo_cout_V_V_read : OUT STD_LOGIC;
    fifo_config_in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    fifo_config_in_V_V_empty_n : IN STD_LOGIC;
    fifo_config_in_V_V_read : OUT STD_LOGIC;
    m_axi_global_cout_V_AWVALID : OUT STD_LOGIC;
    m_axi_global_cout_V_AWREADY : IN STD_LOGIC;
    m_axi_global_cout_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_global_cout_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_global_cout_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_global_cout_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_global_cout_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_WVALID : OUT STD_LOGIC;
    m_axi_global_cout_V_WREADY : IN STD_LOGIC;
    m_axi_global_cout_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_global_cout_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_global_cout_V_WLAST : OUT STD_LOGIC;
    m_axi_global_cout_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_ARVALID : OUT STD_LOGIC;
    m_axi_global_cout_V_ARREADY : IN STD_LOGIC;
    m_axi_global_cout_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_global_cout_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_global_cout_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_global_cout_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_global_cout_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_global_cout_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_RVALID : IN STD_LOGIC;
    m_axi_global_cout_V_RREADY : OUT STD_LOGIC;
    m_axi_global_cout_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_global_cout_V_RLAST : IN STD_LOGIC;
    m_axi_global_cout_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_BVALID : IN STD_LOGIC;
    m_axi_global_cout_V_BREADY : OUT STD_LOGIC;
    m_axi_global_cout_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_global_cout_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_global_cout_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    global_cout_V_offset_dout : IN STD_LOGIC_VECTOR (57 downto 0);
    global_cout_V_offset_empty_n : IN STD_LOGIC;
    global_cout_V_offset_read : OUT STD_LOGIC );
end;


architecture behav of cout_write is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (64 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (64 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (64 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (64 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (64 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (64 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (64 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (64 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (64 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (64 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_config_in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_phi_mux_done_i_i_phi_fu_268_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_layer_start_i_i_phi_fu_279_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal layer_start_i_i_reg_275 : STD_LOGIC_VECTOR (0 downto 0);
    signal global_cout_V_offset_blk_n : STD_LOGIC;
    signal reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op139_read_state6 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0954_i_i_phi_fu_244_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal tmp_336_i_i_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_337_i_i_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_630 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_645 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_i_i_reg_1668 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_i_i_reg_1565 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal tmp_339_i_i_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal tmp_347_i_i_reg_1704 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_658 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_354_i_i_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal grp_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal global_cout_V_offset_10_reg_1483 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal LAYER_BATCH_V_reg_1488 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_757_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1494 : STD_LOGIC_VECTOR (0 downto 0);
    signal up_sample_prev_load_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal en_prev_load_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal change_layout_prev_l_1_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_reg_1513 : STD_LOGIC_VECTOR (191 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal COUT_OFFSET_V_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_T_V_reg_1523 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_OUT_NUM_T_V_reg_1528 : STD_LOGIC_VECTOR (15 downto 0);
    signal LAYER_IN_H_T_V_reg_1536 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_T_V_reg_1545 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_565_reg_1553 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_i_i_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal en_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal en_reg_1569 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_pool_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_pool_reg_1575 : STD_LOGIC_VECTOR (0 downto 0);
    signal up_sample_reg_1580 : STD_LOGIC_VECTOR (0 downto 0);
    signal LAYER_OUT_H_HW_V_fu_893_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_H_HW_V_reg_1587 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_W_HW_V_fu_903_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_W_HW_V_reg_1592 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_V_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_NUM_V_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_NUM_V_reg_1603 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_H_V_reg_1609 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_V_reg_1615 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_H_V_fu_947_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_H_V_reg_1620 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_W_V_fu_958_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_W_V_reg_1625 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1630 : STD_LOGIC_VECTOR (0 downto 0);
    signal change_layout_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal change_layout_reg_1635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_336_i_i_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_337_i_i_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_w_iter_prev_load_reg_1648 : STD_LOGIC_VECTOR (31 downto 0);
    signal up_sample_prev_load_1_reg_1653 : STD_LOGIC_VECTOR (0 downto 0);
    signal en_prev_load_1_reg_1658 : STD_LOGIC_VECTOR (0 downto 0);
    signal change_layout_prev_l_reg_1663 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_cout_write_fifo_read_fu_410_ap_ready : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_ap_done : STD_LOGIC;
    signal ap_predicate_op232_call_state12 : BOOLEAN;
    signal grp_cout_write_ddr_write_fu_385_ap_ready : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_ap_done : STD_LOGIC;
    signal ap_predicate_op233_call_state12 : BOOLEAN;
    signal ap_predicate_op235_call_state12 : BOOLEAN;
    signal ap_predicate_op236_call_state12 : BOOLEAN;
    signal ap_predicate_op239_call_state12 : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal tmp_343_i_i_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_i_i_reg_1672 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_iter_fu_1144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_reg_1677 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_2_fu_1153_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_2_reg_1689 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_356_i_i_reg_1698 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal num_tile_2_fu_1179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_tile_2_reg_1713 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_reg_1720 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_i_i_57_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_i_i_57_reg_1725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_t_3_i_i_fu_1227_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_t_3_i_i_reg_1731 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_2_i_i_fu_1234_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_2_i_i_reg_1736 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_tile_1_i_i_fu_1242_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_tile_1_i_i_reg_1741 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_348_i_i_reg_1746 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal num_iter_1_fu_1252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_1_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_352_i_i_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_352_i_i_reg_1756 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal layer_iter_4_reg_1760 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_355_i_i_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_i_i_reg_1766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal tmp_350_i_i_reg_1781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal cout_burst_buf_ping_s_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cout_burst_buf_ping_s_ce0 : STD_LOGIC;
    signal cout_burst_buf_ping_s_we0 : STD_LOGIC;
    signal cout_burst_buf_ping_s_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal cout_burst_buf_ping_s_ce1 : STD_LOGIC;
    signal cout_burst_buf_ping_s_we1 : STD_LOGIC;
    signal cout_burst_buf_pong_s_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cout_burst_buf_pong_s_ce0 : STD_LOGIC;
    signal cout_burst_buf_pong_s_we0 : STD_LOGIC;
    signal cout_burst_buf_pong_s_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal cout_burst_buf_pong_s_ce1 : STD_LOGIC;
    signal cout_burst_buf_pong_s_we1 : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_ap_start : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_ap_idle : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0 : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWVALID : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WVALID : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WLAST : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARVALID : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_RREADY : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_BREADY : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_en : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_up_sample : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_change_layout : STD_LOGIC;
    signal grp_cout_write_ddr_write_fu_385_POOL_ODD : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_ap_start : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_ap_idle : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0 : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0 : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d0 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1 : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1 : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_cout_write_fifo_read_fu_410_fifo_cout_V_V_read : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_en : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_up_sample : STD_LOGIC;
    signal grp_cout_write_fifo_read_fu_410_POOL_ODD : STD_LOGIC;
    signal p_0954_i_i_reg_240 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal p_0939_i_i_reg_252 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_i_i_reg_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_done_i_i_be_phi_fu_305_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_layer_start_i_i_be_phi_fu_346_p24 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_start_1_i_i_reg_287 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_i_i_be_reg_300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal layer_start_i_i_be_reg_341 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cout_write_ddr_write_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state6_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal grp_cout_write_fifo_read_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal num_tile_prev_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_iter_i_i_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_i_i_fu_1167_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_6_i_i_fu_1270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_i_i_fu_1289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_prev_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_t_prev_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_w_iter_prev_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_prev_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal up_sample_prev_fu_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal en_prev_fu_140 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_w_iter_prev_1_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_prev_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_h_iter_prev_1_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_iter_prev_1_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_NUM_T_prev_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_NUM_T_prev_1_fu_1040_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_H_T_prev_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_IN_W_T_prev_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_H_HW_prev_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal LAYER_OUT_W_HW_prev_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal cout_offset_prev_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_tile_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal task_cnt_fu_1034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal change_layout_prev_fu_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_tile_prev_1_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_t_prev_1_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ind_w_prev_1_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_204 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_V_67_fu_208 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_V_68_fu_212 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_V_69_fu_216 : STD_LOGIC_VECTOR (191 downto 0);
    signal STRIDE_V_fu_777_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_567_fu_849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_568_fu_863_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_i_fu_969_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_332_i_i_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_333_i_i_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_334_i_i_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_335_i_i_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_i_i_fu_1123_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_380_i_i_fu_1132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_338_i_i_fu_1141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_353_i_i_fu_1150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1767_v_cast_cast_ca_fu_1185_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_344_i_i_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ind_w_fu_1207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_341_i_i_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_58_fu_1212_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ind_w_i_i_fu_1219_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_351_i_i_fu_1249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_ap_start : STD_LOGIC;
    signal grp_fu_1119_ap_done : STD_LOGIC;
    signal ap_predicate_op439_call_state65 : BOOLEAN;
    signal ap_predicate_op441_call_state65 : BOOLEAN;
    signal ap_block_state65_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (64 downto 0);

    component cout_write_ddr_write IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cout_burst_buf_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        cout_burst_buf_V_ce0 : OUT STD_LOGIC;
        cout_burst_buf_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_global_cout_V_AWVALID : OUT STD_LOGIC;
        m_axi_global_cout_V_AWREADY : IN STD_LOGIC;
        m_axi_global_cout_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_global_cout_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_global_cout_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_global_cout_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_global_cout_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_WVALID : OUT STD_LOGIC;
        m_axi_global_cout_V_WREADY : IN STD_LOGIC;
        m_axi_global_cout_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_global_cout_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_global_cout_V_WLAST : OUT STD_LOGIC;
        m_axi_global_cout_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_ARVALID : OUT STD_LOGIC;
        m_axi_global_cout_V_ARREADY : IN STD_LOGIC;
        m_axi_global_cout_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_global_cout_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_global_cout_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_global_cout_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_global_cout_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_global_cout_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_RVALID : IN STD_LOGIC;
        m_axi_global_cout_V_RREADY : OUT STD_LOGIC;
        m_axi_global_cout_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_global_cout_V_RLAST : IN STD_LOGIC;
        m_axi_global_cout_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_BVALID : IN STD_LOGIC;
        m_axi_global_cout_V_BREADY : OUT STD_LOGIC;
        m_axi_global_cout_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_global_cout_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_global_cout_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        global_cout_V_offset : IN STD_LOGIC_VECTOR (57 downto 0);
        en : IN STD_LOGIC;
        up_sample : IN STD_LOGIC;
        num_iter : IN STD_LOGIC_VECTOR (31 downto 0);
        in_h_iter : IN STD_LOGIC_VECTOR (31 downto 0);
        in_w_iter : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_OUT_NUM_T : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_IN_H_T : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_IN_W_T : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_OUT_H_HW : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_OUT_W_HW : IN STD_LOGIC_VECTOR (31 downto 0);
        num_tile : IN STD_LOGIC_VECTOR (31 downto 0);
        ind_w_t : IN STD_LOGIC_VECTOR (31 downto 0);
        ind_w : IN STD_LOGIC_VECTOR (31 downto 0);
        cout_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        change_layout : IN STD_LOGIC;
        POOL_ODD : IN STD_LOGIC );
    end component;


    component cout_write_fifo_read IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cout_burst_buf_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        cout_burst_buf_V_ce0 : OUT STD_LOGIC;
        cout_burst_buf_V_we0 : OUT STD_LOGIC;
        cout_burst_buf_V_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        cout_burst_buf_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        cout_burst_buf_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        cout_burst_buf_V_ce1 : OUT STD_LOGIC;
        cout_burst_buf_V_we1 : OUT STD_LOGIC;
        cout_burst_buf_V_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        fifo_cout_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        fifo_cout_V_V_empty_n : IN STD_LOGIC;
        fifo_cout_V_V_read : OUT STD_LOGIC;
        en : IN STD_LOGIC;
        up_sample : IN STD_LOGIC;
        LAYER_OUT_H : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_OUT_W : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_OUT_NUM_T : IN STD_LOGIC_VECTOR (15 downto 0);
        LAYER_IN_H_T : IN STD_LOGIC_VECTOR (31 downto 0);
        LAYER_IN_W_T : IN STD_LOGIC_VECTOR (31 downto 0);
        in_h_iter : IN STD_LOGIC_VECTOR (31 downto 0);
        in_w_iter : IN STD_LOGIC_VECTOR (31 downto 0);
        POOL_ODD : IN STD_LOGIC );
    end component;


    component top_kernel_udiv_3kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cout_write_cout_bXh4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;



begin
    cout_burst_buf_ping_s_U : component cout_write_cout_bXh4
    generic map (
        DataWidth => 512,
        AddressRange => 6912,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cout_burst_buf_ping_s_address0,
        ce0 => cout_burst_buf_ping_s_ce0,
        we0 => cout_burst_buf_ping_s_we0,
        d0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d0,
        q0 => cout_burst_buf_ping_s_q0,
        address1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address1,
        ce1 => cout_burst_buf_ping_s_ce1,
        we1 => cout_burst_buf_ping_s_we1,
        d1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d1);

    cout_burst_buf_pong_s_U : component cout_write_cout_bXh4
    generic map (
        DataWidth => 512,
        AddressRange => 6912,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cout_burst_buf_pong_s_address0,
        ce0 => cout_burst_buf_pong_s_ce0,
        we0 => cout_burst_buf_pong_s_we0,
        d0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d0,
        q0 => cout_burst_buf_pong_s_q0,
        address1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address1,
        ce1 => cout_burst_buf_pong_s_ce1,
        we1 => cout_burst_buf_pong_s_we1,
        d1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d1);

    grp_cout_write_ddr_write_fu_385 : component cout_write_ddr_write
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cout_write_ddr_write_fu_385_ap_start,
        ap_done => grp_cout_write_ddr_write_fu_385_ap_done,
        ap_idle => grp_cout_write_ddr_write_fu_385_ap_idle,
        ap_ready => grp_cout_write_ddr_write_fu_385_ap_ready,
        cout_burst_buf_V_address0 => grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0,
        cout_burst_buf_V_ce0 => grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0,
        cout_burst_buf_V_q0 => grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0,
        m_axi_global_cout_V_AWVALID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWVALID,
        m_axi_global_cout_V_AWREADY => m_axi_global_cout_V_AWREADY,
        m_axi_global_cout_V_AWADDR => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWADDR,
        m_axi_global_cout_V_AWID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWID,
        m_axi_global_cout_V_AWLEN => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLEN,
        m_axi_global_cout_V_AWSIZE => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWSIZE,
        m_axi_global_cout_V_AWBURST => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWBURST,
        m_axi_global_cout_V_AWLOCK => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLOCK,
        m_axi_global_cout_V_AWCACHE => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWCACHE,
        m_axi_global_cout_V_AWPROT => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWPROT,
        m_axi_global_cout_V_AWQOS => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWQOS,
        m_axi_global_cout_V_AWREGION => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWREGION,
        m_axi_global_cout_V_AWUSER => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWUSER,
        m_axi_global_cout_V_WVALID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WVALID,
        m_axi_global_cout_V_WREADY => m_axi_global_cout_V_WREADY,
        m_axi_global_cout_V_WDATA => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WDATA,
        m_axi_global_cout_V_WSTRB => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WSTRB,
        m_axi_global_cout_V_WLAST => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WLAST,
        m_axi_global_cout_V_WID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WID,
        m_axi_global_cout_V_WUSER => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WUSER,
        m_axi_global_cout_V_ARVALID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARVALID,
        m_axi_global_cout_V_ARREADY => ap_const_logic_0,
        m_axi_global_cout_V_ARADDR => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARADDR,
        m_axi_global_cout_V_ARID => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARID,
        m_axi_global_cout_V_ARLEN => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARLEN,
        m_axi_global_cout_V_ARSIZE => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARSIZE,
        m_axi_global_cout_V_ARBURST => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARBURST,
        m_axi_global_cout_V_ARLOCK => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARLOCK,
        m_axi_global_cout_V_ARCACHE => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARCACHE,
        m_axi_global_cout_V_ARPROT => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARPROT,
        m_axi_global_cout_V_ARQOS => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARQOS,
        m_axi_global_cout_V_ARREGION => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARREGION,
        m_axi_global_cout_V_ARUSER => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_ARUSER,
        m_axi_global_cout_V_RVALID => ap_const_logic_0,
        m_axi_global_cout_V_RREADY => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_RREADY,
        m_axi_global_cout_V_RDATA => ap_const_lv512_lc_1,
        m_axi_global_cout_V_RLAST => ap_const_logic_0,
        m_axi_global_cout_V_RID => ap_const_lv1_0,
        m_axi_global_cout_V_RUSER => ap_const_lv1_0,
        m_axi_global_cout_V_RRESP => ap_const_lv2_0,
        m_axi_global_cout_V_BVALID => m_axi_global_cout_V_BVALID,
        m_axi_global_cout_V_BREADY => grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_BREADY,
        m_axi_global_cout_V_BRESP => m_axi_global_cout_V_BRESP,
        m_axi_global_cout_V_BID => m_axi_global_cout_V_BID,
        m_axi_global_cout_V_BUSER => m_axi_global_cout_V_BUSER,
        global_cout_V_offset => global_cout_V_offset_10_reg_1483,
        en => grp_cout_write_ddr_write_fu_385_en,
        up_sample => grp_cout_write_ddr_write_fu_385_up_sample,
        num_iter => reg_595,
        in_h_iter => reg_590,
        in_w_iter => reg_585,
        LAYER_OUT_NUM_T => reg_600,
        LAYER_IN_H_T => reg_605,
        LAYER_IN_W_T => reg_610,
        LAYER_OUT_H_HW => reg_615,
        LAYER_OUT_W_HW => reg_620,
        num_tile => reg_630,
        ind_w_t => reg_635,
        ind_w => reg_640,
        cout_offset => reg_625,
        change_layout => grp_cout_write_ddr_write_fu_385_change_layout,
        POOL_ODD => grp_cout_write_ddr_write_fu_385_POOL_ODD);

    grp_cout_write_fifo_read_fu_410 : component cout_write_fifo_read
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cout_write_fifo_read_fu_410_ap_start,
        ap_done => grp_cout_write_fifo_read_fu_410_ap_done,
        ap_idle => grp_cout_write_fifo_read_fu_410_ap_idle,
        ap_ready => grp_cout_write_fifo_read_fu_410_ap_ready,
        cout_burst_buf_V_address0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0,
        cout_burst_buf_V_ce0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0,
        cout_burst_buf_V_we0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0,
        cout_burst_buf_V_d0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d0,
        cout_burst_buf_V_q0 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0,
        cout_burst_buf_V_address1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address1,
        cout_burst_buf_V_ce1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1,
        cout_burst_buf_V_we1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1,
        cout_burst_buf_V_d1 => grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_d1,
        fifo_cout_V_V_dout => fifo_cout_V_V_dout,
        fifo_cout_V_V_empty_n => fifo_cout_V_V_empty_n,
        fifo_cout_V_V_read => grp_cout_write_fifo_read_fu_410_fifo_cout_V_V_read,
        en => grp_cout_write_fifo_read_fu_410_en,
        up_sample => grp_cout_write_fifo_read_fu_410_up_sample,
        LAYER_OUT_H => LAYER_OUT_H_V_reg_1620,
        LAYER_OUT_W => LAYER_OUT_W_V_reg_1625,
        LAYER_OUT_NUM_T => LAYER_OUT_NUM_T_V_reg_1528,
        LAYER_IN_H_T => LAYER_IN_H_T_V_reg_1536,
        LAYER_IN_W_T => LAYER_IN_W_T_V_reg_1545,
        in_h_iter => reg_645,
        in_w_iter => in_w_iter_prev_load_reg_1648,
        POOL_ODD => grp_cout_write_fifo_read_fu_410_POOL_ODD);

    top_kernel_udiv_3kbM_U370 : component top_kernel_udiv_3kbM
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_1119_ap_start,
        done => grp_fu_1119_ap_done,
        din0 => LAYER_IN_H_V_reg_1609,
        din1 => LAYER_IN_H_T_V_reg_1536,
        ce => ap_const_logic_1,
        dout => grp_fu_1119_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_cout_write_ddr_write_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cout_write_ddr_write_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_0) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_757_p1 = ap_const_lv1_1) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (tmp_fu_757_p1 = ap_const_lv1_0) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)))) then 
                    grp_cout_write_ddr_write_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cout_write_ddr_write_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_cout_write_ddr_write_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cout_write_fifo_read_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cout_write_fifo_read_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_0) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)))) then 
                    grp_cout_write_fifo_read_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cout_write_fifo_read_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_cout_write_fifo_read_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    change_layout_prev_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                change_layout_prev_fu_188 <= change_layout_reg_1635;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                change_layout_prev_fu_188 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done_i_i_be_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                done_i_i_be_reg_300 <= tmp_350_i_i_reg_1781;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (tmp_352_i_i_reg_1756 = ap_const_lv1_0) and (tmp_348_i_i_reg_1746 = ap_const_lv1_0) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then 
                done_i_i_be_reg_300 <= tmp_355_i_i_reg_1766;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                done_i_i_be_reg_300 <= tmp_356_i_i_reg_1698;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_1)))) then 
                done_i_i_be_reg_300 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done_i_i_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                done_i_i_reg_264 <= ap_phi_mux_done_i_i_be_phi_fu_305_p24;
            elsif (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                done_i_i_reg_264 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    in_h_iter_prev_1_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                in_h_iter_prev_1_fu_152 <= in_h_iter_prev_fu_148;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                in_h_iter_prev_1_fu_152 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_h_iter_prev_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state54) and (tmp_347_i_i_reg_1704 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_1)))) then 
                in_h_iter_prev_fu_148 <= reg_650;
            elsif (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_0)))) then 
                in_h_iter_prev_fu_148 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_w_iter_prev_1_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                in_w_iter_prev_1_fu_144 <= in_w_iter_prev_fu_128;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                in_w_iter_prev_1_fu_144 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_w_iter_prev_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)))) then 
                in_w_iter_prev_fu_128 <= reg_654;
            elsif (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_0)))) then 
                in_w_iter_prev_fu_128 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ind_w_prev_1_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                ind_w_prev_1_fu_200 <= ind_w_prev_fu_120;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ind_w_prev_1_fu_200 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ind_w_prev_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)))) then 
                ind_w_prev_fu_120 <= ind_w_2_i_i_reg_1736;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ind_w_prev_fu_120 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ind_w_t_prev_1_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                ind_w_t_prev_1_fu_196 <= ind_w_t_prev_fu_124;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ind_w_t_prev_1_fu_196 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ind_w_t_prev_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)))) then 
                ind_w_t_prev_fu_124 <= ind_w_t_3_i_i_reg_1731;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ind_w_t_prev_fu_124 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    layer_iter_i_i_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                layer_iter_i_i_fu_116 <= p_4_i_i_fu_1289_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (tmp_352_i_i_reg_1756 = ap_const_lv1_0) and (tmp_348_i_i_reg_1746 = ap_const_lv1_0) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then 
                layer_iter_i_i_fu_116 <= p_6_i_i_fu_1270_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                layer_iter_i_i_fu_116 <= p_5_i_i_fu_1167_p3;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                layer_iter_i_i_fu_116 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    layer_start_1_i_i_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_layer_start_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (done_i_i_reg_264 = ap_const_lv1_0))) then 
                layer_start_1_i_i_reg_287 <= layer_start_i_i_reg_275;
            elsif ((not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_i_i_reg_275 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_i_i_reg_275 = ap_const_lv1_1))) then 
                layer_start_1_i_i_reg_287 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    layer_start_i_i_be_reg_341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state58) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (tmp_352_i_i_reg_1756 = ap_const_lv1_0) and (tmp_348_i_i_reg_1746 = ap_const_lv1_0) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0)))) then 
                layer_start_i_i_be_reg_341 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_1)))) then 
                layer_start_i_i_be_reg_341 <= layer_start_1_i_i_reg_287;
            end if; 
        end if;
    end process;

    layer_start_i_i_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                layer_start_i_i_reg_275 <= ap_phi_mux_layer_start_i_i_be_phi_fu_346_p24;
            elsif (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                layer_start_i_i_reg_275 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    num_iter_prev_1_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                num_iter_prev_1_fu_156 <= num_iter_prev_fu_132;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                num_iter_prev_1_fu_156 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_iter_prev_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_1))) then 
                num_iter_prev_fu_132 <= num_iter_reg_1677;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1))) then 
                num_iter_prev_fu_132 <= num_iter_1_reg_1750;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1))) then 
                num_iter_prev_fu_132 <= num_iter_2_reg_1689;
            elsif (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1)))) then 
                num_iter_prev_fu_132 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_tile_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                num_tile_fu_184 <= task_cnt_fu_1034_p2;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                num_tile_fu_184 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_tile_prev_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then 
                num_tile_prev_1_fu_192 <= num_tile_prev_fu_112;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                num_tile_prev_1_fu_192 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_tile_prev_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state59) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1)))) then 
                num_tile_prev_fu_112 <= num_tile_1_i_i_reg_1741;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_1)))) then 
                num_tile_prev_fu_112 <= reg_580;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                num_tile_prev_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_i_i_reg_275 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                COUT_OFFSET_V_reg_1518 <= tmp_V_68_fu_212(127 downto 96);
                LAYER_IN_H_T_V_reg_1536 <= tmp_V_69_fu_216(127 downto 96);
                LAYER_IN_NUM_T_V_reg_1523 <= tmp_V_69_fu_216(79 downto 64);
                LAYER_IN_W_T_V_reg_1545 <= tmp_V_69_fu_216(159 downto 128);
                LAYER_OUT_NUM_T_V_reg_1528 <= tmp_V_69_fu_216(95 downto 80);
                en_reg_1569 <= en_fu_857_p2;
                max_pool_reg_1575 <= max_pool_fu_873_p2;
                p_Result_3_reg_1558 <= tmp_V_69_fu_216(13 downto 13);
                p_Val2_17_reg_1513 <= tmp_V_69_fu_216;
                tmp_331_i_i_reg_1565 <= tmp_331_i_i_fu_843_p2;
                tmp_565_reg_1553 <= tmp_V_69_fu_216(9 downto 9);
                up_sample_reg_1580 <= tmp_V_69_fu_216(6 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                LAYER_BATCH_V_reg_1488 <= fifo_config_in_V_V_dout(191 downto 160);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1))) then
                LAYER_IN_H_T_prev_fu_164 <= LAYER_IN_H_T_V_reg_1536;
                LAYER_IN_W_T_prev_fu_168 <= LAYER_IN_W_T_V_reg_1545;
                LAYER_OUT_H_HW_prev_fu_172 <= LAYER_OUT_H_HW_V_reg_1587;
                    LAYER_OUT_NUM_T_prev_fu_160(15 downto 0) <= LAYER_OUT_NUM_T_prev_1_fu_1040_p1(15 downto 0);
                LAYER_OUT_W_HW_prev_fu_176 <= LAYER_OUT_W_HW_V_reg_1592;
                cout_offset_prev_fu_180 <= COUT_OFFSET_V_reg_1518;
                en_prev_fu_140 <= en_reg_1569;
                up_sample_prev_fu_136 <= up_sample_reg_1580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                LAYER_IN_H_V_reg_1609 <= tmp_V_67_fu_208(95 downto 64);
                LAYER_IN_NUM_V_reg_1598 <= LAYER_IN_NUM_V_fu_913_p1;
                LAYER_IN_W_V_reg_1615 <= tmp_V_67_fu_208(127 downto 96);
                LAYER_OUT_H_HW_V_reg_1587 <= tmp_V_fu_204(159 downto 128);
                LAYER_OUT_H_V_reg_1620 <= tmp_V_67_fu_208(159 downto 128);
                LAYER_OUT_NUM_V_reg_1603 <= tmp_V_67_fu_208(63 downto 32);
                LAYER_OUT_W_HW_V_reg_1592 <= tmp_V_fu_204(191 downto 160);
                LAYER_OUT_W_V_reg_1625 <= tmp_V_67_fu_208(191 downto 160);
                change_layout_reg_1635 <= change_layout_fu_1016_p2;
                p_Result_s_reg_1630 <= p_Result_s_fu_976_p2;
                tmp_336_i_i_reg_1640 <= tmp_336_i_i_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                brmerge_i_i_reg_1668 <= brmerge_i_i_fu_1115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0))) then
                change_layout_prev_l_1_reg_1508 <= change_layout_prev_fu_188;
                en_prev_load_reg_1503 <= en_prev_fu_140;
                up_sample_prev_load_reg_1498 <= up_sample_prev_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0))) then
                change_layout_prev_l_reg_1663 <= change_layout_prev_fu_188;
                en_prev_load_1_reg_1658 <= en_prev_fu_140;
                up_sample_prev_load_1_reg_1653 <= up_sample_prev_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                global_cout_V_offset_10_reg_1483 <= global_cout_V_offset_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1))) then
                in_w_iter_prev_load_reg_1648 <= in_w_iter_prev_fu_128;
                tmp_337_i_i_reg_1644 <= tmp_337_i_i_fu_1028_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                ind_w_2_i_i_reg_1736 <= ind_w_2_i_i_fu_1234_p3;
                ind_w_t_3_i_i_reg_1731 <= ind_w_t_3_i_i_fu_1227_p3;
                num_tile_1_i_i_reg_1741 <= num_tile_1_i_i_fu_1242_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_0))) then
                layer_iter_4_reg_1760 <= grp_fu_562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_0))) then
                num_iter_1_reg_1750 <= num_iter_1_fu_1252_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_0))) then
                num_iter_2_reg_1689 <= num_iter_2_fu_1153_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (brmerge_i_i_reg_1668 = ap_const_lv1_1))) then
                num_iter_reg_1677 <= num_iter_fu_1144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                num_tile_2_reg_1713 <= num_tile_2_fu_1179_p2;
                p_4_i_i_57_reg_1725 <= p_4_i_i_57_fu_1192_p2;
                ret_V_reg_1720 <= grp_fu_1119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                p_0939_i_i_reg_252 <= p_Result_3_reg_1558;
                p_0954_i_i_reg_240 <= p_Result_s_reg_1630;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then
                reg_580 <= num_tile_fu_184;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)))) then
                reg_585 <= in_w_iter_prev_1_fu_144;
                reg_590 <= in_h_iter_prev_1_fu_152;
                reg_595 <= num_iter_prev_1_fu_156;
                    reg_600(15 downto 0) <= LAYER_OUT_NUM_T_prev_fu_160(15 downto 0);
                reg_605 <= LAYER_IN_H_T_prev_fu_164;
                reg_610 <= LAYER_IN_W_T_prev_fu_168;
                reg_615 <= LAYER_OUT_H_HW_prev_fu_172;
                reg_620 <= LAYER_OUT_W_HW_prev_fu_176;
                reg_625 <= cout_offset_prev_fu_180;
                reg_630 <= num_tile_prev_1_fu_192;
                reg_635 <= ind_w_t_prev_1_fu_196;
                reg_640 <= ind_w_prev_1_fu_200;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)))) then
                reg_645 <= in_h_iter_prev_fu_148;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_331_i_i_reg_1565 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0)))) then
                reg_650 <= grp_fu_545_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_0)))) then
                reg_654 <= grp_fu_550_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_0)))) then
                reg_658 <= grp_fu_562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then
                tmp_343_i_i_reg_1672 <= tmp_343_i_i_fu_1136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                tmp_347_i_i_reg_1704 <= grp_fu_662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                tmp_348_i_i_reg_1746 <= grp_fu_672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                tmp_350_i_i_reg_1781 <= grp_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                tmp_352_i_i_reg_1756 <= tmp_352_i_i_fu_1258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                tmp_355_i_i_reg_1766 <= tmp_355_i_i_fu_1266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                tmp_356_i_i_reg_1698 <= grp_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then
                tmp_V_67_fu_208 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then
                tmp_V_68_fu_212 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                tmp_V_69_fu_216 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_i_i_reg_275 = ap_const_lv1_1) and (done_i_i_reg_264 = ap_const_lv1_0)))) then
                tmp_V_fu_204 <= fifo_config_in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_reg_1494 <= tmp_fu_757_p1;
            end if;
        end if;
    end process;
    reg_600(31 downto 16) <= "0000000000000000";
    LAYER_OUT_NUM_T_prev_fu_160(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, global_cout_V_offset_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_phi_mux_done_i_i_phi_fu_268_p4, ap_phi_mux_layer_start_i_i_phi_fu_279_p4, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_i_i_reg_275, ap_predicate_op139_read_state6, ap_CS_fsm_state13, brmerge_i_i_reg_1668, tmp_331_i_i_reg_1565, ap_CS_fsm_state60, tmp_339_i_i_fu_1281_p2, ap_CS_fsm_state14, grp_fu_662_p2, ap_CS_fsm_state54, tmp_347_i_i_reg_1704, ap_CS_fsm_state61, ap_CS_fsm_state16, tmp_354_i_i_fu_1159_p2, ap_CS_fsm_state62, grp_fu_672_p2, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, ap_CS_fsm_state15, ap_CS_fsm_state55, tmp_352_i_i_fu_1258_p2, ap_CS_fsm_state56, done_i_i_reg_264, ap_CS_fsm_state65, ap_block_state65_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                elsif ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_layer_start_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (done_i_i_reg_264 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif ((not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_i_i_reg_275 = ap_const_lv1_1) and (done_i_i_reg_264 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if ((not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_i_i_reg_275 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_331_i_i_reg_1565 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fu_662_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_672_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_354_i_i_fu_1159_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state54) and (tmp_347_i_i_reg_1704 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fu_672_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state56 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state56) and (tmp_352_i_i_fu_1258_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state60 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state60) and (tmp_339_i_i_fu_1281_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state61 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_fu_662_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state62 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_fu_672_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state65 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    LAYER_IN_NUM_V_fu_913_p1 <= tmp_V_67_fu_208(32 - 1 downto 0);
    LAYER_OUT_H_HW_V_fu_893_p4 <= tmp_V_fu_204(159 downto 128);
    LAYER_OUT_H_V_fu_947_p4 <= tmp_V_67_fu_208(159 downto 128);
    LAYER_OUT_NUM_T_prev_1_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T_V_reg_1528),32));
    LAYER_OUT_W_HW_V_fu_903_p4 <= tmp_V_fu_204(191 downto 160);
    LAYER_OUT_W_V_fu_958_p4 <= tmp_V_67_fu_208(191 downto 160);
    STRIDE_V_fu_777_p4 <= tmp_V_68_fu_212(191 downto 160);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, fifo_config_in_V_V_empty_n, global_cout_V_offset_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0));
    end process;


    ap_block_state10_assign_proc : process(fifo_config_in_V_V_empty_n, layer_start_i_i_reg_275)
    begin
                ap_block_state10 <= ((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_i_i_reg_275 = ap_const_lv1_1));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_cout_write_fifo_read_fu_410_ap_done, ap_predicate_op232_call_state12, grp_cout_write_ddr_write_fu_385_ap_done, ap_predicate_op233_call_state12, ap_predicate_op235_call_state12, ap_predicate_op236_call_state12, ap_predicate_op239_call_state12)
    begin
                ap_block_state12_on_subcall_done <= (((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (grp_cout_write_ddr_write_fu_385_ap_done = ap_const_logic_0)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (grp_cout_write_ddr_write_fu_385_ap_done = ap_const_logic_0)) or ((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (grp_cout_write_fifo_read_fu_410_ap_done = ap_const_logic_0)) or ((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (grp_cout_write_fifo_read_fu_410_ap_done = ap_const_logic_0)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (grp_cout_write_fifo_read_fu_410_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state6_assign_proc : process(fifo_config_in_V_V_empty_n, ap_predicate_op139_read_state6)
    begin
                ap_block_state6 <= ((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state65_on_subcall_done_assign_proc : process(grp_cout_write_ddr_write_fu_385_ap_done, ap_predicate_op439_call_state65, ap_predicate_op441_call_state65)
    begin
                ap_block_state65_on_subcall_done <= (((ap_predicate_op441_call_state65 = ap_const_boolean_1) and (grp_cout_write_ddr_write_fu_385_ap_done = ap_const_logic_0)) or ((ap_predicate_op439_call_state65 = ap_const_boolean_1) and (grp_cout_write_ddr_write_fu_385_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state6_ignore_call0_assign_proc : process(fifo_config_in_V_V_empty_n, ap_predicate_op139_read_state6)
    begin
                ap_block_state6_ignore_call0 <= ((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state65, ap_block_state65_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_done_i_i_be_phi_fu_305_p24_assign_proc : process(brmerge_i_i_reg_1668, tmp_331_i_i_reg_1565, tmp_347_i_i_reg_1704, tmp_348_i_i_reg_1746, tmp_352_i_i_reg_1756, tmp_355_i_i_reg_1766, ap_CS_fsm_state58, done_i_i_be_reg_300)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (tmp_352_i_i_reg_1756 = ap_const_lv1_0) and (tmp_348_i_i_reg_1746 = ap_const_lv1_0) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then 
            ap_phi_mux_done_i_i_be_phi_fu_305_p24 <= tmp_355_i_i_reg_1766;
        else 
            ap_phi_mux_done_i_i_be_phi_fu_305_p24 <= done_i_i_be_reg_300;
        end if; 
    end process;

    ap_phi_mux_done_i_i_phi_fu_268_p4 <= done_i_i_reg_264;

    ap_phi_mux_layer_start_i_i_be_phi_fu_346_p24_assign_proc : process(brmerge_i_i_reg_1668, tmp_331_i_i_reg_1565, tmp_347_i_i_reg_1704, tmp_348_i_i_reg_1746, tmp_352_i_i_reg_1756, ap_CS_fsm_state58, layer_start_i_i_be_reg_341)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (tmp_352_i_i_reg_1756 = ap_const_lv1_0) and (tmp_348_i_i_reg_1746 = ap_const_lv1_0) and (tmp_347_i_i_reg_1704 = ap_const_lv1_0) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then 
            ap_phi_mux_layer_start_i_i_be_phi_fu_346_p24 <= ap_const_lv1_1;
        else 
            ap_phi_mux_layer_start_i_i_be_phi_fu_346_p24 <= layer_start_i_i_be_reg_341;
        end if; 
    end process;

    ap_phi_mux_layer_start_i_i_phi_fu_279_p4 <= layer_start_i_i_reg_275;
    ap_phi_mux_p_0954_i_i_phi_fu_244_p4 <= p_0954_i_i_reg_240;

    ap_predicate_op139_read_state6_assign_proc : process(layer_start_i_i_reg_275, done_i_i_reg_264)
    begin
                ap_predicate_op139_read_state6 <= ((layer_start_i_i_reg_275 = ap_const_lv1_1) and (done_i_i_reg_264 = ap_const_lv1_0));
    end process;


    ap_predicate_op232_call_state12_assign_proc : process(tmp_reg_1494, tmp_336_i_i_reg_1640, tmp_337_i_i_reg_1644)
    begin
                ap_predicate_op232_call_state12 <= ((tmp_336_i_i_reg_1640 = ap_const_lv1_1) and (tmp_337_i_i_reg_1644 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0));
    end process;


    ap_predicate_op233_call_state12_assign_proc : process(tmp_reg_1494, tmp_336_i_i_reg_1640, tmp_337_i_i_reg_1644)
    begin
                ap_predicate_op233_call_state12 <= ((tmp_336_i_i_reg_1640 = ap_const_lv1_1) and (tmp_337_i_i_reg_1644 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0));
    end process;


    ap_predicate_op235_call_state12_assign_proc : process(tmp_reg_1494, tmp_336_i_i_reg_1640, tmp_337_i_i_reg_1644)
    begin
                ap_predicate_op235_call_state12 <= ((tmp_336_i_i_reg_1640 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_337_i_i_reg_1644 = ap_const_lv1_0));
    end process;


    ap_predicate_op236_call_state12_assign_proc : process(tmp_reg_1494, tmp_336_i_i_reg_1640, tmp_337_i_i_reg_1644)
    begin
                ap_predicate_op236_call_state12 <= ((tmp_336_i_i_reg_1640 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_337_i_i_reg_1644 = ap_const_lv1_0));
    end process;


    ap_predicate_op239_call_state12_assign_proc : process(tmp_336_i_i_reg_1640, tmp_337_i_i_reg_1644)
    begin
                ap_predicate_op239_call_state12 <= ((tmp_337_i_i_reg_1644 = ap_const_lv1_1) and (tmp_336_i_i_reg_1640 = ap_const_lv1_1));
    end process;


    ap_predicate_op439_call_state65_assign_proc : process(tmp_reg_1494, p_0954_i_i_reg_240)
    begin
                ap_predicate_op439_call_state65 <= ((p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0));
    end process;


    ap_predicate_op441_call_state65_assign_proc : process(tmp_reg_1494, p_0954_i_i_reg_240)
    begin
                ap_predicate_op441_call_state65 <= ((tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state65, ap_block_state65_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i_fu_1115_p2 <= (up_sample_reg_1580 or max_pool_reg_1575);
    change_layout_fu_1016_p2 <= (p_i_i_fu_1010_p2 and or_cond_i_i_fu_993_p2);

    cout_burst_buf_ping_s_address0_assign_proc : process(tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op236_call_state12, ap_predicate_op239_call_state12, grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_address0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_address0 <= grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0;
        else 
            cout_burst_buf_ping_s_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    cout_burst_buf_ping_s_ce0_assign_proc : process(tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op236_call_state12, ap_predicate_op239_call_state12, grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_ce0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_ce0 <= grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0;
        else 
            cout_burst_buf_ping_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_ping_s_ce1_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op239_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_ce1 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1;
        else 
            cout_burst_buf_ping_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_ping_s_we0_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op239_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_we0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0;
        else 
            cout_burst_buf_ping_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_ping_s_we1_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op239_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_ping_s_we1 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1;
        else 
            cout_burst_buf_ping_s_we1 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_pong_s_address0_assign_proc : process(tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op235_call_state12, grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            cout_burst_buf_pong_s_address0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_pong_s_address0 <= grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_address0;
        else 
            cout_burst_buf_pong_s_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    cout_burst_buf_pong_s_ce0_assign_proc : process(tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op235_call_state12, grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            cout_burst_buf_pong_s_ce0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            cout_burst_buf_pong_s_ce0 <= grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_ce0;
        else 
            cout_burst_buf_pong_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_pong_s_ce1_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op235_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            cout_burst_buf_pong_s_ce1 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_ce1;
        else 
            cout_burst_buf_pong_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_pong_s_we0_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op235_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            cout_burst_buf_pong_s_we0 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we0;
        else 
            cout_burst_buf_pong_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cout_burst_buf_pong_s_we1_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op235_call_state12, grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            cout_burst_buf_pong_s_we1 <= grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_we1;
        else 
            cout_burst_buf_pong_s_we1 <= ap_const_logic_0;
        end if; 
    end process;

    en_fu_857_p2 <= (tmp_567_fu_849_p3 or tmp_331_i_i_fu_843_p2);

    fifo_config_in_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_i_i_reg_275, done_i_i_reg_264)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_i_i_reg_275 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (layer_start_i_i_reg_275 = ap_const_lv1_1) and (done_i_i_reg_264 = ap_const_lv1_0)))) then 
            fifo_config_in_V_V_blk_n <= fifo_config_in_V_V_empty_n;
        else 
            fifo_config_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_config_in_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, global_cout_V_offset_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, layer_start_i_i_reg_275, ap_predicate_op139_read_state6)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((fifo_config_in_V_V_empty_n = ap_const_logic_0) and (layer_start_i_i_reg_275 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state10) and (layer_start_i_i_reg_275 = ap_const_lv1_1)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((ap_predicate_op139_read_state6 = ap_const_boolean_1) and (fifo_config_in_V_V_empty_n = ap_const_logic_0))) and (ap_predicate_op139_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((fifo_config_in_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            fifo_config_in_V_V_read <= ap_const_logic_1;
        else 
            fifo_config_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_cout_V_V_read_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op235_call_state12, ap_predicate_op239_call_state12, grp_cout_write_fifo_read_fu_410_fifo_cout_V_V_read)
    begin
        if ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            fifo_cout_V_V_read <= grp_cout_write_fifo_read_fu_410_fifo_cout_V_V_read;
        else 
            fifo_cout_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    global_cout_V_offset_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, global_cout_V_offset_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            global_cout_V_offset_blk_n <= global_cout_V_offset_empty_n;
        else 
            global_cout_V_offset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    global_cout_V_offset_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fifo_config_in_V_V_empty_n, global_cout_V_offset_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (fifo_config_in_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (global_cout_V_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            global_cout_V_offset_read <= ap_const_logic_1;
        else 
            global_cout_V_offset_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_cout_write_ddr_write_fu_385_POOL_ODD_assign_proc : process(tmp_reg_1494, p_Result_3_reg_1558, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, p_0954_i_i_reg_240, p_0939_i_i_reg_252, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_POOL_ODD <= p_Result_3_reg_1558(0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)))) then 
            grp_cout_write_ddr_write_fu_385_POOL_ODD <= p_0939_i_i_reg_252(0);
        else 
            grp_cout_write_ddr_write_fu_385_POOL_ODD <= 'X';
        end if; 
    end process;

    grp_cout_write_ddr_write_fu_385_ap_start <= grp_cout_write_ddr_write_fu_385_ap_start_reg;

    grp_cout_write_ddr_write_fu_385_change_layout_assign_proc : process(tmp_reg_1494, change_layout_prev_l_1_reg_1508, change_layout_prev_l_reg_1663, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_change_layout <= change_layout_prev_l_reg_1663(0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)))) then 
            grp_cout_write_ddr_write_fu_385_change_layout <= change_layout_prev_l_1_reg_1508(0);
        else 
            grp_cout_write_ddr_write_fu_385_change_layout <= 'X';
        end if; 
    end process;


    grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0_assign_proc : process(tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, cout_burst_buf_ping_s_q0, cout_burst_buf_pong_s_q0, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0 <= cout_burst_buf_ping_s_q0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0 <= cout_burst_buf_pong_s_q0;
        else 
            grp_cout_write_ddr_write_fu_385_cout_burst_buf_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cout_write_ddr_write_fu_385_en_assign_proc : process(tmp_reg_1494, en_prev_load_reg_1503, en_prev_load_1_reg_1658, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_en <= en_prev_load_1_reg_1658(0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)))) then 
            grp_cout_write_ddr_write_fu_385_en <= en_prev_load_reg_1503(0);
        else 
            grp_cout_write_ddr_write_fu_385_en <= 'X';
        end if; 
    end process;


    grp_cout_write_ddr_write_fu_385_up_sample_assign_proc : process(tmp_reg_1494, up_sample_prev_load_reg_1498, up_sample_prev_load_1_reg_1653, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_ddr_write_fu_385_up_sample <= up_sample_prev_load_1_reg_1653(0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)))) then 
            grp_cout_write_ddr_write_fu_385_up_sample <= up_sample_prev_load_reg_1498(0);
        else 
            grp_cout_write_ddr_write_fu_385_up_sample <= 'X';
        end if; 
    end process;

    grp_cout_write_fifo_read_fu_410_POOL_ODD <= p_Result_3_reg_1558(0);
    grp_cout_write_fifo_read_fu_410_ap_start <= grp_cout_write_fifo_read_fu_410_ap_start_reg;

    grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0_assign_proc : process(ap_CS_fsm_state12, ap_predicate_op232_call_state12, ap_predicate_op235_call_state12, ap_predicate_op239_call_state12, cout_burst_buf_ping_s_q0, cout_burst_buf_pong_s_q0)
    begin
        if (((ap_predicate_op235_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0 <= cout_burst_buf_pong_s_q0;
        elsif ((((ap_predicate_op239_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op232_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0 <= cout_burst_buf_ping_s_q0;
        else 
            grp_cout_write_fifo_read_fu_410_cout_burst_buf_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_cout_write_fifo_read_fu_410_en <= en_reg_1569(0);
    grp_cout_write_fifo_read_fu_410_up_sample <= up_sample_reg_1580(0);

    grp_fu_1119_ap_start_assign_proc : process(ap_CS_fsm_state13, brmerge_i_i_reg_1668, tmp_331_i_i_reg_1565)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_331_i_i_reg_1565 = ap_const_lv1_1) and (brmerge_i_i_reg_1668 = ap_const_lv1_0))) then 
            grp_fu_1119_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1119_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_545_p2 <= std_logic_vector(unsigned(LAYER_IN_H_T_V_reg_1536) + unsigned(in_h_iter_prev_fu_148));
    grp_fu_550_p2 <= std_logic_vector(unsigned(LAYER_IN_W_T_V_reg_1545) + unsigned(in_w_iter_prev_fu_128));
    grp_fu_562_p2 <= std_logic_vector(unsigned(layer_iter_i_i_fu_116) + unsigned(ap_const_lv32_1));
    grp_fu_662_p2 <= "1" when (unsigned(reg_650) < unsigned(LAYER_IN_H_V_reg_1609)) else "0";
    grp_fu_672_p2 <= "1" when (unsigned(reg_654) < unsigned(LAYER_IN_W_V_reg_1615)) else "0";
    grp_fu_682_p2 <= "1" when (reg_658 = LAYER_BATCH_V_reg_1488) else "0";
    ind_w_2_i_i_fu_1234_p3 <= 
        p_ind_w_i_i_fu_1219_p3 when (tmp_341_i_i_fu_1198_p2(0) = '1') else 
        ind_w_prev_fu_120;
    ind_w_fu_1207_p2 <= std_logic_vector(unsigned(num_tile_2_reg_1713) + unsigned(ind_w_prev_fu_120));
    ind_w_t_3_i_i_fu_1227_p3 <= 
        p_i_i_58_fu_1212_p3 when (tmp_341_i_i_fu_1198_p2(0) = '1') else 
        ind_w_t_prev_fu_124;
    m_axi_global_cout_V_ARADDR <= ap_const_lv64_0;
    m_axi_global_cout_V_ARBURST <= ap_const_lv2_0;
    m_axi_global_cout_V_ARCACHE <= ap_const_lv4_0;
    m_axi_global_cout_V_ARID <= ap_const_lv1_0;
    m_axi_global_cout_V_ARLEN <= ap_const_lv32_0;
    m_axi_global_cout_V_ARLOCK <= ap_const_lv2_0;
    m_axi_global_cout_V_ARPROT <= ap_const_lv3_0;
    m_axi_global_cout_V_ARQOS <= ap_const_lv4_0;
    m_axi_global_cout_V_ARREGION <= ap_const_lv4_0;
    m_axi_global_cout_V_ARSIZE <= ap_const_lv3_0;
    m_axi_global_cout_V_ARUSER <= ap_const_lv1_0;
    m_axi_global_cout_V_ARVALID <= ap_const_logic_0;
    m_axi_global_cout_V_AWADDR <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWADDR;
    m_axi_global_cout_V_AWBURST <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWBURST;
    m_axi_global_cout_V_AWCACHE <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWCACHE;
    m_axi_global_cout_V_AWID <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWID;
    m_axi_global_cout_V_AWLEN <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLEN;
    m_axi_global_cout_V_AWLOCK <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWLOCK;
    m_axi_global_cout_V_AWPROT <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWPROT;
    m_axi_global_cout_V_AWQOS <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWQOS;
    m_axi_global_cout_V_AWREGION <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWREGION;
    m_axi_global_cout_V_AWSIZE <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWSIZE;
    m_axi_global_cout_V_AWUSER <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWUSER;

    m_axi_global_cout_V_AWVALID_assign_proc : process(ap_CS_fsm_state6, ap_phi_mux_done_i_i_phi_fu_268_p4, ap_phi_mux_p_0954_i_i_phi_fu_244_p4, ap_CS_fsm_state11, tmp_336_i_i_fu_1022_p2, tmp_337_i_i_fu_1028_p2, tmp_fu_757_p1, tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWVALID, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_0) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_757_p1 = ap_const_lv1_1) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (tmp_fu_757_p1 = ap_const_lv1_0) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)))) then 
            m_axi_global_cout_V_AWVALID <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_AWVALID;
        else 
            m_axi_global_cout_V_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_global_cout_V_BREADY_assign_proc : process(ap_CS_fsm_state6, ap_phi_mux_done_i_i_phi_fu_268_p4, ap_phi_mux_p_0954_i_i_phi_fu_244_p4, ap_CS_fsm_state11, tmp_336_i_i_fu_1022_p2, tmp_337_i_i_fu_1028_p2, tmp_fu_757_p1, tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_BREADY, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_0) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_757_p1 = ap_const_lv1_1) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (tmp_fu_757_p1 = ap_const_lv1_0) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)))) then 
            m_axi_global_cout_V_BREADY <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_BREADY;
        else 
            m_axi_global_cout_V_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_global_cout_V_RREADY <= ap_const_logic_0;
    m_axi_global_cout_V_WDATA <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WDATA;
    m_axi_global_cout_V_WID <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WID;
    m_axi_global_cout_V_WLAST <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WLAST;
    m_axi_global_cout_V_WSTRB <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WSTRB;
    m_axi_global_cout_V_WUSER <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WUSER;

    m_axi_global_cout_V_WVALID_assign_proc : process(ap_CS_fsm_state6, ap_phi_mux_done_i_i_phi_fu_268_p4, ap_phi_mux_p_0954_i_i_phi_fu_244_p4, ap_CS_fsm_state11, tmp_336_i_i_fu_1022_p2, tmp_337_i_i_fu_1028_p2, tmp_fu_757_p1, tmp_reg_1494, ap_CS_fsm_state12, ap_predicate_op233_call_state12, ap_predicate_op236_call_state12, grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WVALID, p_0954_i_i_reg_240, ap_CS_fsm_state65)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state65) and (tmp_reg_1494 = ap_const_lv1_1) and (p_0954_i_i_reg_240 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (p_0954_i_i_reg_240 = ap_const_lv1_0) and (tmp_reg_1494 = ap_const_lv1_0)) or ((ap_predicate_op236_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_predicate_op233_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_1494 = ap_const_lv1_1) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_336_i_i_fu_1022_p2 = ap_const_lv1_1) and (tmp_reg_1494 = ap_const_lv1_0) and (tmp_337_i_i_fu_1028_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_757_p1 = ap_const_lv1_1) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_done_i_i_phi_fu_268_p4 = ap_const_lv1_1) and (tmp_fu_757_p1 = ap_const_lv1_0) and (ap_phi_mux_p_0954_i_i_phi_fu_244_p4 = ap_const_lv1_0)))) then 
            m_axi_global_cout_V_WVALID <= grp_cout_write_ddr_write_fu_385_m_axi_global_cout_V_WVALID;
        else 
            m_axi_global_cout_V_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_fu_873_p2 <= "1" when (tmp_568_fu_863_p4 = ap_const_lv2_0) else "0";
    num_iter_1_fu_1252_p2 <= std_logic_vector(unsigned(tmp_351_i_i_fu_1249_p1) + unsigned(num_iter_prev_fu_132));
    num_iter_2_fu_1153_p2 <= std_logic_vector(unsigned(tmp_353_i_i_fu_1150_p1) + unsigned(num_iter_prev_fu_132));
    num_iter_fu_1144_p2 <= std_logic_vector(unsigned(tmp_338_i_i_fu_1141_p1) + unsigned(num_iter_prev_fu_132));
    num_tile_1_i_i_fu_1242_p3 <= 
        ap_const_lv32_0 when (tmp_341_i_i_fu_1198_p2(0) = '1') else 
        num_tile_2_reg_1713;
    num_tile_2_fu_1179_p2 <= std_logic_vector(unsigned(num_tile_prev_fu_112) + unsigned(ap_const_lv32_1));
    or_cond_i_i_fu_993_p2 <= (tmp_333_i_i_fu_988_p2 or tmp_332_i_i_fu_982_p2);
    p_1767_v_cast_cast_ca_fu_1185_p3 <= 
        ap_const_lv32_2 when (tmp_343_i_i_reg_1672(0) = '1') else 
        ap_const_lv32_1;
    p_4_i_i_57_fu_1192_p2 <= std_logic_vector(unsigned(p_1767_v_cast_cast_ca_fu_1185_p3) + unsigned(ind_w_t_prev_fu_124));
    p_4_i_i_fu_1289_p3 <= 
        ap_const_lv32_0 when (tmp_350_i_i_reg_1781(0) = '1') else 
        reg_658;
    p_5_i_i_fu_1167_p3 <= 
        ap_const_lv32_0 when (tmp_356_i_i_reg_1698(0) = '1') else 
        reg_658;
    p_6_i_i_fu_1270_p3 <= 
        ap_const_lv32_0 when (tmp_355_i_i_reg_1766(0) = '1') else 
        layer_iter_4_reg_1760;
    p_Result_s_fu_976_p2 <= "0" when (tmp_i_i_fu_969_p3 = ap_const_lv10_0) else "1";
    p_i_i_58_fu_1212_p3 <= 
        ap_const_lv32_0 when (tmp_344_i_i_fu_1202_p2(0) = '1') else 
        p_4_i_i_57_reg_1725;
    p_i_i_fu_1010_p2 <= (tmp_335_i_i_fu_1005_p2 or tmp_334_i_i_fu_999_p2);
    p_ind_w_i_i_fu_1219_p3 <= 
        ind_w_fu_1207_p2 when (tmp_344_i_i_fu_1202_p2(0) = '1') else 
        ind_w_prev_fu_120;
    task_cnt_fu_1034_p2 <= std_logic_vector(unsigned(reg_580) + unsigned(ap_const_lv32_1));
    tmp_331_i_i_fu_843_p2 <= "1" when (STRIDE_V_fu_777_p4 = ap_const_lv32_2) else "0";
    tmp_332_i_i_fu_982_p2 <= "1" when (LAYER_OUT_W_HW_V_fu_903_p4 = LAYER_OUT_W_V_fu_958_p4) else "0";
    tmp_333_i_i_fu_988_p2 <= "1" when (LAYER_OUT_W_HW_V_fu_903_p4 = LAYER_IN_W_T_V_reg_1545) else "0";
    tmp_334_i_i_fu_999_p2 <= "1" when (LAYER_OUT_H_HW_V_fu_893_p4 = LAYER_OUT_H_V_fu_947_p4) else "0";
    tmp_335_i_i_fu_1005_p2 <= "1" when (LAYER_OUT_H_HW_V_fu_893_p4 = LAYER_IN_H_T_V_reg_1536) else "0";
    tmp_336_i_i_fu_1022_p2 <= "1" when (tmp_i_i_fu_969_p3 = ap_const_lv10_0) else "0";
    tmp_337_i_i_fu_1028_p2 <= "1" when (reg_580 = ap_const_lv32_0) else "0";
    tmp_338_i_i_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_IN_NUM_T_V_reg_1523),32));
    tmp_339_i_i_fu_1281_p2 <= "1" when (unsigned(num_iter_reg_1677) < unsigned(LAYER_IN_NUM_V_reg_1598)) else "0";
    tmp_341_i_i_fu_1198_p2 <= "1" when (num_tile_2_reg_1713 = ret_V_reg_1720) else "0";
    tmp_342_i_i_fu_1123_p4 <= p_Val2_17_reg_1513(159 downto 129);
    tmp_343_i_i_fu_1136_p2 <= "1" when (tmp_380_i_i_fu_1132_p1 = LAYER_OUT_W_HW_V_reg_1592) else "0";
    tmp_344_i_i_fu_1202_p2 <= "1" when (p_4_i_i_57_reg_1725 = ap_const_lv32_2) else "0";
    tmp_351_i_i_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T_V_reg_1528),32));
    tmp_352_i_i_fu_1258_p2 <= "1" when (unsigned(num_iter_1_reg_1750) < unsigned(LAYER_OUT_NUM_V_reg_1603)) else "0";
    tmp_353_i_i_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LAYER_OUT_NUM_T_V_reg_1528),32));
    tmp_354_i_i_fu_1159_p2 <= "1" when (unsigned(num_iter_2_reg_1689) < unsigned(LAYER_OUT_NUM_V_reg_1603)) else "0";
    tmp_355_i_i_fu_1266_p2 <= "1" when (layer_iter_4_reg_1760 = LAYER_BATCH_V_reg_1488) else "0";
    tmp_380_i_i_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_342_i_i_fu_1123_p4),32));
    tmp_567_fu_849_p3 <= tmp_V_69_fu_216(5 downto 5);
    tmp_568_fu_863_p4 <= tmp_V_69_fu_216(2 downto 1);
    tmp_fu_757_p1 <= num_tile_fu_184(1 - 1 downto 0);
    tmp_i_i_fu_969_p3 <= (tmp_565_reg_1553 & ap_const_lv9_0);
end behav;
