Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  3 00:30:27 2024
| Host         : jim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clkIn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: debouncer0/q1_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: debouncer0/q2_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uContrl/flag_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[10][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[11][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[12][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[13][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[14][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[15][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[16][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[17][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[18][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[19][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[1][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[20][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[21][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[22][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[23][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[24][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[25][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[26][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[27][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[28][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[29][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[2][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[30][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[31][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[3][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[4][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[5][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[6][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[7][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[8][9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uDecoder/register_reg[9][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[0]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[10]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[11]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[14]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[15]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[16]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[17]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[18]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[20]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[21]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[22]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[23]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[24]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[25]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[26]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[27]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[28]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[30]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[6]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[7]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[8]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: uIFetch/inst_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: usegclk/clk_2ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.322        0.000                      0                 2589        0.091        0.000                      0                 2589        2.633        0.000                       0                  1120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
ucpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 21.739}     43.478          23.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ucpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.322        0.000                      0                 2589        0.091        0.000                      0                 2589       21.239        0.000                       0                  1116  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ucpuclk/inst/clk_in1
  To Clock:  ucpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ucpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ucpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 3.617ns (20.426%)  route 14.090ns (79.574%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 23.227 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          2.065    19.273    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.488    23.227    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.302    
                         clock uncertainty           -0.175    23.127    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.595    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.595    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.604ns  (logic 3.617ns (20.546%)  route 13.987ns (79.454%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 23.221 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.962    19.170    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.482    23.221    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    23.224    
                         clock uncertainty           -0.175    23.049    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.517    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.517    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.559ns  (logic 3.617ns (20.599%)  route 13.942ns (79.401%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 23.209 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.917    19.125    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.470    23.209    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    23.212    
                         clock uncertainty           -0.175    23.037    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.505    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -19.125    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.471ns  (logic 3.617ns (20.703%)  route 13.854ns (79.297%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 23.224 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.829    19.036    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.485    23.224    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.299    
                         clock uncertainty           -0.175    23.124    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.592    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.592    
                         arrival time                         -19.036    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.326ns  (logic 3.617ns (20.876%)  route 13.709ns (79.124%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 23.215 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.684    18.892    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y3          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.476    23.215    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    23.218    
                         clock uncertainty           -0.175    23.043    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.511    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -18.892    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.274ns  (logic 3.617ns (20.939%)  route 13.657ns (79.061%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 23.218 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.632    18.839    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y6          RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.479    23.218    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.293    
                         clock uncertainty           -0.175    23.118    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.586    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.273ns  (logic 3.617ns (20.940%)  route 13.656ns (79.060%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 23.218 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.631    18.838    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.479    23.218    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.293    
                         clock uncertainty           -0.175    23.118    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.586    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                         -18.838    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.274ns  (logic 3.617ns (20.939%)  route 13.657ns (79.061%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 23.225 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.632    18.839    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.486    23.225    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.300    
                         clock uncertainty           -0.175    23.125    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.593    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 3.617ns (21.021%)  route 13.590ns (78.979%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 23.212 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.565    18.772    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.473    23.212    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    23.287    
                         clock uncertainty           -0.175    23.112    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.580    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                         -18.772    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 uIFetch/inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 3.617ns (21.275%)  route 13.384ns (78.725%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 23.215 - 21.739 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     1.598    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.565     1.565    uIFetch/clk_out1
    SLICE_X48Y35         FDRE                                         r  uIFetch/inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  uIFetch/inst_reg[11]/Q
                         net (fo=5, routed)           1.099     3.120    uIFetch/inst[11]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.150     3.270 r  uIFetch/MemWriteonce_i_9/O
                         net (fo=1, routed)           0.684     3.954    uIFetch/MemWriteonce_i_9_n_1
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.348     4.302 r  uIFetch/MemWriteonce_i_5/O
                         net (fo=6, routed)           1.026     5.328    uIFetch/MemWriteonce_i_5_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.152     5.480 r  uIFetch/MemWriteonce_i_1/O
                         net (fo=8, routed)           0.510     5.989    uIFetch/MemWriteonce_reg
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.332     6.321 r  uIFetch/udata_i_245/O
                         net (fo=128, routed)         1.400     7.721    uDecoder/rs2[2]
    SLICE_X55Y24         MUXF7 (Prop_muxf7_S_O)       0.276     7.997 r  uDecoder/udata_i_191/O
                         net (fo=2, routed)           0.000     7.997    uDecoder/udata_i_191_n_1
    SLICE_X55Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  uDecoder/i__carry__0_i_23/O
                         net (fo=1, routed)           0.859     8.950    uDecoder/i__carry__0_i_23_n_1
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.316     9.266 r  uDecoder/i__carry__0_i_12/O
                         net (fo=91, routed)          1.552    10.819    uDecoder/register_reg[31][4]_2
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.124    10.943 f  uDecoder/register[1][25]_i_9/O
                         net (fo=4, routed)           0.977    11.920    uDecoder/register[1][25]_i_9_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.044 f  uDecoder/register[1][21]_i_8/O
                         net (fo=4, routed)           1.117    13.161    uDecoder/register[1][21]_i_8_n_1
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.154    13.315 f  uDecoder/register[1][21]_i_6/O
                         net (fo=1, routed)           0.431    13.746    uIFetch/inst_reg[24]_23
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.327    14.073 f  uIFetch/register[1][21]_i_4/O
                         net (fo=1, routed)           0.000    14.073    uIFetch/register[1][21]_i_4_n_1
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 f  uIFetch/register_reg[1][21]_i_2/O
                         net (fo=3, routed)           0.736    15.026    uIFetch/ALUResult__0[21]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.299    15.325 r  uIFetch/udata_i_209/O
                         net (fo=1, routed)           0.940    16.265    uIFetch/udata_i_209_n_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.389 r  uIFetch/udata_i_49/O
                         net (fo=2, routed)           0.695    17.083    uIFetch/MemWrite
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    17.207 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.359    18.567    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.479    23.219    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.476    23.215    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    23.218    
                         clock uncertainty           -0.175    23.043    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.511    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                  3.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 debouncer0/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            debouncer0/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.781%)  route 0.259ns (58.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     0.554    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554     0.554    debouncer0/CLK
    SLICE_X35Y30         FDRE                                         r  debouncer0/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  debouncer0/q1_reg/Q
                         net (fo=4, routed)           0.259     0.954    debouncer0/q1
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.999 r  debouncer0/q2_i_1/O
                         net (fo=1, routed)           0.000     0.999    debouncer0/q2_i_1_n_1
    SLICE_X36Y30         FDRE                                         r  debouncer0/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     0.822    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822     0.822    debouncer0/CLK
    SLICE_X36Y30         FDRE                                         r  debouncer0/q2_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.091     0.908    debouncer0/q2_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uIFetch/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/index_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.303ns  (logic 0.194ns (64.012%)  route 0.109ns (35.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 22.299 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.560    22.299    uIFetch/clk_out1
    SLICE_X45Y34         FDRE                                         r  uIFetch/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    22.445 r  uIFetch/index_reg[1]/Q
                         net (fo=4, routed)           0.109    22.554    uIFetch/index_reg__0[1]
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.048    22.602 r  uIFetch/index[3]_i_2/O
                         net (fo=1, routed)           0.000    22.602    uIFetch/index0[3]
    SLICE_X44Y34         FDRE                                         r  uIFetch/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.828    22.567    uIFetch/clk_out1
    SLICE_X44Y34         FDRE                                         r  uIFetch/index_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.255    22.312    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.114    22.426    uIFetch/index_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.426    
                         arrival time                          22.602    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uIFetch/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/index_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.653%)  route 0.109ns (36.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 22.299 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.560    22.299    uIFetch/clk_out1
    SLICE_X45Y34         FDRE                                         r  uIFetch/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    22.445 r  uIFetch/index_reg[1]/Q
                         net (fo=4, routed)           0.109    22.554    uIFetch/index_reg__0[1]
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.045    22.599 r  uIFetch/index[2]_i_1/O
                         net (fo=1, routed)           0.000    22.599    uIFetch/index[2]_i_1_n_1
    SLICE_X44Y34         FDRE                                         r  uIFetch/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.828    22.567    uIFetch/clk_out1
    SLICE_X44Y34         FDRE                                         r  uIFetch/index_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.255    22.312    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.098    22.410    uIFetch/index_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.410    
                         arrival time                          22.599    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.855%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 22.572 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.563    22.302    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X52Y12         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.167    22.469 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    22.581    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y12         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.833    22.572    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X52Y12         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.302    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.056    22.358    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.358    
                         arrival time                          22.581    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.553    22.292    uIFetch/lopt
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.167    22.459 r  uIFetch/pc_reg[0]/Q
                         net (fo=2, routed)           0.067    22.526    uIFetch/pc_reg_n_1_[0]
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    22.655 r  uIFetch/pc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    22.655    uIFetch/pc_reg[0]_i_2_n_7
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.821    22.560    uIFetch/lopt
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.292    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.138    22.430    uIFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.430    
                         arrival time                          22.655    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.366ns  (logic 0.296ns (80.816%)  route 0.070ns (19.184%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 22.563 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    22.295    uIFetch/lopt
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.167    22.462 r  uIFetch/pc_reg[14]/Q
                         net (fo=10, routed)          0.070    22.532    uIFetch/pc_reg[14]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    22.661 r  uIFetch/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.661    uIFetch/pc_reg[12]_i_1_n_5
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    22.563    uIFetch/lopt
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.295    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.138    22.433    uIFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -22.433    
                         arrival time                          22.661    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.377ns  (logic 0.296ns (78.438%)  route 0.081ns (21.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.553    22.292    uIFetch/lopt
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.167    22.459 r  uIFetch/pc_reg[2]/Q
                         net (fo=17, routed)          0.081    22.540    uIFetch/pc_reg[2]
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    22.669 r  uIFetch/pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    22.669    uIFetch/pc_reg[0]_i_2_n_5
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.821    22.560    uIFetch/lopt
    SLICE_X42Y28         FDRE                                         r  uIFetch/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.292    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.138    22.430    uIFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.430    
                         arrival time                          22.669    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.377ns  (logic 0.296ns (78.438%)  route 0.081ns (21.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    22.293    uIFetch/lopt
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.167    22.460 r  uIFetch/pc_reg[4]/Q
                         net (fo=17, routed)          0.081    22.541    uIFetch/pc_reg[4]
    SLICE_X42Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    22.670 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.670    uIFetch/pc_reg[4]_i_1_n_7
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    22.561    uIFetch/lopt
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.293    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.138    22.431    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.431    
                         arrival time                          22.670    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.377ns  (logic 0.296ns (78.438%)  route 0.081ns (21.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    22.293    uIFetch/lopt
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.167    22.460 r  uIFetch/pc_reg[6]/Q
                         net (fo=17, routed)          0.081    22.541    uIFetch/pc_reg[6]
    SLICE_X42Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    22.670 r  uIFetch/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.670    uIFetch/pc_reg[4]_i_1_n_5
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    22.561    uIFetch/lopt
    SLICE_X42Y29         FDRE                                         r  uIFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.293    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.138    22.431    uIFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.431    
                         arrival time                          22.670    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.381ns  (logic 0.296ns (77.765%)  route 0.085ns (22.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 22.563 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554    22.293    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    22.295    uIFetch/lopt
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.167    22.462 r  uIFetch/pc_reg[12]/Q
                         net (fo=17, routed)          0.085    22.546    uIFetch/pc_reg[12]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    22.675 r  uIFetch/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.675    uIFetch/pc_reg[12]_i_1_n_7
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822    22.561    ucpuclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    ucpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.824    22.563    uIFetch/lopt
    SLICE_X42Y31         FDRE                                         r  uIFetch/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.295    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.138    22.433    uIFetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.433    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y22    uDecoder/register_reg[1][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30    uDecoder/register_reg[1][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y16    uDecoder/register_reg[1][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y27    uDecoder/register_reg[1][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y22    uDecoder/register_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y12    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y12    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y12    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y12    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y16    uDecoder/register_reg[23][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y29    uDecoder/register_reg[18][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y26    uDecoder/register_reg[19][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y26    uDecoder/register_reg[19][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y29    uDecoder/register_reg[19][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y26    uDecoder/register_reg[19][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y26    uDecoder/register_reg[19][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y26    uDecoder/register_reg[19][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y20    uDecoder/register_reg[21][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y20    uDecoder/register_reg[24][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y20    uDecoder/register_reg[24][17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   ucpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT



