#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 16 11:34:57 2016
# Process ID: 10804
# Current directory: /home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.runs/synth_1
# Command line: vivado -log projeto2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source projeto2.tcl
# Log file: /home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.runs/synth_1/projeto2.vds
# Journal file: /home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source projeto2.tcl -notrace
Command: synth_design -top projeto2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.090 ; gain = 155.297 ; free physical = 107 ; free virtual = 2309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'projeto2' [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.srcs/sources_1/new/projeto2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'projeto2' (1#1) [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.srcs/sources_1/new/projeto2.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1110.566 ; gain = 195.773 ; free physical = 105 ; free virtual = 2284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1110.566 ; gain = 195.773 ; free physical = 101 ; free virtual = 2284
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/Basys3_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property IOSTANDARD LVCMOS33 [get_ports {a[2]};
set_property PACKAGE_PIN W17 [get_ports {a[3]}];
set_property IOSTANDARD LVCMOS33 [get_ports {a[3]}];
#B
#set_property PACKAGE_PIN W15 [get_ports {b ... (truncated) ' found in constraint file. [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/Basys3_Master.xdc:18]
Finished Parsing XDC File [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/projeto2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/projeto2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1358.934 ; gain = 0.000 ; free physical = 97 ; free virtual = 2021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:22 . Memory (MB): peak = 1358.938 ; gain = 444.145 ; free physical = 97 ; free virtual = 2034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:22 . Memory (MB): peak = 1358.938 ; gain = 444.145 ; free physical = 98 ; free virtual = 2036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:22 . Memory (MB): peak = 1358.938 ; gain = 444.145 ; free physical = 96 ; free virtual = 2036
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'display1_reg' [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.srcs/sources_1/new/projeto2.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'display2_reg' [/home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.srcs/sources_1/new/projeto2.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:24 . Memory (MB): peak = 1358.938 ; gain = 444.145 ; free physical = 114 ; free virtual = 1963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module projeto2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 107 ; free virtual = 1963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 106 ; free virtual = 1970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     4|
|4     |LUT6 |     7|
|5     |LD   |    14|
|6     |IBUF |     9|
|7     |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 108 ; free virtual = 1961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1358.941 ; gain = 96.477 ; free physical = 106 ; free virtual = 1960
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1358.941 ; gain = 444.148 ; free physical = 106 ; free virtual = 1960
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1367.934 ; gain = 366.422 ; free physical = 102 ; free virtual = 1974
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/SD_SS/rel/final/projetoVivado/projetoVivado.runs/synth_1/projeto2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:03 . Memory (MB): peak = 1391.949 ; gain = 0.000 ; free physical = 108 ; free virtual = 1963
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 11:37:11 2016...
