###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26201   # Number of WRITE/WRITEP commands
num_reads_done                 =       865098   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       706586   # Number of read row buffer hits
num_read_cmds                  =       865098   # Number of READ/READP commands
num_writes_done                =        26217   # Number of read requests issued
num_write_row_hits             =        15401   # Number of write row buffer hits
num_act_cmds                   =       170118   # Number of ACT commands
num_pre_cmds                   =       170091   # Number of PRE commands
num_ondemand_pres              =       147908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399003   # Cyles of rank active rank.0
rank_active_cycles.1           =      9069790   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600997   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       930210   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       832002   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14177   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7655   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7525   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2237   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1856   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2542   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3788   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          798   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          236   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18617   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           43   # Write cmd latency (cycles)
write_latency[100-119]         =           43   # Write cmd latency (cycles)
write_latency[120-139]         =           65   # Write cmd latency (cycles)
write_latency[140-159]         =          105   # Write cmd latency (cycles)
write_latency[160-179]         =          187   # Write cmd latency (cycles)
write_latency[180-199]         =          266   # Write cmd latency (cycles)
write_latency[200-]            =        25467   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       308225   # Read request latency (cycles)
read_latency[40-59]            =       108196   # Read request latency (cycles)
read_latency[60-79]            =        96493   # Read request latency (cycles)
read_latency[80-99]            =        52833   # Read request latency (cycles)
read_latency[100-119]          =        41908   # Read request latency (cycles)
read_latency[120-139]          =        38001   # Read request latency (cycles)
read_latency[140-159]          =        28409   # Read request latency (cycles)
read_latency[160-179]          =        23333   # Read request latency (cycles)
read_latency[180-199]          =        19282   # Read request latency (cycles)
read_latency[200-]             =       148412   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.30795e+08   # Write energy
read_energy                    =  3.48808e+09   # Read energy
act_energy                     =  4.65443e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88479e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.46501e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86498e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65955e+09   # Active standby energy rank.1
average_read_latency           =      129.761   # Average read request latency (cycles)
average_interarrival           =      11.2179   # Average request interarrival latency (cycles)
total_energy                   =  1.70485e+10   # Total energy (pJ)
average_power                  =      1704.85   # Average power (mW)
average_bandwidth              =      7.60589   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26870   # Number of WRITE/WRITEP commands
num_reads_done                 =       915091   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       736347   # Number of read row buffer hits
num_read_cmds                  =       915092   # Number of READ/READP commands
num_writes_done                =        26878   # Number of read requests issued
num_write_row_hits             =        15460   # Number of write row buffer hits
num_act_cmds                   =       191046   # Number of ACT commands
num_pre_cmds                   =       191017   # Number of PRE commands
num_ondemand_pres              =       168029   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9255958   # Cyles of rank active rank.0
rank_active_cycles.1           =      9188293   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       744042   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       811707   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       882840   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14005   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7902   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7205   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2188   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1947   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2564   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3735   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          780   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          258   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18618   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           35   # Write cmd latency (cycles)
write_latency[120-139]         =           90   # Write cmd latency (cycles)
write_latency[140-159]         =          136   # Write cmd latency (cycles)
write_latency[160-179]         =          197   # Write cmd latency (cycles)
write_latency[180-199]         =          313   # Write cmd latency (cycles)
write_latency[200-]            =        26050   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       306150   # Read request latency (cycles)
read_latency[40-59]            =       115930   # Read request latency (cycles)
read_latency[60-79]            =       109571   # Read request latency (cycles)
read_latency[80-99]            =        60679   # Read request latency (cycles)
read_latency[100-119]          =        47227   # Read request latency (cycles)
read_latency[120-139]          =        43488   # Read request latency (cycles)
read_latency[140-159]          =        31752   # Read request latency (cycles)
read_latency[160-179]          =        25605   # Read request latency (cycles)
read_latency[180-199]          =        21127   # Read request latency (cycles)
read_latency[200-]             =       153558   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.34135e+08   # Write energy
read_energy                    =  3.68965e+09   # Read energy
act_energy                     =  5.22702e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5714e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.89619e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77572e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73349e+09   # Active standby energy rank.1
average_read_latency           =      125.908   # Average read request latency (cycles)
average_interarrival           =      10.6152   # Average request interarrival latency (cycles)
total_energy                   =  1.73071e+10   # Total energy (pJ)
average_power                  =      1730.71   # Average power (mW)
average_bandwidth              =      8.03814   # Average bandwidth
