Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 20 04:24:37 2024
| Host         : compute running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fg_counter_timing_summary_routed.rpt -pb fg_counter_timing_summary_routed.pb -rpx fg_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : fg_counter
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  128          inf        0.000                      0                  128           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fg_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.466ns  (logic 2.571ns (57.574%)  route 1.895ns (42.426%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE                         0.000     0.000 r  fg_counter_reg_reg[3]/C
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.895     2.164    fg_counter_output_OBUF[3]
    AP26                 OBUF (Prop_obuf_I_O)         2.302     4.466 r  fg_counter_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.466    fg_counter_output[3]
    AP26                                                              r  fg_counter_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.368ns  (logic 2.578ns (59.020%)  route 1.790ns (40.980%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  fg_counter_reg_reg[28]/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[28]/Q
                         net (fo=2, routed)           1.790     2.059    fg_counter_output_OBUF[28]
    AK29                 OBUF (Prop_obuf_I_O)         2.309     4.368 r  fg_counter_output_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.368    fg_counter_output[28]
    AK29                                                              r  fg_counter_output[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.332ns  (logic 2.590ns (59.791%)  route 1.742ns (40.209%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE                         0.000     0.000 r  fg_counter_reg_reg[30]/C
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[30]/Q
                         net (fo=2, routed)           1.742     2.011    fg_counter_output_OBUF[30]
    AN30                 OBUF (Prop_obuf_I_O)         2.321     4.332 r  fg_counter_output_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.332    fg_counter_output[30]
    AN30                                                              r  fg_counter_output[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.306ns  (logic 2.577ns (59.845%)  route 1.729ns (40.154%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE                         0.000     0.000 r  fg_counter_reg_reg[29]/C
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[29]/Q
                         net (fo=2, routed)           1.729     1.998    fg_counter_output_OBUF[29]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308     4.306 r  fg_counter_output_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.306    fg_counter_output[29]
    AJ29                                                              r  fg_counter_output[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 2.589ns (60.241%)  route 1.709ns (39.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE                         0.000     0.000 r  fg_counter_reg_reg[31]/C
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[31]/Q
                         net (fo=2, routed)           1.709     1.978    fg_counter_output_OBUF[31]
    AM30                 OBUF (Prop_obuf_I_O)         2.320     4.297 r  fg_counter_output_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.297    fg_counter_output[31]
    AM30                                                              r  fg_counter_output[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 2.569ns (60.080%)  route 1.707ns (39.920%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE                         0.000     0.000 r  fg_counter_reg_reg[1]/C
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[1]/Q
                         net (fo=2, routed)           1.707     1.976    fg_counter_output_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         2.300     4.275 r  fg_counter_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.275    fg_counter_output[1]
    AP27                                                              r  fg_counter_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.259ns  (logic 2.598ns (60.990%)  route 1.661ns (39.010%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  fg_counter_reg_reg[27]/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[27]/Q
                         net (fo=2, routed)           1.661     1.930    fg_counter_output_OBUF[27]
    AM31                 OBUF (Prop_obuf_I_O)         2.329     4.259 r  fg_counter_output_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.259    fg_counter_output[27]
    AM31                                                              r  fg_counter_output[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 2.575ns (60.588%)  route 1.675ns (39.412%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE                         0.000     0.000 r  fg_counter_reg_reg[2]/C
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.675     1.944    fg_counter_output_OBUF[2]
    AN27                 OBUF (Prop_obuf_I_O)         2.306     4.250 r  fg_counter_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.250    fg_counter_output[2]
    AN27                                                              r  fg_counter_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.242ns  (logic 2.576ns (60.729%)  route 1.666ns (39.271%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  fg_counter_reg_reg[25]/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[25]/Q
                         net (fo=2, routed)           1.666     1.935    fg_counter_output_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307     4.242 r  fg_counter_output_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.242    fg_counter_output[25]
    AL30                                                              r  fg_counter_output[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.218ns  (logic 2.574ns (61.025%)  route 1.644ns (38.975%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE                         0.000     0.000 r  fg_counter_reg_reg[4]/C
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  fg_counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.644     1.913    fg_counter_output_OBUF[4]
    AP25                 OBUF (Prop_obuf_I_O)         2.305     4.218 r  fg_counter_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.218    fg_counter_output[4]
    AP25                                                              r  fg_counter_output[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fg_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.177ns (62.628%)  route 0.106ns (37.372%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE                         0.000     0.000 r  fg_counter_reg_reg[4]/C
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.106     0.206    fg_counter_output_OBUF[4]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.283 r  fg_counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.283    p_0_in[4]
    SLICE_X47Y62         FDCE                                         r  fg_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.177ns (62.560%)  route 0.106ns (37.440%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE                         0.000     0.000 r  fg_counter_reg_reg[12]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.106     0.206    fg_counter_output_OBUF[12]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.283 r  fg_counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.283    p_0_in[12]
    SLICE_X47Y64         FDCE                                         r  fg_counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  fg_counter_reg_reg[16]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[16]/Q
                         net (fo=2, routed)           0.110     0.210    fg_counter_output_OBUF[16]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.287 r  fg_counter_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.287    p_0_in[16]
    SLICE_X47Y65         FDCE                                         r  fg_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.177ns (61.443%)  route 0.111ns (38.557%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE                         0.000     0.000 r  fg_counter_reg_reg[20]/C
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[20]/Q
                         net (fo=2, routed)           0.111     0.211    fg_counter_output_OBUF[20]
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.288 r  fg_counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.288    p_0_in[20]
    SLICE_X47Y66         FDCE                                         r  fg_counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.177ns (61.443%)  route 0.111ns (38.557%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE                         0.000     0.000 r  fg_counter_reg_reg[24]/C
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[24]/Q
                         net (fo=2, routed)           0.111     0.211    fg_counter_output_OBUF[24]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.288 r  fg_counter_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.288    p_0_in[24]
    SLICE_X47Y67         FDCE                                         r  fg_counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.177ns (61.443%)  route 0.111ns (38.557%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  fg_counter_reg_reg[28]/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[28]/Q
                         net (fo=2, routed)           0.111     0.211    fg_counter_output_OBUF[28]
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.288 r  fg_counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.288    p_0_in[28]
    SLICE_X47Y68         FDCE                                         r  fg_counter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.177ns (61.443%)  route 0.111ns (38.557%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE                         0.000     0.000 r  fg_counter_reg_reg[8]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.111     0.211    fg_counter_output_OBUF[8]
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.288 r  fg_counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.288    p_0_in[8]
    SLICE_X47Y63         FDCE                                         r  fg_counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  fg_counter_reg_reg[13]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[13]/Q
                         net (fo=2, routed)           0.110     0.210    fg_counter_output_OBUF[13]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.293 r  fg_counter_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.293    p_0_in[13]
    SLICE_X47Y65         FDCE                                         r  fg_counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE                         0.000     0.000 r  fg_counter_reg_reg[17]/C
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.110     0.210    fg_counter_output_OBUF[17]
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.293 r  fg_counter_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.293    p_0_in[17]
    SLICE_X47Y66         FDCE                                         r  fg_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fg_counter_reg_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fg_counter_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.183ns (62.230%)  route 0.111ns (37.770%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE                         0.000     0.000 r  fg_counter_reg_reg[21]/C
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fg_counter_reg_reg[21]/Q
                         net (fo=2, routed)           0.111     0.211    fg_counter_output_OBUF[21]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.294 r  fg_counter_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.294    p_0_in[21]
    SLICE_X47Y67         FDCE                                         r  fg_counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------





