Received: from sender4-op-o12.zoho.com (sender4-op-o12.zoho.com [136.143.188.12])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E9314A9D4D
	for <spacemit@lists.linux.dev>; Mon, 14 Sep 2026 15:14:40 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.12
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1789398885; cv=pass; b=L6jfhsLZIsd4zFTVIvnMfghzrSOMdV4lUKzOACjeSaVw8IebluWfDfy93/lRj5GBZ0PZgpM5GhMTWRrQLnoCYJk/zxNQHOAmw3xoQnQdBkm5lDwhohYL56kaaYs+mZcf0l55I7Hy7v6xb/8tw4tzfFDXPpGv9qHc5KX8fExoX4Y=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1789398885; c=relaxed/simple;
	bh=0e21yf2uanhh0Tn0XDJ3lH29RdLVpcU5SaZe4luxrLs=;
	h=Mime-Version:Content-Type:Date:Message-Id:Subject:From:To:Cc:
	 References:In-Reply-To; b=aohhhx32uqYq7ixNDk4aL/nu+1hqUly8wx1aMEqocdYgvEKn3jqUVvRGv79zfA9R7v8b3YrYwexuFVN604U/ADEOWMD8xLwdMcWtXtEYFwgrSoLGZPMe0cJUzM6q2bkCT8zzzB6JQHvn2FmUAuUfFUUBUgDkQqvO9li7+t9ebtE=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech; spf=pass smtp.mailfrom=pigmoral.tech; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b=oT3SAa7X; arc=pass smtp.client-ip=136.143.188.12
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pigmoral.tech
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b="oT3SAa7X"
ARC-Seal: i=1; a=rsa-sha256; t=1789398855; cv=none; 
	d=zohomail.com; s=zohoarc; 
	b=Irqx1V1AthWJNQBn/S/ODjf+0ExifuYZ8G2sz8z6BTyysw2MaHMYUKgxKRu2DgwCYzMCqKl/xGqhJzOYD0l3gP5xWaARcrRWu0O0HT523IOo5QlyDr4ofFdPWyrO/0OKwTSZUon04K3r0dQLf/7buMuFsm94JHyWcJ5njk9mXW8=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; 
	t=1789398855; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:Subject:Subject:To:To:Message-Id:Reply-To; 
	bh=oRJUYEcqncIkzz6dZZOHcKExune/t93QAkusNCDdmps=; 
	b=fEsrz2QgIOwOlaxu2DOqx0n52Myzrh42iLdVtCAHO0Ak0kVj36796yFLtaSKUc0P4zF3XELOu4uDIKxKWFqVALAD06hIE5VYUvJNdAfEsfvk5MCt4fLcGRsuLvWKl+35fO38YglNvYBJNVxd8ZunqiPpDIZhbEnDmg7OSfgVgn0=
ARC-Authentication-Results: i=1; mx.zohomail.com;
	dkim=pass  header.i=pigmoral.tech;
	spf=pass  smtp.mailfrom=junhui.liu@pigmoral.tech;
	dmarc=pass header.from=<junhui.liu@pigmoral.tech>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1789398855;
	s=zmail; d=pigmoral.tech; i=junhui.liu@pigmoral.tech;
	h=Mime-Version:Content-Transfer-Encoding:Content-Type:Date:Date:Message-Id:Message-Id:Subject:Subject:From:From:To:To:Cc:Cc:In-Reply-To:Reply-To;
	bh=oRJUYEcqncIkzz6dZZOHcKExune/t93QAkusNCDdmps=;
	b=oT3SAa7XsMa0TWFR/bjHksG/1MepRFwrQ4CPzBWQw32HeDlEQBrzytn28+HsXEV1
	sOEyljOcCan5FI/lGw2ur6FooEvtoWmwLz51FUiI6c9gwuyuJ2tzGSpuFJQXGag5F0s
	XsTe0FgS6E7QdXTmAxJ28gmbo/Zy+MUNqlkM9Qao=
Received: by mx.zohomail.com with SMTPS id 1789398853058146.74593238812224;
	Mon, 14 Sep 2026 08:14:13 -0700 (PDT)
Precedence: bulk
X-Mailing-List: spacemit@lists.linux.dev
List-Id: <spacemit.lists.linux.dev>
List-Subscribe: <mailto:spacemit+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:spacemit+unsubscribe@lists.linux.dev>
Mime-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Mon, 14 Sep 2026 23:14:05 +0800
Message-Id: <DLF4Y9FCAUGU.2INMPZ254T13Z@pigmoral.tech>
Subject: Re: [PATCH v2 0/6] spacemit: k3: Replace bad CLINT node with ACLINT
 nodes
From: "Junhui Liu" <junhui.liu@pigmoral.tech>
To: "Bo Gan" <ganboing@gmail.com>, "Junhui Liu" <junhui.liu@pigmoral.tech>,
 "Daniel Lezcano" <daniel.lezcano@kernel.org>, "Thomas Gleixner"
 <tglx@kernel.org>, "Rob Herring" <robh@kernel.org>, "Krzysztof Kozlowski"
 <krzk+dt@kernel.org>, "Conor Dooley" <conor+dt@kernel.org>, "Yixun Lan"
 <dlan@kernel.org>, "Inochi Amaoto" <inochiama@outlook.com>, "Radu Rendec"
 <radu@rendec.net>, "Paul Walmsley" <pjw@kernel.org>, "Samuel Holland"
 <samuel.holland@sifive.com>, "Palmer Dabbelt" <palmer@dabbelt.com>, "Anup
 Patel" <anup@brainfault.org>, "Guodong Xu" <docular.xu@gmail.com>, "Albert
 Ou" <aou@eecs.berkeley.edu>, "Alexandre Ghiti" <alex@ghiti.fr>
Cc: <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
 <linux-riscv@lists.infradead.org>, <spacemit@lists.linux.dev>, "Conor
 Dooley" <conor.dooley@microchip.com>
X-Mailer: aerc 0.22.0
References: <20260909-k3-aclint-v2-0-7931e5bc86ad@pigmoral.tech>
 <0f82c603-0ddd-4d01-bf48-56d0ffcd29b0@gmail.com>
In-Reply-To: <0f82c603-0ddd-4d01-bf48-56d0ffcd29b0@gmail.com>
X-ZohoMailClient: External

Hi Bo,

On Fri Sep 11, 2026 at 4:43 PM CST, Bo Gan wrote:
> Hi Junhui,
>
> Thanks for your patch. This would give me more clarity while reviewing
> the OpenSBI patchset from Troy, and I was wondering why Troy sent this
> https://lore.kernel.org/opensbi/20260908-ipi-clear-all-v1-1-b1bd5d016eb6@=
linux.dev/T/#u
>
> Now it's much clearer -- K3 has two ways to do IPI, ACLINT and IMSIC.
>
> One thing that may help us further: Can you clarify on the exact meaning
> of "M-mode only"? OpenSBI would use PMP to protect those MSWI/MTIMER
> regions, so I wonder if you meant that it's enforced by the PMP settings,
> or it's *actually* enforced by the device itself (or fabric)? AFAIK, to
> achieve this, the device must have a way to distinguish the privilege-
> level of the CPU at the time it initiated the MMIO request. Hence, the
> core must be putting the privilege level as some kind of attribute in the
> MMIO request. Is that the case in k3? Can you confirm with SpacemiT?

Thanks for pointing this out. I have double-checked and found that my
earlier "M-mode only" description was incorrect. The restriction depends
on the eFuse configuration rather than CPU privilege modes. Under the
relevant eFuse configuration, the non-secure address window becomes
inaccessible, while the secure window remains available. PMP handles
access restrictions based on privilege mode.

I also verified that S-mode can read MSIP and MTIME through the secure
window once PMP allows those reads.

I will correct the explanation and use the secure address window
consistently for all ACLINT components in the next version.

>
> On 9/8/26 09:28, Junhui Liu wrote:
>> When testing OpenSBI with the upstream Device Tree, the CLINT controller
>> failed to function properly with the irqchip.riscv_imsic_noipi boot
>> parameter:
>>=20
>>    Platform IPI Device         : aclint-mswi
>>    Platform Timer Device       : aclint-mtimer @ 24000000Hz
>>   =20
>>    Domain0 Region03            : 0x00000000e081c000-0x00000000e081ffff M=
: (I,R,W) S/U: ()
>>   =20
>>    [    0.091014] smp: Bringing up secondary CPUs ...
>>    [   10.104917] CPU1 failed to report alive state
>>    [   20.118689] CPU2 failed to report alive state
>>    [   30.132288] CPU3 failed to report alive state
>>    [   40.145953] CPU4 failed to report alive state
>>    [   50.159604] CPU5 failed to report alive state
>>    [   60.173212] CPU6 failed to report alive state
>>    [   70.186981] CPU7 failed to report alive state
>>    [   70.191411] smp: Brought up 1 node, 1 CPU
>>=20
>> Through exploring and testing, I discovered that the K3 actually
>> provides all three complete ACLINT components, and subsequent
>> confirmation with the vendor yielded the following information:
>>=20
>> The ACLINT controllers are mapped to two physical memory regions:
>> secure (0xf1810000-0xf1820000) and non-secure (0xe0810000-0xe0820000),
>> with varying accessibility per controller and execution mode:
>>=20
>> +---------+--------+------------------------+-----------------------+
>> | Offset  | Module | Secure Region          | Non-Secure Region     |
>> +---------+--------+------------------------+-----------------------+
>> | +0x0000 | MSWI   | 0xf1810000-0xf1813fff  | 0xe0810000-0xe0813fff |
>> |         |        | (M-mode only)          | (Inaccessible)        |
>> +---------+--------+------------------------+-----------------------+
>> | +0x4000 | MTIMER | 0xf1814000-0xf181bfff  | 0xe0814000-0xe081bfff |
>> |         |        | (M-mode only)          | (Inaccessible)        |
>> +---------+--------+------------------------+-----------------------+
>> | +0xc000 | SSWI   | 0xf181c000-0xf181ffff  | 0xe081c000-0xe081ffff |
>> |         |        | (M-mode only if efused)| (M/S-mode Accessible) |
>> +---------+--------+------------------------+-----------------------+
>>=20
>> Taking these constraints into account, we choose the secure region
>> (0xf1810000-0xf181bfff) for the M-mode ACLINT components (MSWI and
>> MTIMER), and the non-secure region (0xe081c000-0xe081ffff) for the
>> S-mode SSWI component.
>>=20
>> Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech>
>> ---
>> Changes in v2:
>> - Drop the generic riscv,aclint-* fallback compatibles and use only
>>    SpacemiT K3-specific compatibles.
>> - Match spacemit,k3-aclint-sswi directly in the SSWI driver.
>> - Squash the ACLINT MSWI and MTIMER DT additions into the patch that
>>    replaces the incorrect CLINT node.
>> - Link to v1: https://patch.msgid.link/20260729-k3-aclint-v1-0-aef88614d=
3a5@pigmoral.tech
>>=20
>> ---
>> Junhui Liu (6):
>>        dt-bindings: timer: thead,c900-aclint-mtimer: Add SpacemiT K3
>>        dt-bindings: interrupt-controller: thead,c900-aclint-mswi: Add Sp=
acemiT K3
>>        dt-bindings: interrupt-controller: thead,c900-aclint-sswi: Add Sp=
acemiT K3
>>        dt-bindings: timer: sifive,clint: Deprecate spacemit,k3-clint
>>        irqchip/aclint-sswi: Add support for SpacemiT K3
>>        riscv: dts: spacemit: k3: Replace incorrect CLINT node with ACLIN=
T nodes
>>=20
>>   .../thead,c900-aclint-mswi.yaml                    |  1 +
>>   .../thead,c900-aclint-sswi.yaml                    |  5 +--
>>   .../devicetree/bindings/timer/sifive,clint.yaml    |  5 ++-
>>   .../bindings/timer/thead,c900-aclint-mtimer.yaml   |  1 +
>>   arch/riscv/boot/dts/spacemit/k3.dtsi               | 37 ++++++++++++++=
++------
>>   drivers/irqchip/irq-aclint-sswi.c                  |  1 +
>>   6 files changed, 37 insertions(+), 13 deletions(-)
>> ---
>> base-commit: cee9395acd8043be0644b25c34bfa86623f2b935
>> change-id: 20260729-k3-aclint-94ca9d3f818f
>>=20
>> Best regards,
>> --
>> Junhui Liu <junhui.liu@pigmoral.tech>
>>=20
>>=20
>> _______________________________________________
>> linux-riscv mailing list
>> linux-riscv@lists.infradead.org
>> http://lists.infradead.org/mailman/listinfo/linux-riscv
>
> Bo

--=20
Best regards,
Junhui Liu
