Classic Timing Analyzer report for Room
Mon Aug 14 02:18:07 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                               ; To                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 14.125 ns                        ; ENTER                                                              ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.867 ns                        ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; CLOSE                                                            ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 20.003 ns                        ; ENTER                                                              ; CLOSE                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.002 ns                        ; CLOCK                                                              ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 63.67 MHz ( period = 15.706 ns ) ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                    ;                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 63.67 MHz ( period = 15.706 ns ) ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.750 ns                ;
; N/A   ; 64.94 MHz ( period = 15.398 ns ) ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A   ; 66.23 MHz ( period = 15.100 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.467 ns                ;
; N/A   ; 67.45 MHz ( period = 14.826 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.330 ns                ;
; N/A   ; 88.81 MHz ( period = 11.260 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 91.58 MHz ( period = 10.920 ns ) ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.973 ns                ;
; N/A   ; 93.25 MHz ( period = 10.724 ns ) ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.876 ns                ;
; N/A   ; 99.84 MHz ( period = 10.016 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.542 ns                ;
; N/A   ; 107.67 MHz ( period = 9.288 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 125.17 MHz ( period = 7.989 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.886 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.787 ns                ;
; N/A   ; 143.27 MHz ( period = 6.980 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 182.05 MHz ( period = 5.493 ns ) ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.437 ns                ;
; N/A   ; 187.27 MHz ( period = 5.340 ns ) ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.283 ns                ;
; N/A   ; 192.64 MHz ( period = 5.191 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.155 ns                ;
; N/A   ; 197.86 MHz ( period = 5.054 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.018 ns                ;
; N/A   ; 211.60 MHz ( period = 4.726 ns ) ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns ) ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; 259.74 MHz ( period = 3.850 ns ) ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.080 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                       ;
+-------+--------------+------------+-------+--------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                 ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------------------------------------+----------+
; N/A   ; None         ; 14.125 ns  ; ENTER ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 13.163 ns  ; INPUT ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 12.757 ns  ; T     ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 11.766 ns  ; ENTER ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A   ; None         ; 10.804 ns  ; INPUT ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A   ; None         ; 10.429 ns  ; OUT   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 10.398 ns  ; T     ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A   ; None         ; 9.161 ns   ; INPUT ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A   ; None         ; 8.566 ns   ; CLEAR ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 8.562 ns   ; ENTER ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A   ; None         ; 8.426 ns   ; OUT   ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A   ; None         ; 8.067 ns   ; OUT   ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A   ; None         ; 7.626 ns   ; CLOCK ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A   ; None         ; 7.194 ns   ; T     ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A   ; None         ; 6.204 ns   ; CLEAR ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A   ; None         ; 5.393 ns   ; CLEAR ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; CLOCK    ;
; N/A   ; None         ; 5.360 ns   ; CLEAR ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A   ; None         ; 5.264 ns   ; CLOCK ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
+-------+--------------+------------+-------+--------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                            ;
+-------+--------------+------------+--------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                               ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 13.867 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 13.730 ns  ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 13.577 ns  ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 13.428 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 13.291 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 12.881 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOSE    ; CLOCK      ;
; N/A   ; None         ; 12.444 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 12.307 ns  ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 12.154 ns  ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 12.005 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 11.868 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 11.844 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 11.707 ns  ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 11.554 ns  ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 11.458 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; OPEN     ; CLOCK      ;
; N/A   ; None         ; 11.405 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 11.268 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 10.858 ns  ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; OUTPUT_2 ; CLOCK      ;
; N/A   ; None         ; 10.231 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; OUTPUT_1 ; CLOCK      ;
; N/A   ; None         ; 10.135 ns  ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1  ; OUTPUT_1 ; CLOCK      ;
; N/A   ; None         ; 7.739 ns   ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1 ; OUTPUT_3 ; CLOCK      ;
; N/A   ; None         ; 6.791 ns   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1   ; OUTPUT_0 ; CLOCK      ;
+-------+--------------+------------+--------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+-------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To       ;
+-------+-------------------+-----------------+-------+----------+
; N/A   ; None              ; 20.003 ns       ; ENTER ; CLOSE    ;
; N/A   ; None              ; 19.041 ns       ; INPUT ; CLOSE    ;
; N/A   ; None              ; 18.635 ns       ; T     ; CLOSE    ;
; N/A   ; None              ; 18.580 ns       ; ENTER ; OPEN     ;
; N/A   ; None              ; 17.980 ns       ; ENTER ; OUTPUT_2 ;
; N/A   ; None              ; 17.618 ns       ; INPUT ; OPEN     ;
; N/A   ; None              ; 17.212 ns       ; T     ; OPEN     ;
; N/A   ; None              ; 17.018 ns       ; INPUT ; OUTPUT_2 ;
; N/A   ; None              ; 16.612 ns       ; T     ; OUTPUT_2 ;
; N/A   ; None              ; 16.304 ns       ; OUT   ; CLOSE    ;
; N/A   ; None              ; 14.881 ns       ; OUT   ; OPEN     ;
; N/A   ; None              ; 14.441 ns       ; CLEAR ; CLOSE    ;
; N/A   ; None              ; 14.281 ns       ; OUT   ; OUTPUT_2 ;
; N/A   ; None              ; 13.501 ns       ; CLOCK ; CLOSE    ;
; N/A   ; None              ; 13.018 ns       ; CLEAR ; OPEN     ;
; N/A   ; None              ; 12.418 ns       ; CLEAR ; OUTPUT_2 ;
; N/A   ; None              ; 12.078 ns       ; CLOCK ; OPEN     ;
; N/A   ; None              ; 11.478 ns       ; CLOCK ; OUTPUT_2 ;
; N/A   ; None              ; 9.990 ns        ; CLOCK ; OUTPUT_1 ;
+-------+-------------------+-----------------+-------+----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                               ;
+---------------+-------------+------------+-------+--------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From  ; To                                                                 ; To Clock ;
+---------------+-------------+------------+-------+--------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.002 ns  ; CLOCK ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -2.854 ns  ; CLOCK ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A           ; None        ; -3.877 ns  ; CLEAR ; Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6  ; CLOCK    ;
; N/A           ; None        ; -3.877 ns  ; CLEAR ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A           ; None        ; -3.939 ns  ; CLEAR ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -5.148 ns  ; CLEAR ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A           ; None        ; -5.222 ns  ; OUT   ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -5.711 ns  ; T     ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A           ; None        ; -6.064 ns  ; INPUT ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -6.117 ns  ; INPUT ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A           ; None        ; -6.642 ns  ; OUT   ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A           ; None        ; -6.836 ns  ; OUT   ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A           ; None        ; -6.927 ns  ; INPUT ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A           ; None        ; -7.079 ns  ; ENTER ; Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4 ; CLOCK    ;
; N/A           ; None        ; -7.557 ns  ; T     ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -8.925 ns  ; ENTER ; Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2   ; CLOCK    ;
; N/A           ; None        ; -9.342 ns  ; T     ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
; N/A           ; None        ; -10.710 ns ; ENTER ; Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 ; CLOCK    ;
+---------------+-------------+------------+-------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Aug 14 02:18:05 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Room -c Room --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst3~1" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst4~1" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst1|inst4~1" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1" is a latch
    Warning: Node "Counter:inst|Edge_TFF:inst16|Edge_DFF:inst|First_DFF:inst2|inst4~4" is a latch
Warning: Found combinational loop of 10 nodes
    Warning: Node "inst2"
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
    Warning: Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
    Warning: Node "Counter:inst|inst18"
    Warning: Node "inst4"
    Warning: Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
    Warning: Node "Counter:inst|inst17~1"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "CLOCK" has Internal fmax of 63.67 MHz between source register "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1" and destination register "Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2" (period= 15.706 ns)
    Info: + Longest register to register delay is 6.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 9; REG Node = 'Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1'
        Info: 2: + IC(0.000 ns) + CELL(5.421 ns) = 5.421 ns; Loc. = LCCOMB_X3_Y20_N0; Fanout = 5; COMB LOOP Node = 'inst2'
            Info: Loc. = LCCOMB_X3_Y20_N22; Node "inst4"
            Info: Loc. = LCCOMB_X2_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
            Info: Loc. = LCCOMB_X3_Y20_N24; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N0; Node "inst2"
            Info: Loc. = LCCOMB_X3_Y20_N26; Node "Counter:inst|inst18"
            Info: Loc. = LCCOMB_X2_Y20_N30; Node "Counter:inst|inst17~1"
            Info: Loc. = LCCOMB_X2_Y20_N0; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
            Info: Loc. = LCCOMB_X2_Y20_N4; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
            Info: Loc. = LCCOMB_X3_Y20_N2; Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
        Info: 3: + IC(0.321 ns) + CELL(0.516 ns) = 6.258 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1'
        Info: 4: + IC(0.314 ns) + CELL(0.178 ns) = 6.750 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
        Info: Total cell delay = 6.115 ns ( 90.59 % )
        Info: Total interconnect delay = 0.635 ns ( 9.41 % )
    Info: - Smallest clock skew is 0.116 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.944 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
            Info: Total cell delay = 1.348 ns ( 45.79 % )
            Info: Total interconnect delay = 1.596 ns ( 54.21 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 2.828 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(1.386 ns) + CELL(0.178 ns) = 2.828 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 9; REG Node = 'Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1'
            Info: Total cell delay = 1.204 ns ( 42.57 % )
            Info: Total interconnect delay = 1.624 ns ( 57.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.219 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2" (data pin = "ENTER", clock pin = "CLOCK") is 14.125 ns
    Info: + Longest pin to register delay is 15.850 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y16; Fanout = 1; PIN Node = 'ENTER'
        Info: 2: + IC(7.368 ns) + CELL(0.322 ns) = 8.543 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 9; COMB Node = 'inst18~0'
        Info: 3: + IC(0.000 ns) + CELL(6.314 ns) = 14.857 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst|inst18'
            Info: Loc. = LCCOMB_X3_Y20_N22; Node "inst4"
            Info: Loc. = LCCOMB_X2_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
            Info: Loc. = LCCOMB_X3_Y20_N24; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N0; Node "inst2"
            Info: Loc. = LCCOMB_X3_Y20_N26; Node "Counter:inst|inst18"
            Info: Loc. = LCCOMB_X2_Y20_N30; Node "Counter:inst|inst17~1"
            Info: Loc. = LCCOMB_X2_Y20_N0; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
            Info: Loc. = LCCOMB_X2_Y20_N4; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
            Info: Loc. = LCCOMB_X3_Y20_N2; Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
        Info: 4: + IC(0.323 ns) + CELL(0.178 ns) = 15.358 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1'
        Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 15.850 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
        Info: Total cell delay = 7.845 ns ( 49.50 % )
        Info: Total interconnect delay = 8.005 ns ( 50.50 % )
    Info: + Micro setup delay of destination is 1.219 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.944 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
        Info: Total cell delay = 1.348 ns ( 45.79 % )
        Info: Total interconnect delay = 1.596 ns ( 54.21 % )
Info: tco from clock "CLOCK" to destination pin "CLOSE" through register "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6" is 13.867 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.386 ns) + CELL(0.178 ns) = 2.828 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6'
        Info: Total cell delay = 1.204 ns ( 42.57 % )
        Info: Total interconnect delay = 1.624 ns ( 57.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6'
        Info: 2: + IC(0.556 ns) + CELL(0.516 ns) = 1.072 ns; Loc. = LCCOMB_X3_Y20_N28; Fanout = 9; COMB Node = 'Counter:inst|inst17~0'
        Info: 3: + IC(0.000 ns) + CELL(4.821 ns) = 5.893 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst|inst18'
            Info: Loc. = LCCOMB_X3_Y20_N22; Node "inst4"
            Info: Loc. = LCCOMB_X2_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
            Info: Loc. = LCCOMB_X3_Y20_N24; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N0; Node "inst2"
            Info: Loc. = LCCOMB_X3_Y20_N26; Node "Counter:inst|inst18"
            Info: Loc. = LCCOMB_X2_Y20_N30; Node "Counter:inst|inst17~1"
            Info: Loc. = LCCOMB_X2_Y20_N0; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
            Info: Loc. = LCCOMB_X2_Y20_N4; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
            Info: Loc. = LCCOMB_X3_Y20_N2; Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
        Info: 4: + IC(2.130 ns) + CELL(3.016 ns) = 11.039 ns; Loc. = PIN_AB4; Fanout = 0; PIN Node = 'CLOSE'
        Info: Total cell delay = 8.353 ns ( 75.67 % )
        Info: Total interconnect delay = 2.686 ns ( 24.33 % )
Info: Longest tpd from source pin "ENTER" to destination pin "CLOSE" is 20.003 ns
    Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y16; Fanout = 1; PIN Node = 'ENTER'
    Info: 2: + IC(7.368 ns) + CELL(0.322 ns) = 8.543 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 9; COMB Node = 'inst18~0'
    Info: 3: + IC(0.000 ns) + CELL(6.314 ns) = 14.857 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst|inst18'
        Info: Loc. = LCCOMB_X3_Y20_N22; Node "inst4"
        Info: Loc. = LCCOMB_X2_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
        Info: Loc. = LCCOMB_X3_Y20_N24; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
        Info: Loc. = LCCOMB_X3_Y20_N0; Node "inst2"
        Info: Loc. = LCCOMB_X3_Y20_N26; Node "Counter:inst|inst18"
        Info: Loc. = LCCOMB_X2_Y20_N30; Node "Counter:inst|inst17~1"
        Info: Loc. = LCCOMB_X2_Y20_N0; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
        Info: Loc. = LCCOMB_X2_Y20_N4; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
        Info: Loc. = LCCOMB_X3_Y20_N2; Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
        Info: Loc. = LCCOMB_X3_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
    Info: 4: + IC(2.130 ns) + CELL(3.016 ns) = 20.003 ns; Loc. = PIN_AB4; Fanout = 0; PIN Node = 'CLOSE'
    Info: Total cell delay = 10.505 ns ( 52.52 % )
    Info: Total interconnect delay = 9.498 ns ( 47.48 % )
Info: th for register "Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2" (data pin = "CLOCK", clock pin = "CLOCK") is -2.002 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.944 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
        Info: Total cell delay = 1.348 ns ( 45.79 % )
        Info: Total interconnect delay = 1.596 ns ( 54.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.946 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'
        Info: 2: + IC(1.749 ns) + CELL(0.542 ns) = 3.317 ns; Loc. = LCCOMB_X3_Y20_N16; Fanout = 9; COMB Node = 'Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4'
        Info: 3: + IC(0.000 ns) + CELL(0.636 ns) = 3.953 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst|inst18'
            Info: Loc. = LCCOMB_X3_Y20_N22; Node "inst4"
            Info: Loc. = LCCOMB_X2_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4"
            Info: Loc. = LCCOMB_X3_Y20_N24; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N0; Node "inst2"
            Info: Loc. = LCCOMB_X3_Y20_N26; Node "Counter:inst|inst18"
            Info: Loc. = LCCOMB_X2_Y20_N30; Node "Counter:inst|inst17~1"
            Info: Loc. = LCCOMB_X2_Y20_N0; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4"
            Info: Loc. = LCCOMB_X2_Y20_N4; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1"
            Info: Loc. = LCCOMB_X3_Y20_N2; Node "Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3"
            Info: Loc. = LCCOMB_X3_Y20_N14; Node "Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2"
        Info: 4: + IC(0.323 ns) + CELL(0.178 ns) = 4.454 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1'
        Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 4.946 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2'
        Info: Total cell delay = 2.560 ns ( 51.76 % )
        Info: Total interconnect delay = 2.386 ns ( 48.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Mon Aug 14 02:18:07 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


