---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 17
  # QPS 6042.0353027491265
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 72.0
  #         FF: 34634
  #         LUT: 27012
  #         DSP48E: 174
  #         
  # QPS: 6368.267831149928
  # Cycles per query: 21984
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 3
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 3428.19
  #         LUT: 3717.33
  #         DSP48E: 0
  #         
  # QPS: 17033.702396885266
  # Cycles per query: 8219
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 220.0
  #         URAM: 96
  #         FF: 45764
  #         LUT: 33940
  #         DSP48E: 216
  #         
  # QPS: 6527.4151436031325
  # Cycles per query: 21448
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 567.0
  #         URAM: 0.0
  #         FF: 158787.0
  #         LUT: 147726.0
  #         DSP48E: 810.0
  #         
  # QPS: 6042.0353027491265
  # Cycles per query: 23171
  # HBM_CHANNEL_NUM: 9
  # STAGE5_COMP_PE_NUM: 27
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 110.0
  #         URAM: 0
  #         FF: 118288.49999999999
  #         LUT: 124459.5
  #         DSP48E: 0
  #         
  # QPS: 8096.2294702752715
  # Cycles per query: 17292
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 706344
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 1328.0
  #         URAM: 168.0
  #         FF: 645367.69
  #         LUT: 520689.83
  #         DSP48E: 1224.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 936.0
  #         URAM: 168.0
  #         FF: 363560.69
  #         LUT: 339006.83
  #         DSP48E: 1220.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '1.3764880952380951%', 'DSP48E': '0.33602150537634407%', 'FF': '0.15252156754772395%', 'LUT': '0.2468795888399413%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '2.9233870967741935%', 'FF': '1.9866235315712188%', 'LUT': '3.0988436123348015%', 'URAM': '11.25%'}
  # Stage 3: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '0.0%', 'FF': '0.19664268997797357%', 'LUT': '0.42645580947136563%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '8.18452380952381%', 'DSP48E': '3.6290322580645165%', 'FF': '2.6250458883994123%', 'LUT': '3.8936306901615274%', 'URAM': '15.0%'}
  # Stage 5: {'BRAM_18K': '21.09375%', 'DSP48E': '13.608870967741934%', 'FF': '9.1081015969163%', 'LUT': '16.94727422907489%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '4.092261904761905%', 'DSP48E': '0.0%', 'FF': '6.78508741740088%', 'LUT': '14.278118116740087%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '3.9529914529914527%', 'DSP48E': '1.639344262295082%', 'FF': '0.7313772014240594%', 'LUT': '0.6347954700499692%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6347954700499692%
  # Stage 2: {'BRAM_18K': '0.10683760683760685%', 'DSP48E': '14.262295081967213%', 'FF': '9.526332453599425%', 'LUT': '7.967981058080747%', 'URAM': '42.857142857142854%'}
  # LUT only:
  # Stage 2: 7.967981058080747%
  # Stage 3: {'BRAM_18K': '0.10683760683760685%', 'DSP48E': '0.0%', 'FF': '0.9429484799360458%', 'LUT': '1.0965354296844108%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.0965354296844108%
  # Stage 4: {'BRAM_18K': '23.504273504273502%', 'DSP48E': '17.704918032786885%', 'FF': '12.587719535904721%', 'LUT': '10.01159770143864%', 'URAM': '57.14285714285714%'}
  # LUT only:
  # Stage 4: 10.01159770143864%
  # Stage 5: {'BRAM_18K': '60.57692307692307%', 'DSP48E': '66.39344262295081%', 'FF': '43.675513983648784%', 'LUT': '43.57611320102311%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 43.57611320102311%
  # Stage 6: {'BRAM_18K': '11.752136752136751%', 'DSP48E': '0.0%', 'FF': '32.536108345486966%', 'LUT': '36.712977139723115%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 36.712977139723115%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '49.404761904761905%', 'DSP48E': '20.56451612903226%', 'FF': '37.01861290840675%', 'LUT': '59.73405722283407%', 'URAM': '26.25%'}


  # Constants
  NLIST: 4096
  NPROBE: 17
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 3

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 9 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 27

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U50 # Supported devices: U280, U250, U50
  FREQ: 140
