strict digraph  {
"0 basenet.0.weight" [id=0, type=nncf_model_const];
"1 basenet.0.bias" [id=1, type=nncf_model_const];
"2 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0" [id=2, type=conv2d];
"3 basenet.1.weight" [id=3, type=nncf_model_const];
"4 basenet.1.bias" [id=4, type=nncf_model_const];
"5 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0" [id=5, type=batch_norm];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" [id=6, type=relu_];
"7 basenet.3.weight" [id=7, type=nncf_model_const];
"8 basenet.3.bias" [id=8, type=nncf_model_const];
"9 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0" [id=9, type=conv2d];
"10 basenet.4.weight" [id=10, type=nncf_model_const];
"11 basenet.4.bias" [id=11, type=nncf_model_const];
"12 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0" [id=12, type=batch_norm];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" [id=13, type=relu_];
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" [id=14, type=max_pool2d];
"15 basenet.7.weight" [id=15, type=nncf_model_const];
"16 basenet.7.bias" [id=16, type=nncf_model_const];
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0" [id=17, type=conv2d];
"18 basenet.8.weight" [id=18, type=nncf_model_const];
"19 basenet.8.bias" [id=19, type=nncf_model_const];
"20 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0" [id=20, type=batch_norm];
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" [id=21, type=relu_];
"22 basenet.10.weight" [id=22, type=nncf_model_const];
"23 basenet.10.bias" [id=23, type=nncf_model_const];
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0" [id=24, type=conv2d];
"25 basenet.11.weight" [id=25, type=nncf_model_const];
"26 basenet.11.bias" [id=26, type=nncf_model_const];
"27 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0" [id=27, type=batch_norm];
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" [id=28, type=relu_];
"29 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" [id=29, type=max_pool2d];
"30 basenet.14.weight" [id=30, type=nncf_model_const];
"31 basenet.14.bias" [id=31, type=nncf_model_const];
"32 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0" [id=32, type=conv2d];
"33 basenet.15.weight" [id=33, type=nncf_model_const];
"34 basenet.15.bias" [id=34, type=nncf_model_const];
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0" [id=35, type=batch_norm];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" [id=36, type=relu_];
"37 basenet.17.weight" [id=37, type=nncf_model_const];
"38 basenet.17.bias" [id=38, type=nncf_model_const];
"39 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0" [id=39, type=conv2d];
"40 basenet.18.weight" [id=40, type=nncf_model_const];
"41 basenet.18.bias" [id=41, type=nncf_model_const];
"42 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0" [id=42, type=batch_norm];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" [id=43, type=relu_];
"44 basenet.20.weight" [id=44, type=nncf_model_const];
"45 basenet.20.bias" [id=45, type=nncf_model_const];
"46 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0" [id=46, type=conv2d];
"47 basenet.21.weight" [id=47, type=nncf_model_const];
"48 basenet.21.bias" [id=48, type=nncf_model_const];
"49 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0" [id=49, type=batch_norm];
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=50, type=relu_];
"51 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=51, type=max_pool2d];
"52 basenet.24.weight" [id=52, type=nncf_model_const];
"53 basenet.24.bias" [id=53, type=nncf_model_const];
"54 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0" [id=54, type=conv2d];
"55 basenet.25.weight" [id=55, type=nncf_model_const];
"56 basenet.25.bias" [id=56, type=nncf_model_const];
"57 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0" [id=57, type=batch_norm];
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" [id=58, type=relu_];
"59 basenet.27.weight" [id=59, type=nncf_model_const];
"60 basenet.27.bias" [id=60, type=nncf_model_const];
"61 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0" [id=61, type=conv2d];
"62 basenet.28.weight" [id=62, type=nncf_model_const];
"63 basenet.28.bias" [id=63, type=nncf_model_const];
"64 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0" [id=64, type=batch_norm];
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=65, type=relu_];
"66 basenet.30.weight" [id=66, type=nncf_model_const];
"67 basenet.30.bias" [id=67, type=nncf_model_const];
"68 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0" [id=68, type=conv2d];
"69 basenet.31.weight" [id=69, type=nncf_model_const];
"70 basenet.31.bias" [id=70, type=nncf_model_const];
"71 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0" [id=71, type=batch_norm];
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=72, type=relu_];
"73 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" [id=73, type=max_pool2d];
"74 basenet.34.weight" [id=74, type=nncf_model_const];
"75 basenet.34.bias" [id=75, type=nncf_model_const];
"76 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0" [id=76, type=conv2d];
"77 basenet.35.weight" [id=77, type=nncf_model_const];
"78 basenet.35.bias" [id=78, type=nncf_model_const];
"79 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0" [id=79, type=batch_norm];
"80 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" [id=80, type=relu_];
"81 basenet.37.weight" [id=81, type=nncf_model_const];
"82 basenet.37.bias" [id=82, type=nncf_model_const];
"83 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0" [id=83, type=conv2d];
"84 basenet.38.weight" [id=84, type=nncf_model_const];
"85 basenet.38.bias" [id=85, type=nncf_model_const];
"86 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0" [id=86, type=batch_norm];
"87 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" [id=87, type=relu_];
"88 basenet.40.weight" [id=88, type=nncf_model_const];
"89 basenet.40.bias" [id=89, type=nncf_model_const];
"90 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0" [id=90, type=conv2d];
"91 basenet.41.weight" [id=91, type=nncf_model_const];
"92 basenet.41.bias" [id=92, type=nncf_model_const];
"93 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0" [id=93, type=batch_norm];
"94 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" [id=94, type=relu_];
"95 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" [id=95, type=max_pool2d];
"96 basenet.44.weight" [id=96, type=nncf_model_const];
"97 basenet.44.bias" [id=97, type=nncf_model_const];
"98 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0" [id=98, type=conv2d];
"99 basenet.45.weight" [id=99, type=nncf_model_const];
"100 basenet.45.bias" [id=100, type=nncf_model_const];
"101 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0" [id=101, type=batch_norm];
"102 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" [id=102, type=relu_];
"103 basenet.47.weight" [id=103, type=nncf_model_const];
"104 basenet.47.bias" [id=104, type=nncf_model_const];
"105 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0" [id=105, type=conv2d];
"106 basenet.48.weight" [id=106, type=nncf_model_const];
"107 basenet.48.bias" [id=107, type=nncf_model_const];
"108 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0" [id=108, type=batch_norm];
"109 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" [id=109, type=relu_];
"110 SSD_VGG/L2Norm[L2Norm]/pow_0" [id=110, type=pow];
"111 SSD_VGG/L2Norm[L2Norm]/sum_0" [id=111, type=sum];
"112 SSD_VGG/L2Norm[L2Norm]/sqrt_0" [id=112, type=sqrt];
"113 SSD_VGG/L2Norm[L2Norm]/__add___0" [id=113, type=__add__];
"114 SSD_VGG/L2Norm[L2Norm]/div_0" [id=114, type=div];
"115 L2Norm.weight" [id=115, type=nncf_model_const];
"116 SSD_VGG/L2Norm[L2Norm]/unsqueeze_0" [id=116, type=unsqueeze];
"117 SSD_VGG/L2Norm[L2Norm]/unsqueeze_1" [id=117, type=unsqueeze];
"118 SSD_VGG/L2Norm[L2Norm]/unsqueeze_2" [id=118, type=unsqueeze];
"119 SSD_VGG/L2Norm[L2Norm]/expand_as_0" [id=119, type=expand_as];
"120 SSD_VGG/L2Norm[L2Norm]/__mul___0" [id=120, type=__mul__];
"121 extras.0.weight" [id=121, type=nncf_model_const];
"122 extras.0.bias" [id=122, type=nncf_model_const];
"123 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0" [id=123, type=conv2d];
"124 extras.1.weight" [id=124, type=nncf_model_const];
"125 extras.1.bias" [id=125, type=nncf_model_const];
"126 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0" [id=126, type=batch_norm];
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" [id=127, type=relu_];
"128 extras.3.weight" [id=128, type=nncf_model_const];
"129 extras.3.bias" [id=129, type=nncf_model_const];
"130 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0" [id=130, type=conv2d];
"131 extras.4.weight" [id=131, type=nncf_model_const];
"132 extras.4.bias" [id=132, type=nncf_model_const];
"133 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0" [id=133, type=batch_norm];
"134 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=134, type=relu_];
"135 extras.6.weight" [id=135, type=nncf_model_const];
"136 extras.6.bias" [id=136, type=nncf_model_const];
"137 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0" [id=137, type=conv2d];
"138 extras.7.weight" [id=138, type=nncf_model_const];
"139 extras.7.bias" [id=139, type=nncf_model_const];
"140 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0" [id=140, type=batch_norm];
"141 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" [id=141, type=relu_];
"142 extras.9.weight" [id=142, type=nncf_model_const];
"143 extras.9.bias" [id=143, type=nncf_model_const];
"144 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0" [id=144, type=conv2d];
"145 extras.10.weight" [id=145, type=nncf_model_const];
"146 extras.10.bias" [id=146, type=nncf_model_const];
"147 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0" [id=147, type=batch_norm];
"148 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=148, type=relu_];
"149 extras.12.weight" [id=149, type=nncf_model_const];
"150 extras.12.bias" [id=150, type=nncf_model_const];
"151 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0" [id=151, type=conv2d];
"152 extras.13.weight" [id=152, type=nncf_model_const];
"153 extras.13.bias" [id=153, type=nncf_model_const];
"154 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0" [id=154, type=batch_norm];
"155 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" [id=155, type=relu_];
"156 extras.15.weight" [id=156, type=nncf_model_const];
"157 extras.15.bias" [id=157, type=nncf_model_const];
"158 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0" [id=158, type=conv2d];
"159 extras.16.weight" [id=159, type=nncf_model_const];
"160 extras.16.bias" [id=160, type=nncf_model_const];
"161 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0" [id=161, type=batch_norm];
"162 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=162, type=relu_];
"163 extras.18.weight" [id=163, type=nncf_model_const];
"164 extras.18.bias" [id=164, type=nncf_model_const];
"165 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0" [id=165, type=conv2d];
"166 extras.19.weight" [id=166, type=nncf_model_const];
"167 extras.19.bias" [id=167, type=nncf_model_const];
"168 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0" [id=168, type=batch_norm];
"169 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" [id=169, type=relu_];
"170 extras.21.weight" [id=170, type=nncf_model_const];
"171 extras.21.bias" [id=171, type=nncf_model_const];
"172 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0" [id=172, type=conv2d];
"173 extras.22.weight" [id=173, type=nncf_model_const];
"174 extras.22.bias" [id=174, type=nncf_model_const];
"175 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0" [id=175, type=batch_norm];
"176 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" [id=176, type=relu_];
"177 detection_head.heads.0.loc.weight" [id=177, type=nncf_model_const];
"178 detection_head.heads.0.loc.bias" [id=178, type=nncf_model_const];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0" [id=179, type=conv2d];
"180 detection_head.heads.0.conf.weight" [id=180, type=nncf_model_const];
"181 detection_head.heads.0.conf.bias" [id=181, type=nncf_model_const];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0" [id=182, type=conv2d];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=183, type=permute];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" [id=184, type=contiguous];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=185, type=permute];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" [id=186, type=contiguous];
"187 detection_head.heads.1.loc.weight" [id=187, type=nncf_model_const];
"188 detection_head.heads.1.loc.bias" [id=188, type=nncf_model_const];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0" [id=189, type=conv2d];
"190 detection_head.heads.1.conf.weight" [id=190, type=nncf_model_const];
"191 detection_head.heads.1.conf.bias" [id=191, type=nncf_model_const];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0" [id=192, type=conv2d];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=193, type=permute];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" [id=194, type=contiguous];
"195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=195, type=permute];
"196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" [id=196, type=contiguous];
"197 detection_head.heads.2.loc.weight" [id=197, type=nncf_model_const];
"198 detection_head.heads.2.loc.bias" [id=198, type=nncf_model_const];
"199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0" [id=199, type=conv2d];
"200 detection_head.heads.2.conf.weight" [id=200, type=nncf_model_const];
"201 detection_head.heads.2.conf.bias" [id=201, type=nncf_model_const];
"202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0" [id=202, type=conv2d];
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=203, type=permute];
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" [id=204, type=contiguous];
"205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=205, type=permute];
"206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" [id=206, type=contiguous];
"207 detection_head.heads.3.loc.weight" [id=207, type=nncf_model_const];
"208 detection_head.heads.3.loc.bias" [id=208, type=nncf_model_const];
"209 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0" [id=209, type=conv2d];
"210 detection_head.heads.3.conf.weight" [id=210, type=nncf_model_const];
"211 detection_head.heads.3.conf.bias" [id=211, type=nncf_model_const];
"212 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0" [id=212, type=conv2d];
"213 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=213, type=permute];
"214 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" [id=214, type=contiguous];
"215 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=215, type=permute];
"216 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" [id=216, type=contiguous];
"217 detection_head.heads.4.loc.weight" [id=217, type=nncf_model_const];
"218 detection_head.heads.4.loc.bias" [id=218, type=nncf_model_const];
"219 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0" [id=219, type=conv2d];
"220 detection_head.heads.4.conf.weight" [id=220, type=nncf_model_const];
"221 detection_head.heads.4.conf.bias" [id=221, type=nncf_model_const];
"222 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0" [id=222, type=conv2d];
"223 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=223, type=permute];
"224 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" [id=224, type=contiguous];
"225 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=225, type=permute];
"226 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" [id=226, type=contiguous];
"227 detection_head.heads.5.loc.weight" [id=227, type=nncf_model_const];
"228 detection_head.heads.5.loc.bias" [id=228, type=nncf_model_const];
"229 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0" [id=229, type=conv2d];
"230 detection_head.heads.5.conf.weight" [id=230, type=nncf_model_const];
"231 detection_head.heads.5.conf.bias" [id=231, type=nncf_model_const];
"232 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0" [id=232, type=conv2d];
"233 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=233, type=permute];
"234 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" [id=234, type=contiguous];
"235 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=235, type=permute];
"236 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" [id=236, type=contiguous];
"237 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=237, type=view];
"238 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=238, type=view];
"239 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=239, type=view];
"240 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=240, type=view];
"241 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=241, type=view];
"242 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=242, type=view];
"243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=243, type=cat];
"244 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=244, type=view];
"245 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=245, type=view];
"246 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=246, type=view];
"247 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=247, type=view];
"248 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=248, type=view];
"249 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=249, type=view];
"250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=250, type=cat];
"251 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=251, type=view];
"252 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=252, type=softmax];
"253 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=253, type=view];
"254 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=254, type=view];
"0 basenet.0.weight" -> "2 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0";
"1 basenet.0.bias" -> "2 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0";
"2 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0";
"3 basenet.1.weight" -> "5 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0";
"4 basenet.1.bias" -> "5 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0";
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0";
"7 basenet.3.weight" -> "9 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0";
"8 basenet.3.bias" -> "9 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0";
"10 basenet.4.weight" -> "12 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0";
"11 basenet.4.bias" -> "12 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0";
"12 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0";
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0";
"15 basenet.7.weight" -> "17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0";
"16 basenet.7.bias" -> "17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0";
"18 basenet.8.weight" -> "20 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0";
"19 basenet.8.bias" -> "20 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0";
"21 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" -> "24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0";
"22 basenet.10.weight" -> "24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0";
"23 basenet.10.bias" -> "24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0";
"25 basenet.11.weight" -> "27 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0";
"26 basenet.11.bias" -> "27 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0";
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" -> "29 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0";
"29 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0";
"30 basenet.14.weight" -> "32 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0";
"31 basenet.14.bias" -> "32 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0";
"33 basenet.15.weight" -> "35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0";
"34 basenet.15.bias" -> "35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0";
"37 basenet.17.weight" -> "39 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0";
"38 basenet.17.bias" -> "39 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0";
"40 basenet.18.weight" -> "42 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0";
"41 basenet.18.bias" -> "42 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0";
"44 basenet.20.weight" -> "46 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0";
"45 basenet.20.bias" -> "46 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0";
"47 basenet.21.weight" -> "49 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0";
"48 basenet.21.bias" -> "49 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0";
"52 basenet.24.weight" -> "54 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0";
"53 basenet.24.bias" -> "54 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0";
"55 basenet.25.weight" -> "57 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0";
"56 basenet.25.bias" -> "57 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0";
"57 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0" -> "58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0";
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0";
"59 basenet.27.weight" -> "61 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0";
"60 basenet.27.bias" -> "61 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0";
"62 basenet.28.weight" -> "64 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0";
"63 basenet.28.bias" -> "64 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0" -> "65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "68 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0";
"66 basenet.30.weight" -> "68 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0";
"67 basenet.30.bias" -> "68 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0";
"68 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0" -> "71 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0";
"69 basenet.31.weight" -> "71 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0";
"70 basenet.31.bias" -> "71 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "73 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "110 SSD_VGG/L2Norm[L2Norm]/pow_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "114 SSD_VGG/L2Norm[L2Norm]/div_0";
"73 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0";
"74 basenet.34.weight" -> "76 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0";
"75 basenet.34.bias" -> "76 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0";
"76 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0" -> "79 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0";
"77 basenet.35.weight" -> "79 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0";
"78 basenet.35.bias" -> "79 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0";
"79 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0" -> "80 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0";
"80 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" -> "83 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0";
"81 basenet.37.weight" -> "83 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0";
"82 basenet.37.bias" -> "83 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0";
"83 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0" -> "86 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0";
"84 basenet.38.weight" -> "86 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0";
"85 basenet.38.bias" -> "86 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0";
"86 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0" -> "87 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0";
"87 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" -> "90 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0";
"88 basenet.40.weight" -> "90 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0";
"89 basenet.40.bias" -> "90 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0";
"90 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0" -> "93 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0";
"91 basenet.41.weight" -> "93 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0";
"92 basenet.41.bias" -> "93 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0";
"93 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0" -> "94 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0";
"94 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" -> "95 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0";
"95 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" -> "98 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0";
"96 basenet.44.weight" -> "98 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0";
"97 basenet.44.bias" -> "98 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0";
"98 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0" -> "101 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0";
"99 basenet.45.weight" -> "101 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0";
"100 basenet.45.bias" -> "101 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0";
"101 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0" -> "102 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0";
"102 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" -> "105 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0";
"103 basenet.47.weight" -> "105 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0";
"104 basenet.47.bias" -> "105 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0";
"105 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0" -> "108 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0";
"106 basenet.48.weight" -> "108 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0";
"107 basenet.48.bias" -> "108 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0";
"108 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0" -> "109 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0";
"109 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "123 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0";
"110 SSD_VGG/L2Norm[L2Norm]/pow_0" -> "111 SSD_VGG/L2Norm[L2Norm]/sum_0";
"111 SSD_VGG/L2Norm[L2Norm]/sum_0" -> "112 SSD_VGG/L2Norm[L2Norm]/sqrt_0";
"112 SSD_VGG/L2Norm[L2Norm]/sqrt_0" -> "113 SSD_VGG/L2Norm[L2Norm]/__add___0";
"113 SSD_VGG/L2Norm[L2Norm]/__add___0" -> "114 SSD_VGG/L2Norm[L2Norm]/div_0";
"114 SSD_VGG/L2Norm[L2Norm]/div_0" -> "119 SSD_VGG/L2Norm[L2Norm]/expand_as_0";
"114 SSD_VGG/L2Norm[L2Norm]/div_0" -> "120 SSD_VGG/L2Norm[L2Norm]/__mul___0";
"115 L2Norm.weight" -> "116 SSD_VGG/L2Norm[L2Norm]/unsqueeze_0";
"116 SSD_VGG/L2Norm[L2Norm]/unsqueeze_0" -> "117 SSD_VGG/L2Norm[L2Norm]/unsqueeze_1";
"117 SSD_VGG/L2Norm[L2Norm]/unsqueeze_1" -> "118 SSD_VGG/L2Norm[L2Norm]/unsqueeze_2";
"118 SSD_VGG/L2Norm[L2Norm]/unsqueeze_2" -> "119 SSD_VGG/L2Norm[L2Norm]/expand_as_0";
"119 SSD_VGG/L2Norm[L2Norm]/expand_as_0" -> "120 SSD_VGG/L2Norm[L2Norm]/__mul___0";
"120 SSD_VGG/L2Norm[L2Norm]/__mul___0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0";
"120 SSD_VGG/L2Norm[L2Norm]/__mul___0" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0";
"121 extras.0.weight" -> "123 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0";
"122 extras.0.bias" -> "123 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0";
"123 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0";
"124 extras.1.weight" -> "126 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0";
"125 extras.1.bias" -> "126 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0";
"126 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0" -> "127 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0";
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" -> "130 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0";
"128 extras.3.weight" -> "130 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0";
"129 extras.3.bias" -> "130 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0";
"130 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0" -> "133 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0";
"131 extras.4.weight" -> "133 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0";
"132 extras.4.bias" -> "133 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0";
"133 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0" -> "134 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"134 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "137 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0";
"134 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0";
"134 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0";
"135 extras.6.weight" -> "137 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0";
"136 extras.6.bias" -> "137 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0";
"137 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0" -> "140 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0";
"138 extras.7.weight" -> "140 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0";
"139 extras.7.bias" -> "140 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0";
"140 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0" -> "141 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0";
"141 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" -> "144 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0";
"142 extras.9.weight" -> "144 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0";
"143 extras.9.bias" -> "144 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0";
"144 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0" -> "147 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0";
"145 extras.10.weight" -> "147 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0";
"146 extras.10.bias" -> "147 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0";
"147 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0" -> "148 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"148 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "151 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0";
"148 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0";
"148 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "212 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0";
"149 extras.12.weight" -> "151 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0";
"150 extras.12.bias" -> "151 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0";
"151 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0" -> "154 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0";
"152 extras.13.weight" -> "154 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0";
"153 extras.13.bias" -> "154 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0";
"154 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0" -> "155 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0";
"155 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" -> "158 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0";
"156 extras.15.weight" -> "158 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0";
"157 extras.15.bias" -> "158 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0";
"158 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0" -> "161 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0";
"159 extras.16.weight" -> "161 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0";
"160 extras.16.bias" -> "161 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0";
"161 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0" -> "162 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"162 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "165 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0";
"162 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "219 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0";
"162 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "222 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0";
"163 extras.18.weight" -> "165 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0";
"164 extras.18.bias" -> "165 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0";
"165 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0" -> "168 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0";
"166 extras.19.weight" -> "168 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0";
"167 extras.19.bias" -> "168 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0";
"168 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0" -> "169 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0";
"169 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" -> "172 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0";
"170 extras.21.weight" -> "172 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0";
"171 extras.21.bias" -> "172 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0";
"172 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0" -> "175 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0";
"173 extras.22.weight" -> "175 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0";
"174 extras.22.bias" -> "175 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0";
"175 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0" -> "176 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0";
"176 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "229 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0";
"176 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "232 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0";
"177 detection_head.heads.0.loc.weight" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0";
"178 detection_head.heads.0.loc.bias" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"180 detection_head.heads.0.conf.weight" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0";
"181 detection_head.heads.0.conf.bias" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" -> "237 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" -> "244 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"187 detection_head.heads.1.loc.weight" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0";
"188 detection_head.heads.1.loc.bias" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"190 detection_head.heads.1.conf.weight" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0";
"191 detection_head.heads.1.conf.bias" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0";
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0" -> "195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" -> "238 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"195 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1";
"196 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" -> "245 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"197 detection_head.heads.2.loc.weight" -> "199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0";
"198 detection_head.heads.2.loc.bias" -> "199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0";
"199 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0" -> "203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"200 detection_head.heads.2.conf.weight" -> "202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0";
"201 detection_head.heads.2.conf.bias" -> "202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0";
"202 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"203 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0";
"204 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" -> "239 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"205 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1";
"206 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" -> "246 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"207 detection_head.heads.3.loc.weight" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0";
"208 detection_head.heads.3.loc.bias" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0";
"209 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0" -> "213 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"210 detection_head.heads.3.conf.weight" -> "212 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0";
"211 detection_head.heads.3.conf.bias" -> "212 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0";
"212 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0" -> "215 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"213 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "214 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0";
"214 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" -> "240 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"215 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "216 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1";
"216 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" -> "247 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"217 detection_head.heads.4.loc.weight" -> "219 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0";
"218 detection_head.heads.4.loc.bias" -> "219 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0";
"219 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0" -> "223 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"220 detection_head.heads.4.conf.weight" -> "222 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0";
"221 detection_head.heads.4.conf.bias" -> "222 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0";
"222 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0" -> "225 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"223 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "224 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0";
"224 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" -> "241 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"225 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "226 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1";
"226 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" -> "248 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"227 detection_head.heads.5.loc.weight" -> "229 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0";
"228 detection_head.heads.5.loc.bias" -> "229 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0";
"229 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0" -> "233 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"230 detection_head.heads.5.conf.weight" -> "232 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0";
"231 detection_head.heads.5.conf.bias" -> "232 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0";
"232 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0" -> "235 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"233 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "234 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0";
"234 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" -> "242 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"235 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "236 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1";
"236 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" -> "249 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"237 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"238 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"239 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"240 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"241 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"242 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"243 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "253 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"244 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"245 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"246 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"247 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"248 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"249 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "251 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"250 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "254 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"251 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "252 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
}
