<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>spi_master</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.883</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_20_1>
                <Slack>8.00</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>134</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_20_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../spi_master.cpp:16</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_20_1>
                    <Name>VITIS_LOOP_20_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../spi_master.cpp:20</SourceLocation>
                </VITIS_LOOP_20_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>156</FF>
            <LUT>325</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>spi_master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>spi_master</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>sclk</name>
            <Object>sclk</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cs</name>
            <Object>cs</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mosi</name>
            <Object>mosi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>miso</name>
            <Object>miso</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>miso_ap_vld</name>
            <Object>miso</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_ap_vld</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_ap_vld</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>flag</name>
            <Object>flag</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>spi_master</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128</InstName>
                    <ModuleName>spi_master_Pipeline_VITIS_LOOP_30_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <BindInstances>icmp_ln30_fu_134_p2 i_2_fu_140_p2 xor_ln36_fu_150_p2 bitselect_1ns_32ns_32ns_1_1_1_U1</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>spi_master_Pipeline_VITIS_LOOP_30_2</Name>
            <Loops>
                <VITIS_LOOP_30_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.883</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_2>
                        <Name>VITIS_LOOP_30_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../spi_master.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_30_2>
                            <Name>VITIS_LOOP_30_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../spi_master.cpp:30</SourceLocation>
                        </VITIS_LOOP_30_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_134_p2" SOURCE="../spi_master.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_140_p2" SOURCE="../spi_master.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_fu_150_p2" SOURCE="../spi_master.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_2" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_32ns_32ns_1_1_1_U1" SOURCE="../spi_master.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>spi_master</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.883</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>134</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 134</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128</Instance>
                        </InstanceList>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../spi_master.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1>
                            <Name>VITIS_LOOP_20_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../spi_master.cpp:20</SourceLocation>
                        </VITIS_LOOP_20_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="sclk" index="0" direction="out" srcType="directio&lt;bool, 3&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="sclk" name="sclk" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cs" index="1" direction="out" srcType="directio&lt;bool, 3&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="cs" name="cs" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mosi" index="2" direction="out" srcType="directio&lt;bool, 3&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="mosi" name="mosi" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="miso" index="3" direction="in" srcType="directio&lt;bool, 1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="miso" name="miso" usage="data" direction="in"/>
                <hwRef type="port" interface="miso_ap_vld" name="miso_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="4" direction="in" srcType="directio&lt;int, 1&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_out" name="data_out" usage="data" direction="in"/>
                <hwRef type="port" interface="data_out_ap_vld" name="data_out_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_in" index="5" direction="out" srcType="directio&lt;int, 1&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_in" name="data_in" usage="data" direction="out"/>
                <hwRef type="port" interface="data_in_ap_vld" name="data_in_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="flag" index="6" direction="in" srcType="&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="flag" name="flag" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="sclk" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="sclk">DATA</portMap>
            </portMaps>
            <ports>
                <port>sclk</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sclk"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cs" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cs">DATA</portMap>
            </portMaps>
            <ports>
                <port>cs</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mosi" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="mosi">DATA</portMap>
            </portMaps>
            <ports>
                <port>mosi</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mosi"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="miso" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="miso">DATA</portMap>
            </portMaps>
            <ports>
                <port>miso</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="miso"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="flag" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="flag">DATA</portMap>
            </portMaps>
            <ports>
                <port>flag</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="flag"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="cs">ap_hs, out, 1</column>
                    <column name="data_in">ap_vld, out, 32</column>
                    <column name="data_out">ap_vld, in, 32</column>
                    <column name="flag">ap_none, in, 1</column>
                    <column name="miso">ap_vld, in, 1</column>
                    <column name="mosi">ap_hs, out, 1</column>
                    <column name="sclk">ap_hs, out, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="sclk">out, directio&lt;bool 3&gt;&amp;</column>
                    <column name="cs">out, directio&lt;bool 3&gt;&amp;</column>
                    <column name="mosi">out, directio&lt;bool 3&gt;&amp;</column>
                    <column name="miso">in, directio&lt;bool 1&gt;&amp;</column>
                    <column name="data_out">in, directio&lt;int 1&gt;&amp;</column>
                    <column name="data_in">out, directio&lt;int 1&gt;&amp;</column>
                    <column name="flag">in, &amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="sclk">sclk, port</column>
                    <column name="cs">cs, port</column>
                    <column name="mosi">mosi, port</column>
                    <column name="miso">miso, port</column>
                    <column name="miso">miso_ap_vld, port</column>
                    <column name="data_out">data_out, port</column>
                    <column name="data_out">data_out_ap_vld, port</column>
                    <column name="data_in">data_in, port</column>
                    <column name="data_in">data_in_ap_vld, port</column>
                    <column name="flag">flag, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../spi_master.cpp:12" status="valid" parentFunction="spi_master" variable="" isDirective="0" options="mode = ap_ctrl_none port = return"/>
        <Pragma type="pipeline" location="../spi_master.cpp:21" status="valid" parentFunction="spi_master" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

