/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   nucleo_h743zi.dts.pre.tmp
 *
 * Directories with bindings:
 *   /home/fenix/zephyrproject/zephyr/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /memory@20000000
 *   5   /memory@24000000
 *   6   /cpus
 *   7   /cpus/cpu@0
 *   8   /cpus/cpu@0/mpu@e000ed90
 *   9   /gpio_keys
 *   10  /soc
 *   11  /soc/pin-controller@58020000
 *   12  /soc/rcc@58024400
 *   13  /soc/pin-controller@58020000/gpio@58020800
 *   14  /gpio_keys/button_0
 *   15  /leds
 *   16  /soc/pin-controller@58020000/gpio@58020400
 *   17  /leds/led_0
 *   18  /leds/led_1
 *   19  /pwmleds
 *   20  /soc/interrupt-controller@e000e100
 *   21  /soc/timers@40001800
 *   22  /soc/pin-controller@58020000/tim12_ch1_pwm_pb14
 *   23  /soc/timers@40001800/pwm
 *   24  /pwmleds/red_pwm_led
 *   25  /soc/pin-controller@58020000/adc1_inp15_pa3
 *   26  /soc/adc@40022000
 *   27  /soc/adc@40022100
 *   28  /soc/adc@40022300
 *   29  /soc/adc@58026000
 *   30  /soc/dma@40020000
 *   31  /soc/dma@40020400
 *   32  /soc/ethernet@40028000
 *   33  /soc/pin-controller@58020000/i2c1_scl_pb8
 *   34  /soc/pin-controller@58020000/i2c1_sda_pb9
 *   35  /soc/i2c@40005400
 *   36  /soc/i2c@40005800
 *   37  /soc/i2c@40005c00
 *   38  /soc/i2c@58001c00
 *   39  /soc/rng@48021800
 *   40  /soc/rtc@58004000
 *   41  /soc/serial@40004400
 *   42  /soc/pin-controller@58020000/usart3_rx_pd9
 *   43  /soc/pin-controller@58020000/usart3_tx_pd8
 *   44  /soc/serial@40004800
 *   45  /soc/serial@40004c00
 *   46  /soc/serial@40005000
 *   47  /soc/serial@40007800
 *   48  /soc/serial@40007c00
 *   49  /soc/serial@40011000
 *   50  /soc/serial@40011400
 *   51  /soc/timer@e000e010
 *   52  /soc/watchdog@50003000
 *   53  /soc/flash-controller@52002000
 *   54  /soc/flash-controller@52002000/flash@8000000
 *   55  /soc/pin-controller@58020000/adc1_inn10_pc1
 *   56  /soc/pin-controller@58020000/adc1_inn16_pa1
 *   57  /soc/pin-controller@58020000/adc1_inn18_pa5
 *   58  /soc/pin-controller@58020000/adc1_inn2_pf12
 *   59  /soc/pin-controller@58020000/adc1_inn3_pa7
 *   60  /soc/pin-controller@58020000/adc1_inn4_pc5
 *   61  /soc/pin-controller@58020000/adc1_inn5_pb0
 *   62  /soc/pin-controller@58020000/adc1_inp10_pc0
 *   63  /soc/pin-controller@58020000/adc1_inp11_pc1
 *   64  /soc/pin-controller@58020000/adc1_inp14_pa2
 *   65  /soc/pin-controller@58020000/adc1_inp16_pa0
 *   66  /soc/pin-controller@58020000/adc1_inp17_pa1
 *   67  /soc/pin-controller@58020000/adc1_inp18_pa4
 *   68  /soc/pin-controller@58020000/adc1_inp19_pa5
 *   69  /soc/pin-controller@58020000/adc1_inp2_pf11
 *   70  /soc/pin-controller@58020000/adc1_inp3_pa6
 *   71  /soc/pin-controller@58020000/adc1_inp4_pc4
 *   72  /soc/pin-controller@58020000/adc1_inp5_pb1
 *   73  /soc/pin-controller@58020000/adc1_inp6_pf12
 *   74  /soc/pin-controller@58020000/adc1_inp7_pa7
 *   75  /soc/pin-controller@58020000/adc1_inp8_pc5
 *   76  /soc/pin-controller@58020000/adc1_inp9_pb0
 *   77  /soc/pin-controller@58020000/adc2_inn10_pc1
 *   78  /soc/pin-controller@58020000/adc2_inn18_pa5
 *   79  /soc/pin-controller@58020000/adc2_inn2_pf14
 *   80  /soc/pin-controller@58020000/adc2_inn3_pa7
 *   81  /soc/pin-controller@58020000/adc2_inn4_pc5
 *   82  /soc/pin-controller@58020000/adc2_inn5_pb0
 *   83  /soc/pin-controller@58020000/adc2_inp10_pc0
 *   84  /soc/pin-controller@58020000/adc2_inp11_pc1
 *   85  /soc/pin-controller@58020000/adc2_inp14_pa2
 *   86  /soc/pin-controller@58020000/adc2_inp15_pa3
 *   87  /soc/pin-controller@58020000/adc2_inp18_pa4
 *   88  /soc/pin-controller@58020000/adc2_inp19_pa5
 *   89  /soc/pin-controller@58020000/adc2_inp2_pf13
 *   90  /soc/pin-controller@58020000/adc2_inp3_pa6
 *   91  /soc/pin-controller@58020000/adc2_inp4_pc4
 *   92  /soc/pin-controller@58020000/adc2_inp5_pb1
 *   93  /soc/pin-controller@58020000/adc2_inp6_pf14
 *   94  /soc/pin-controller@58020000/adc2_inp7_pa7
 *   95  /soc/pin-controller@58020000/adc2_inp8_pc5
 *   96  /soc/pin-controller@58020000/adc2_inp9_pb0
 *   97  /soc/pin-controller@58020000/adc3_inn10_pc1
 *   98  /soc/pin-controller@58020000/adc3_inn1_pc2
 *   99  /soc/pin-controller@58020000/adc3_inn2_pf10
 *   100 /soc/pin-controller@58020000/adc3_inn3_pf8
 *   101 /soc/pin-controller@58020000/adc3_inn4_pf6
 *   102 /soc/pin-controller@58020000/adc3_inn5_pf4
 *   103 /soc/pin-controller@58020000/adc3_inp0_pc2
 *   104 /soc/pin-controller@58020000/adc3_inp10_pc0
 *   105 /soc/pin-controller@58020000/adc3_inp11_pc1
 *   106 /soc/pin-controller@58020000/adc3_inp1_pc3
 *   107 /soc/pin-controller@58020000/adc3_inp2_pf9
 *   108 /soc/pin-controller@58020000/adc3_inp3_pf7
 *   109 /soc/pin-controller@58020000/adc3_inp4_pf5
 *   110 /soc/pin-controller@58020000/adc3_inp5_pf3
 *   111 /soc/pin-controller@58020000/adc3_inp6_pf10
 *   112 /soc/pin-controller@58020000/adc3_inp7_pf8
 *   113 /soc/pin-controller@58020000/adc3_inp8_pf6
 *   114 /soc/pin-controller@58020000/adc3_inp9_pf4
 *   115 /soc/pin-controller@58020000/dac1_out1_pa4
 *   116 /soc/pin-controller@58020000/dac1_out2_pa5
 *   117 /soc/pin-controller@58020000/eth_col_pa3
 *   118 /soc/pin-controller@58020000/eth_crs_dv_pa7
 *   119 /soc/pin-controller@58020000/eth_crs_pa0
 *   120 /soc/pin-controller@58020000/eth_mdc_pc1
 *   121 /soc/pin-controller@58020000/eth_mdio_pa2
 *   122 /soc/pin-controller@58020000/eth_pps_out_pb5
 *   123 /soc/pin-controller@58020000/eth_pps_out_pg8
 *   124 /soc/pin-controller@58020000/eth_ref_clk_pa1
 *   125 /soc/pin-controller@58020000/eth_rx_clk_pa1
 *   126 /soc/pin-controller@58020000/eth_rx_dv_pa7
 *   127 /soc/pin-controller@58020000/eth_rx_er_pb10
 *   128 /soc/pin-controller@58020000/eth_rxd0_pc4
 *   129 /soc/pin-controller@58020000/eth_rxd1_pc5
 *   130 /soc/pin-controller@58020000/eth_rxd2_pb0
 *   131 /soc/pin-controller@58020000/eth_rxd3_pb1
 *   132 /soc/pin-controller@58020000/eth_tx_clk_pc3
 *   133 /soc/pin-controller@58020000/eth_tx_en_pb11
 *   134 /soc/pin-controller@58020000/eth_tx_en_pg11
 *   135 /soc/pin-controller@58020000/eth_txd0_pb12
 *   136 /soc/pin-controller@58020000/eth_txd0_pg13
 *   137 /soc/pin-controller@58020000/eth_txd1_pb13
 *   138 /soc/pin-controller@58020000/eth_txd1_pg12
 *   139 /soc/pin-controller@58020000/eth_txd1_pg14
 *   140 /soc/pin-controller@58020000/eth_txd2_pc2
 *   141 /soc/pin-controller@58020000/eth_txd3_pb8
 *   142 /soc/pin-controller@58020000/eth_txd3_pe2
 *   143 /soc/pin-controller@58020000/fdcan1_rx_pa11
 *   144 /soc/pin-controller@58020000/fdcan1_rx_pb8
 *   145 /soc/pin-controller@58020000/fdcan1_rx_pd0
 *   146 /soc/pin-controller@58020000/fdcan1_tx_pa12
 *   147 /soc/pin-controller@58020000/fdcan1_tx_pb9
 *   148 /soc/pin-controller@58020000/fdcan1_tx_pd1
 *   149 /soc/pin-controller@58020000/fdcan2_rx_pb12
 *   150 /soc/pin-controller@58020000/fdcan2_rx_pb5
 *   151 /soc/pin-controller@58020000/fdcan2_tx_pb13
 *   152 /soc/pin-controller@58020000/fdcan2_tx_pb6
 *   153 /soc/pin-controller@58020000/gpio@58020000
 *   154 /soc/pin-controller@58020000/gpio@58020C00
 *   155 /soc/pin-controller@58020000/gpio@58021000
 *   156 /soc/pin-controller@58020000/gpio@58021400
 *   157 /soc/pin-controller@58020000/gpio@58021800
 *   158 /soc/pin-controller@58020000/gpio@58021C00
 *   159 /soc/pin-controller@58020000/gpio@58022000
 *   160 /soc/pin-controller@58020000/gpio@58022400
 *   161 /soc/pin-controller@58020000/gpio@58022800
 *   162 /soc/pin-controller@58020000/i2c1_scl_pb6
 *   163 /soc/pin-controller@58020000/i2c1_sda_pb7
 *   164 /soc/pin-controller@58020000/i2c2_scl_pb10
 *   165 /soc/pin-controller@58020000/i2c2_scl_pf1
 *   166 /soc/pin-controller@58020000/i2c2_sda_pb11
 *   167 /soc/pin-controller@58020000/i2c2_sda_pf0
 *   168 /soc/pin-controller@58020000/i2c3_scl_pa8
 *   169 /soc/pin-controller@58020000/i2c3_sda_pc9
 *   170 /soc/pin-controller@58020000/i2c4_scl_pb6
 *   171 /soc/pin-controller@58020000/i2c4_scl_pb8
 *   172 /soc/pin-controller@58020000/i2c4_scl_pd12
 *   173 /soc/pin-controller@58020000/i2c4_scl_pf14
 *   174 /soc/pin-controller@58020000/i2c4_sda_pb7
 *   175 /soc/pin-controller@58020000/i2c4_sda_pb9
 *   176 /soc/pin-controller@58020000/i2c4_sda_pd13
 *   177 /soc/pin-controller@58020000/i2c4_sda_pf15
 *   178 /soc/pin-controller@58020000/i2s1_ck_pa5
 *   179 /soc/pin-controller@58020000/i2s1_ck_pb3
 *   180 /soc/pin-controller@58020000/i2s1_ck_pg11
 *   181 /soc/pin-controller@58020000/i2s1_ws_pa15
 *   182 /soc/pin-controller@58020000/i2s1_ws_pa4
 *   183 /soc/pin-controller@58020000/i2s1_ws_pg10
 *   184 /soc/pin-controller@58020000/i2s2_ck_pa12
 *   185 /soc/pin-controller@58020000/i2s2_ck_pa9
 *   186 /soc/pin-controller@58020000/i2s2_ck_pb10
 *   187 /soc/pin-controller@58020000/i2s2_ck_pb13
 *   188 /soc/pin-controller@58020000/i2s2_ck_pd3
 *   189 /soc/pin-controller@58020000/i2s2_ws_pa11
 *   190 /soc/pin-controller@58020000/i2s2_ws_pb12
 *   191 /soc/pin-controller@58020000/i2s2_ws_pb4
 *   192 /soc/pin-controller@58020000/i2s2_ws_pb9
 *   193 /soc/pin-controller@58020000/i2s3_ck_pb3
 *   194 /soc/pin-controller@58020000/i2s3_ck_pc10
 *   195 /soc/pin-controller@58020000/i2s3_ws_pa15
 *   196 /soc/pin-controller@58020000/i2s3_ws_pa4
 *   197 /soc/pin-controller@58020000/lpuart1_cts_pa11
 *   198 /soc/pin-controller@58020000/lpuart1_rts_pa12
 *   199 /soc/pin-controller@58020000/lpuart1_rx_pa10
 *   200 /soc/pin-controller@58020000/lpuart1_rx_pb7
 *   201 /soc/pin-controller@58020000/lpuart1_tx_pa9
 *   202 /soc/pin-controller@58020000/lpuart1_tx_pb6
 *   203 /soc/pin-controller@58020000/sdmmc1_cdir_pb9
 *   204 /soc/pin-controller@58020000/sdmmc1_ck_pc12
 *   205 /soc/pin-controller@58020000/sdmmc1_ckin_pb8
 *   206 /soc/pin-controller@58020000/sdmmc1_cmd_pd2
 *   207 /soc/pin-controller@58020000/sdmmc1_d0_pc8
 *   208 /soc/pin-controller@58020000/sdmmc1_d0dir_pc6
 *   209 /soc/pin-controller@58020000/sdmmc1_d123dir_pc7
 *   210 /soc/pin-controller@58020000/sdmmc1_d1_pc9
 *   211 /soc/pin-controller@58020000/sdmmc1_d2_pc10
 *   212 /soc/pin-controller@58020000/sdmmc1_d3_pc11
 *   213 /soc/pin-controller@58020000/sdmmc1_d4_pb8
 *   214 /soc/pin-controller@58020000/sdmmc1_d5_pb9
 *   215 /soc/pin-controller@58020000/sdmmc1_d6_pc6
 *   216 /soc/pin-controller@58020000/sdmmc1_d7_pc7
 *   217 /soc/pin-controller@58020000/sdmmc2_ck_pc1
 *   218 /soc/pin-controller@58020000/sdmmc2_ck_pd6
 *   219 /soc/pin-controller@58020000/sdmmc2_cmd_pa0
 *   220 /soc/pin-controller@58020000/sdmmc2_cmd_pd7
 *   221 /soc/pin-controller@58020000/sdmmc2_d0_pb14
 *   222 /soc/pin-controller@58020000/sdmmc2_d1_pb15
 *   223 /soc/pin-controller@58020000/sdmmc2_d2_pb3
 *   224 /soc/pin-controller@58020000/sdmmc2_d2_pg11
 *   225 /soc/pin-controller@58020000/sdmmc2_d3_pb4
 *   226 /soc/pin-controller@58020000/sdmmc2_d4_pb8
 *   227 /soc/pin-controller@58020000/sdmmc2_d5_pb9
 *   228 /soc/pin-controller@58020000/sdmmc2_d6_pc6
 *   229 /soc/pin-controller@58020000/sdmmc2_d7_pc7
 *   230 /soc/pin-controller@58020000/spi1_miso_pa6
 *   231 /soc/pin-controller@58020000/spi1_miso_pb4
 *   232 /soc/pin-controller@58020000/spi1_miso_pg9
 *   233 /soc/pin-controller@58020000/spi1_mosi_pa7
 *   234 /soc/pin-controller@58020000/spi1_mosi_pb5
 *   235 /soc/pin-controller@58020000/spi1_mosi_pd7
 *   236 /soc/pin-controller@58020000/spi1_nss_pa15
 *   237 /soc/pin-controller@58020000/spi1_nss_pa4
 *   238 /soc/pin-controller@58020000/spi1_nss_pg10
 *   239 /soc/pin-controller@58020000/spi1_sck_pa5
 *   240 /soc/pin-controller@58020000/spi1_sck_pb3
 *   241 /soc/pin-controller@58020000/spi1_sck_pg11
 *   242 /soc/pin-controller@58020000/spi2_miso_pb14
 *   243 /soc/pin-controller@58020000/spi2_miso_pc2
 *   244 /soc/pin-controller@58020000/spi2_mosi_pb15
 *   245 /soc/pin-controller@58020000/spi2_mosi_pc1
 *   246 /soc/pin-controller@58020000/spi2_mosi_pc3
 *   247 /soc/pin-controller@58020000/spi2_nss_pa11
 *   248 /soc/pin-controller@58020000/spi2_nss_pb12
 *   249 /soc/pin-controller@58020000/spi2_nss_pb4
 *   250 /soc/pin-controller@58020000/spi2_nss_pb9
 *   251 /soc/pin-controller@58020000/spi2_sck_pa12
 *   252 /soc/pin-controller@58020000/spi2_sck_pa9
 *   253 /soc/pin-controller@58020000/spi2_sck_pb10
 *   254 /soc/pin-controller@58020000/spi2_sck_pb13
 *   255 /soc/pin-controller@58020000/spi2_sck_pd3
 *   256 /soc/pin-controller@58020000/spi3_miso_pb4
 *   257 /soc/pin-controller@58020000/spi3_miso_pc11
 *   258 /soc/pin-controller@58020000/spi3_mosi_pb2
 *   259 /soc/pin-controller@58020000/spi3_mosi_pb5
 *   260 /soc/pin-controller@58020000/spi3_mosi_pc12
 *   261 /soc/pin-controller@58020000/spi3_mosi_pd6
 *   262 /soc/pin-controller@58020000/spi3_nss_pa15
 *   263 /soc/pin-controller@58020000/spi3_nss_pa4
 *   264 /soc/pin-controller@58020000/spi3_sck_pb3
 *   265 /soc/pin-controller@58020000/spi3_sck_pc10
 *   266 /soc/pin-controller@58020000/spi4_miso_pe13
 *   267 /soc/pin-controller@58020000/spi4_miso_pe5
 *   268 /soc/pin-controller@58020000/spi4_mosi_pe14
 *   269 /soc/pin-controller@58020000/spi4_mosi_pe6
 *   270 /soc/pin-controller@58020000/spi4_nss_pe11
 *   271 /soc/pin-controller@58020000/spi4_nss_pe4
 *   272 /soc/pin-controller@58020000/spi4_sck_pe12
 *   273 /soc/pin-controller@58020000/spi4_sck_pe2
 *   274 /soc/pin-controller@58020000/spi5_miso_pf8
 *   275 /soc/pin-controller@58020000/spi5_mosi_pf11
 *   276 /soc/pin-controller@58020000/spi5_mosi_pf9
 *   277 /soc/pin-controller@58020000/spi5_nss_pf6
 *   278 /soc/pin-controller@58020000/spi5_sck_pf7
 *   279 /soc/pin-controller@58020000/spi6_miso_pa6
 *   280 /soc/pin-controller@58020000/spi6_miso_pb4
 *   281 /soc/pin-controller@58020000/spi6_miso_pg12
 *   282 /soc/pin-controller@58020000/spi6_mosi_pa7
 *   283 /soc/pin-controller@58020000/spi6_mosi_pb5
 *   284 /soc/pin-controller@58020000/spi6_mosi_pg14
 *   285 /soc/pin-controller@58020000/spi6_nss_pa15
 *   286 /soc/pin-controller@58020000/spi6_nss_pa4
 *   287 /soc/pin-controller@58020000/spi6_nss_pg8
 *   288 /soc/pin-controller@58020000/spi6_sck_pa5
 *   289 /soc/pin-controller@58020000/spi6_sck_pb3
 *   290 /soc/pin-controller@58020000/spi6_sck_pg13
 *   291 /soc/pin-controller@58020000/tim12_ch2_pwm_pb15
 *   292 /soc/pin-controller@58020000/tim13_ch1_pwm_pa6
 *   293 /soc/pin-controller@58020000/tim13_ch1_pwm_pf8
 *   294 /soc/pin-controller@58020000/tim14_ch1_pwm_pa7
 *   295 /soc/pin-controller@58020000/tim14_ch1_pwm_pf9
 *   296 /soc/pin-controller@58020000/tim15_ch1_pwm_pa2
 *   297 /soc/pin-controller@58020000/tim15_ch1_pwm_pe5
 *   298 /soc/pin-controller@58020000/tim15_ch1n_pwm_pa1
 *   299 /soc/pin-controller@58020000/tim15_ch1n_pwm_pe4
 *   300 /soc/pin-controller@58020000/tim15_ch2_pwm_pa3
 *   301 /soc/pin-controller@58020000/tim15_ch2_pwm_pe6
 *   302 /soc/pin-controller@58020000/tim16_ch1_pwm_pb8
 *   303 /soc/pin-controller@58020000/tim16_ch1_pwm_pf6
 *   304 /soc/pin-controller@58020000/tim16_ch1n_pwm_pb6
 *   305 /soc/pin-controller@58020000/tim16_ch1n_pwm_pf8
 *   306 /soc/pin-controller@58020000/tim17_ch1_pwm_pb9
 *   307 /soc/pin-controller@58020000/tim17_ch1_pwm_pf7
 *   308 /soc/pin-controller@58020000/tim17_ch1n_pwm_pb7
 *   309 /soc/pin-controller@58020000/tim17_ch1n_pwm_pf9
 *   310 /soc/pin-controller@58020000/tim1_ch1_pwm_pa8
 *   311 /soc/pin-controller@58020000/tim1_ch1_pwm_pe9
 *   312 /soc/pin-controller@58020000/tim1_ch1n_pwm_pa7
 *   313 /soc/pin-controller@58020000/tim1_ch1n_pwm_pb13
 *   314 /soc/pin-controller@58020000/tim1_ch1n_pwm_pe8
 *   315 /soc/pin-controller@58020000/tim1_ch2_pwm_pa9
 *   316 /soc/pin-controller@58020000/tim1_ch2_pwm_pe11
 *   317 /soc/pin-controller@58020000/tim1_ch2n_pwm_pb0
 *   318 /soc/pin-controller@58020000/tim1_ch2n_pwm_pb14
 *   319 /soc/pin-controller@58020000/tim1_ch2n_pwm_pe10
 *   320 /soc/pin-controller@58020000/tim1_ch3_pwm_pa10
 *   321 /soc/pin-controller@58020000/tim1_ch3_pwm_pe13
 *   322 /soc/pin-controller@58020000/tim1_ch3n_pwm_pb1
 *   323 /soc/pin-controller@58020000/tim1_ch3n_pwm_pb15
 *   324 /soc/pin-controller@58020000/tim1_ch3n_pwm_pe12
 *   325 /soc/pin-controller@58020000/tim1_ch4_pwm_pa11
 *   326 /soc/pin-controller@58020000/tim1_ch4_pwm_pe14
 *   327 /soc/pin-controller@58020000/tim2_ch1_pwm_pa0
 *   328 /soc/pin-controller@58020000/tim2_ch1_pwm_pa15
 *   329 /soc/pin-controller@58020000/tim2_ch1_pwm_pa5
 *   330 /soc/pin-controller@58020000/tim2_ch2_pwm_pa1
 *   331 /soc/pin-controller@58020000/tim2_ch2_pwm_pb3
 *   332 /soc/pin-controller@58020000/tim2_ch3_pwm_pa2
 *   333 /soc/pin-controller@58020000/tim2_ch3_pwm_pb10
 *   334 /soc/pin-controller@58020000/tim2_ch4_pwm_pa3
 *   335 /soc/pin-controller@58020000/tim2_ch4_pwm_pb11
 *   336 /soc/pin-controller@58020000/tim3_ch1_pwm_pa6
 *   337 /soc/pin-controller@58020000/tim3_ch1_pwm_pb4
 *   338 /soc/pin-controller@58020000/tim3_ch1_pwm_pc6
 *   339 /soc/pin-controller@58020000/tim3_ch2_pwm_pa7
 *   340 /soc/pin-controller@58020000/tim3_ch2_pwm_pb5
 *   341 /soc/pin-controller@58020000/tim3_ch2_pwm_pc7
 *   342 /soc/pin-controller@58020000/tim3_ch3_pwm_pb0
 *   343 /soc/pin-controller@58020000/tim3_ch3_pwm_pc8
 *   344 /soc/pin-controller@58020000/tim3_ch4_pwm_pb1
 *   345 /soc/pin-controller@58020000/tim3_ch4_pwm_pc9
 *   346 /soc/pin-controller@58020000/tim4_ch1_pwm_pb6
 *   347 /soc/pin-controller@58020000/tim4_ch1_pwm_pd12
 *   348 /soc/pin-controller@58020000/tim4_ch2_pwm_pb7
 *   349 /soc/pin-controller@58020000/tim4_ch2_pwm_pd13
 *   350 /soc/pin-controller@58020000/tim4_ch3_pwm_pb8
 *   351 /soc/pin-controller@58020000/tim4_ch3_pwm_pd14
 *   352 /soc/pin-controller@58020000/tim4_ch4_pwm_pb9
 *   353 /soc/pin-controller@58020000/tim4_ch4_pwm_pd15
 *   354 /soc/pin-controller@58020000/tim5_ch1_pwm_pa0
 *   355 /soc/pin-controller@58020000/tim5_ch2_pwm_pa1
 *   356 /soc/pin-controller@58020000/tim5_ch3_pwm_pa2
 *   357 /soc/pin-controller@58020000/tim5_ch4_pwm_pa3
 *   358 /soc/pin-controller@58020000/tim8_ch1_pwm_pc6
 *   359 /soc/pin-controller@58020000/tim8_ch1n_pwm_pa5
 *   360 /soc/pin-controller@58020000/tim8_ch1n_pwm_pa7
 *   361 /soc/pin-controller@58020000/tim8_ch2_pwm_pc7
 *   362 /soc/pin-controller@58020000/tim8_ch2n_pwm_pb0
 *   363 /soc/pin-controller@58020000/tim8_ch2n_pwm_pb14
 *   364 /soc/pin-controller@58020000/tim8_ch3_pwm_pc8
 *   365 /soc/pin-controller@58020000/tim8_ch3n_pwm_pb1
 *   366 /soc/pin-controller@58020000/tim8_ch3n_pwm_pb15
 *   367 /soc/pin-controller@58020000/tim8_ch4_pwm_pc9
 *   368 /soc/pin-controller@58020000/uart4_cts_pb0
 *   369 /soc/pin-controller@58020000/uart4_cts_pb15
 *   370 /soc/pin-controller@58020000/uart4_rts_pa15
 *   371 /soc/pin-controller@58020000/uart4_rts_pb14
 *   372 /soc/pin-controller@58020000/uart4_rx_pa1
 *   373 /soc/pin-controller@58020000/uart4_rx_pa11
 *   374 /soc/pin-controller@58020000/uart4_rx_pb8
 *   375 /soc/pin-controller@58020000/uart4_rx_pc11
 *   376 /soc/pin-controller@58020000/uart4_rx_pd0
 *   377 /soc/pin-controller@58020000/uart4_tx_pa0
 *   378 /soc/pin-controller@58020000/uart4_tx_pa12
 *   379 /soc/pin-controller@58020000/uart4_tx_pb9
 *   380 /soc/pin-controller@58020000/uart4_tx_pc10
 *   381 /soc/pin-controller@58020000/uart4_tx_pd1
 *   382 /soc/pin-controller@58020000/uart5_cts_pc9
 *   383 /soc/pin-controller@58020000/uart5_rts_pc8
 *   384 /soc/pin-controller@58020000/uart5_rx_pb12
 *   385 /soc/pin-controller@58020000/uart5_rx_pb5
 *   386 /soc/pin-controller@58020000/uart5_rx_pd2
 *   387 /soc/pin-controller@58020000/uart5_tx_pb13
 *   388 /soc/pin-controller@58020000/uart5_tx_pb6
 *   389 /soc/pin-controller@58020000/uart5_tx_pc12
 *   390 /soc/pin-controller@58020000/uart7_cts_pe10
 *   391 /soc/pin-controller@58020000/uart7_cts_pf9
 *   392 /soc/pin-controller@58020000/uart7_rts_pe9
 *   393 /soc/pin-controller@58020000/uart7_rts_pf8
 *   394 /soc/pin-controller@58020000/uart7_rx_pa8
 *   395 /soc/pin-controller@58020000/uart7_rx_pb3
 *   396 /soc/pin-controller@58020000/uart7_rx_pe7
 *   397 /soc/pin-controller@58020000/uart7_rx_pf6
 *   398 /soc/pin-controller@58020000/uart7_tx_pa15
 *   399 /soc/pin-controller@58020000/uart7_tx_pb4
 *   400 /soc/pin-controller@58020000/uart7_tx_pe8
 *   401 /soc/pin-controller@58020000/uart7_tx_pf7
 *   402 /soc/pin-controller@58020000/uart8_cts_pd14
 *   403 /soc/pin-controller@58020000/uart8_rts_pd15
 *   404 /soc/pin-controller@58020000/uart8_rx_pe0
 *   405 /soc/pin-controller@58020000/uart8_tx_pe1
 *   406 /soc/pin-controller@58020000/usart1_cts_pa11
 *   407 /soc/pin-controller@58020000/usart1_rts_pa12
 *   408 /soc/pin-controller@58020000/usart1_rx_pa10
 *   409 /soc/pin-controller@58020000/usart1_rx_pb15
 *   410 /soc/pin-controller@58020000/usart1_rx_pb7
 *   411 /soc/pin-controller@58020000/usart1_tx_pa9
 *   412 /soc/pin-controller@58020000/usart1_tx_pb14
 *   413 /soc/pin-controller@58020000/usart1_tx_pb6
 *   414 /soc/pin-controller@58020000/usart2_cts_pa0
 *   415 /soc/pin-controller@58020000/usart2_cts_pd3
 *   416 /soc/pin-controller@58020000/usart2_rts_pa1
 *   417 /soc/pin-controller@58020000/usart2_rts_pd4
 *   418 /soc/pin-controller@58020000/usart2_rx_pa3
 *   419 /soc/pin-controller@58020000/usart2_rx_pd6
 *   420 /soc/pin-controller@58020000/usart2_tx_pa2
 *   421 /soc/pin-controller@58020000/usart2_tx_pd5
 *   422 /soc/pin-controller@58020000/usart3_cts_pb13
 *   423 /soc/pin-controller@58020000/usart3_cts_pd11
 *   424 /soc/pin-controller@58020000/usart3_rts_pb14
 *   425 /soc/pin-controller@58020000/usart3_rts_pd12
 *   426 /soc/pin-controller@58020000/usart3_rx_pb11
 *   427 /soc/pin-controller@58020000/usart3_rx_pc11
 *   428 /soc/pin-controller@58020000/usart3_tx_pb10
 *   429 /soc/pin-controller@58020000/usart3_tx_pc10
 *   430 /soc/pin-controller@58020000/usart6_cts_pg13
 *   431 /soc/pin-controller@58020000/usart6_cts_pg15
 *   432 /soc/pin-controller@58020000/usart6_rts_pg12
 *   433 /soc/pin-controller@58020000/usart6_rts_pg8
 *   434 /soc/pin-controller@58020000/usart6_rx_pc7
 *   435 /soc/pin-controller@58020000/usart6_rx_pg9
 *   436 /soc/pin-controller@58020000/usart6_tx_pc6
 *   437 /soc/pin-controller@58020000/usart6_tx_pg14
 *   438 /soc/pin-controller@58020000/usb_otg_fs_dm_pa11
 *   439 /soc/pin-controller@58020000/usb_otg_fs_dp_pa12
 *   440 /soc/pin-controller@58020000/usb_otg_fs_id_pa10
 *   441 /soc/pin-controller@58020000/usb_otg_fs_sof_pa8
 *   442 /soc/pin-controller@58020000/usb_otg_hs_dm_pb14
 *   443 /soc/pin-controller@58020000/usb_otg_hs_dp_pb15
 *   444 /soc/pin-controller@58020000/usb_otg_hs_id_pb12
 *   445 /soc/pin-controller@58020000/usb_otg_hs_sof_pa4
 *   446 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d0_pa3
 *   447 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d1_pb0
 *   448 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d2_pb1
 *   449 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d3_pb10
 *   450 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d4_pb11
 *   451 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d5_pb12
 *   452 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d6_pb13
 *   453 /soc/pin-controller@58020000/usb_otg_hs_ulpi_d7_pb5
 *   454 /soc/pin-controller@58020000/usb_otg_hs_ulpi_dir_pc2
 *   455 /soc/pin-controller@58020000/usb_otg_hs_ulpi_nxt_pc3
 *   456 /soc/pin-controller@58020000/usb_otg_hs_ulpi_stp_pc0
 *   457 /soc/timers@40000000
 *   458 /soc/timers@40000000/pwm
 *   459 /soc/timers@40000400
 *   460 /soc/timers@40000400/pwm
 *   461 /soc/timers@40000800
 *   462 /soc/timers@40000800/pwm
 *   463 /soc/timers@40000c00
 *   464 /soc/timers@40000c00/pwm
 *   465 /soc/timers@40001000
 *   466 /soc/timers@40001000/pwm
 *   467 /soc/timers@40001400
 *   468 /soc/timers@40001400/pwm
 *   469 /soc/timers@40001c00
 *   470 /soc/timers@40001c00/pwm
 *   471 /soc/timers@40002000
 *   472 /soc/timers@40002000/pwm
 *   473 /soc/timers@40010000
 *   474 /soc/timers@40010000/pwm
 *   475 /soc/timers@40010400
 *   476 /soc/timers@40010400/pwm
 *   477 /soc/timers@40014000
 *   478 /soc/timers@40014000/pwm
 *   479 /soc/timers@40014400
 *   480 /soc/timers@40014400/pwm
 *   481 /soc/timers@40014800
 *   482 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_gpio_keys)

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /memory@20000000 */ \
	5, /* /memory@24000000 */ \
	6, /* /cpus */ \
	9, /* /gpio_keys */ \
	10, /* /soc */ \
	15, /* /leds */ \
	19, /* /pwmleds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_st_stm32h743zi_nucleo DT_N

/* Special property macros: */
#define DT_N_REG_NUM 0
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_st_stm32h743zi_nucleo 1
#define DT_N_STATUS_okay 1

/* Generic property macros: */
#define DT_N_P_compatible {"st,stm32h743zi-nucleo"}
#define DT_N_P_compatible_IDX_0 "st,stm32h743zi-nucleo"
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Special property macros: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Special property macros: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * Description:
 *   GPIO pins exposed on Arduino Uno (R3) headers.
 *
 *   The Arduino Uno layout provides four headers, two each along
 *   opposite edges of the board.
 *
 *   Proceeding counter-clockwise:
 *   * An 8-pin Power Supply header.  No pins on this header are exposed
 *     by this binding.
 *   * A 6-pin Analog Input header.  This has analog input signals
 *     labeled from A0 at the top through A5 at the bottom.
 *   * An 8-pin header (opposite Analog Input).  This has digital input
 *     signals labeled from D0 at the bottom D7 at the top;
 *   * A 10-pin header (opposite Power Supply).  This has six additional
 *     digital input signals labelled from D8 at the bottom through D13
 *     towards the top, skipping two pins, then finishing with D14 and
 *     D15 at the top.
 *
 *   This binding provides a nexus mapping for 20 pins where parent pins 0
 *   through 5 correspond to A0 through A5, and parent pins 6 through 21
 *   correspond to D0 through D15, as depicted below:
 *
 *                                D15  21
 *                                D14  20
 *                                AREF -
 *                                GND  -
 *       - N/C                    D13  19
 *       - IOREF                  D12  18
 *       - RESET                  D11  17
 *       - 3V3                    D10  16
 *       - 5V                     D9   15
 *       - GND                    D8   14
 *       - GND
 *       - VIN                    D7   13
 *                                D6   12
 *       0 A0                     D5   11
 *       1 A1                     D4   10
 *       2 A2                     D3    9
 *       3 A3                     D2    8
 *       4 A4                     D1    7
 *       5 A5                     D0    6
 */

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N
#define DT_N_S_connector_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Special property macros: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = arm,dtcm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/arm/arm,dtcm.yaml
 *
 * Description:
 *   Cortex-M DTCM (Data Tightly Coupled Memory)
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_arm_dtcm DT_N_S_memory_20000000
#define DT_N_NODELABEL_dtcm  DT_N_S_memory_20000000

/* Special property macros: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_arm_dtcm 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 131072 /* 0x20000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1 131072
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"arm,dtcm"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "arm,dtcm"
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /memory@24000000
 *
 * Node identifier: DT_N_S_memory_24000000
 *
 * Binding (compatible = mmio-sram):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/sram/mmio-sram.yaml
 *
 * Description:
 *   Generic on-chip SRAM description
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_24000000_PARENT DT_N
#define DT_N_S_memory_24000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_24000000_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_24000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_24000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_24000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_24000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_24000000

/* Special property macros: */
#define DT_N_S_memory_24000000_REG_NUM 1
#define DT_N_S_memory_24000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_ADDRESS 603979776 /* 0x24000000 */
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_memory_24000000_IRQ_NUM 0
#define DT_N_S_memory_24000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_24000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_24000000_P_reg {603979776 /* 0x24000000 */, 524288 /* 0x80000 */}
#define DT_N_S_memory_24000000_P_reg_IDX_0 603979776
#define DT_N_S_memory_24000000_P_reg_IDX_1 524288
#define DT_N_S_memory_24000000_P_reg_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_24000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_24000000_P_compatible_LEN 1
#define DT_N_S_memory_24000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Special property macros: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m7):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/cpu/arm,cortex-m7.yaml
 *
 * Description:
 *   ARM Cortex-M7 CPU
 */

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	6, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	8, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m7 DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m7 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m7"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m7"
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
 *
 * Description:
 *   ARMv7-M Memory Protection Unit (MPU)
 */

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	7, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions 16
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/gpio-keys.yaml
 *
 * Description:
 *   GPIO KEYS parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0)

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	14, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Special property macros: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_watchdog_50003000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022100) fn(DT_N_S_soc_S_adc_40022300) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_ethernet_40028000)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */ \
	21, /* /soc/timers@40001800 */ \
	26, /* /soc/adc@40022000 */ \
	27, /* /soc/adc@40022100 */ \
	28, /* /soc/adc@40022300 */ \
	29, /* /soc/adc@58026000 */ \
	30, /* /soc/dma@40020000 */ \
	31, /* /soc/dma@40020400 */ \
	32, /* /soc/ethernet@40028000 */ \
	35, /* /soc/i2c@40005400 */ \
	36, /* /soc/i2c@40005800 */ \
	37, /* /soc/i2c@40005c00 */ \
	38, /* /soc/i2c@58001c00 */ \
	39, /* /soc/rng@48021800 */ \
	40, /* /soc/rtc@58004000 */ \
	41, /* /soc/serial@40004400 */ \
	44, /* /soc/serial@40004800 */ \
	45, /* /soc/serial@40004c00 */ \
	46, /* /soc/serial@40005000 */ \
	47, /* /soc/serial@40007800 */ \
	48, /* /soc/serial@40007c00 */ \
	49, /* /soc/serial@40011000 */ \
	50, /* /soc/serial@40011400 */ \
	51, /* /soc/timer@e000e010 */ \
	52, /* /soc/watchdog@50003000 */ \
	53, /* /soc/flash-controller@52002000 */ \
	457, /* /soc/timers@40000000 */ \
	459, /* /soc/timers@40000400 */ \
	461, /* /soc/timers@40000800 */ \
	463, /* /soc/timers@40000c00 */ \
	465, /* /soc/timers@40001000 */ \
	467, /* /soc/timers@40001400 */ \
	469, /* /soc/timers@40001c00 */ \
	471, /* /soc/timers@40002000 */ \
	473, /* /soc/timers@40010000 */ \
	475, /* /soc/timers@40010400 */ \
	477, /* /soc/timers@40014000 */ \
	479, /* /soc/timers@40014400 */ \
	481, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Special property macros: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   STM32 Pin controller Node
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_SUPPORTS_ORDS \
	13, /* /soc/pin-controller@58020000/gpio@58020800 */ \
	16, /* /soc/pin-controller@58020000/gpio@58020400 */ \
	22, /* /soc/pin-controller@58020000/tim12_ch1_pwm_pb14 */ \
	25, /* /soc/pin-controller@58020000/adc1_inp15_pa3 */ \
	33, /* /soc/pin-controller@58020000/i2c1_scl_pb8 */ \
	34, /* /soc/pin-controller@58020000/i2c1_sda_pb9 */ \
	42, /* /soc/pin-controller@58020000/usart3_rx_pd9 */ \
	43, /* /soc/pin-controller@58020000/usart3_tx_pd8 */ \
	55, /* /soc/pin-controller@58020000/adc1_inn10_pc1 */ \
	56, /* /soc/pin-controller@58020000/adc1_inn16_pa1 */ \
	57, /* /soc/pin-controller@58020000/adc1_inn18_pa5 */ \
	58, /* /soc/pin-controller@58020000/adc1_inn2_pf12 */ \
	59, /* /soc/pin-controller@58020000/adc1_inn3_pa7 */ \
	60, /* /soc/pin-controller@58020000/adc1_inn4_pc5 */ \
	61, /* /soc/pin-controller@58020000/adc1_inn5_pb0 */ \
	62, /* /soc/pin-controller@58020000/adc1_inp10_pc0 */ \
	63, /* /soc/pin-controller@58020000/adc1_inp11_pc1 */ \
	64, /* /soc/pin-controller@58020000/adc1_inp14_pa2 */ \
	65, /* /soc/pin-controller@58020000/adc1_inp16_pa0 */ \
	66, /* /soc/pin-controller@58020000/adc1_inp17_pa1 */ \
	67, /* /soc/pin-controller@58020000/adc1_inp18_pa4 */ \
	68, /* /soc/pin-controller@58020000/adc1_inp19_pa5 */ \
	69, /* /soc/pin-controller@58020000/adc1_inp2_pf11 */ \
	70, /* /soc/pin-controller@58020000/adc1_inp3_pa6 */ \
	71, /* /soc/pin-controller@58020000/adc1_inp4_pc4 */ \
	72, /* /soc/pin-controller@58020000/adc1_inp5_pb1 */ \
	73, /* /soc/pin-controller@58020000/adc1_inp6_pf12 */ \
	74, /* /soc/pin-controller@58020000/adc1_inp7_pa7 */ \
	75, /* /soc/pin-controller@58020000/adc1_inp8_pc5 */ \
	76, /* /soc/pin-controller@58020000/adc1_inp9_pb0 */ \
	77, /* /soc/pin-controller@58020000/adc2_inn10_pc1 */ \
	78, /* /soc/pin-controller@58020000/adc2_inn18_pa5 */ \
	79, /* /soc/pin-controller@58020000/adc2_inn2_pf14 */ \
	80, /* /soc/pin-controller@58020000/adc2_inn3_pa7 */ \
	81, /* /soc/pin-controller@58020000/adc2_inn4_pc5 */ \
	82, /* /soc/pin-controller@58020000/adc2_inn5_pb0 */ \
	83, /* /soc/pin-controller@58020000/adc2_inp10_pc0 */ \
	84, /* /soc/pin-controller@58020000/adc2_inp11_pc1 */ \
	85, /* /soc/pin-controller@58020000/adc2_inp14_pa2 */ \
	86, /* /soc/pin-controller@58020000/adc2_inp15_pa3 */ \
	87, /* /soc/pin-controller@58020000/adc2_inp18_pa4 */ \
	88, /* /soc/pin-controller@58020000/adc2_inp19_pa5 */ \
	89, /* /soc/pin-controller@58020000/adc2_inp2_pf13 */ \
	90, /* /soc/pin-controller@58020000/adc2_inp3_pa6 */ \
	91, /* /soc/pin-controller@58020000/adc2_inp4_pc4 */ \
	92, /* /soc/pin-controller@58020000/adc2_inp5_pb1 */ \
	93, /* /soc/pin-controller@58020000/adc2_inp6_pf14 */ \
	94, /* /soc/pin-controller@58020000/adc2_inp7_pa7 */ \
	95, /* /soc/pin-controller@58020000/adc2_inp8_pc5 */ \
	96, /* /soc/pin-controller@58020000/adc2_inp9_pb0 */ \
	97, /* /soc/pin-controller@58020000/adc3_inn10_pc1 */ \
	98, /* /soc/pin-controller@58020000/adc3_inn1_pc2 */ \
	99, /* /soc/pin-controller@58020000/adc3_inn2_pf10 */ \
	100, /* /soc/pin-controller@58020000/adc3_inn3_pf8 */ \
	101, /* /soc/pin-controller@58020000/adc3_inn4_pf6 */ \
	102, /* /soc/pin-controller@58020000/adc3_inn5_pf4 */ \
	103, /* /soc/pin-controller@58020000/adc3_inp0_pc2 */ \
	104, /* /soc/pin-controller@58020000/adc3_inp10_pc0 */ \
	105, /* /soc/pin-controller@58020000/adc3_inp11_pc1 */ \
	106, /* /soc/pin-controller@58020000/adc3_inp1_pc3 */ \
	107, /* /soc/pin-controller@58020000/adc3_inp2_pf9 */ \
	108, /* /soc/pin-controller@58020000/adc3_inp3_pf7 */ \
	109, /* /soc/pin-controller@58020000/adc3_inp4_pf5 */ \
	110, /* /soc/pin-controller@58020000/adc3_inp5_pf3 */ \
	111, /* /soc/pin-controller@58020000/adc3_inp6_pf10 */ \
	112, /* /soc/pin-controller@58020000/adc3_inp7_pf8 */ \
	113, /* /soc/pin-controller@58020000/adc3_inp8_pf6 */ \
	114, /* /soc/pin-controller@58020000/adc3_inp9_pf4 */ \
	115, /* /soc/pin-controller@58020000/dac1_out1_pa4 */ \
	116, /* /soc/pin-controller@58020000/dac1_out2_pa5 */ \
	117, /* /soc/pin-controller@58020000/eth_col_pa3 */ \
	118, /* /soc/pin-controller@58020000/eth_crs_dv_pa7 */ \
	119, /* /soc/pin-controller@58020000/eth_crs_pa0 */ \
	120, /* /soc/pin-controller@58020000/eth_mdc_pc1 */ \
	121, /* /soc/pin-controller@58020000/eth_mdio_pa2 */ \
	122, /* /soc/pin-controller@58020000/eth_pps_out_pb5 */ \
	123, /* /soc/pin-controller@58020000/eth_pps_out_pg8 */ \
	124, /* /soc/pin-controller@58020000/eth_ref_clk_pa1 */ \
	125, /* /soc/pin-controller@58020000/eth_rx_clk_pa1 */ \
	126, /* /soc/pin-controller@58020000/eth_rx_dv_pa7 */ \
	127, /* /soc/pin-controller@58020000/eth_rx_er_pb10 */ \
	128, /* /soc/pin-controller@58020000/eth_rxd0_pc4 */ \
	129, /* /soc/pin-controller@58020000/eth_rxd1_pc5 */ \
	130, /* /soc/pin-controller@58020000/eth_rxd2_pb0 */ \
	131, /* /soc/pin-controller@58020000/eth_rxd3_pb1 */ \
	132, /* /soc/pin-controller@58020000/eth_tx_clk_pc3 */ \
	133, /* /soc/pin-controller@58020000/eth_tx_en_pb11 */ \
	134, /* /soc/pin-controller@58020000/eth_tx_en_pg11 */ \
	135, /* /soc/pin-controller@58020000/eth_txd0_pb12 */ \
	136, /* /soc/pin-controller@58020000/eth_txd0_pg13 */ \
	137, /* /soc/pin-controller@58020000/eth_txd1_pb13 */ \
	138, /* /soc/pin-controller@58020000/eth_txd1_pg12 */ \
	139, /* /soc/pin-controller@58020000/eth_txd1_pg14 */ \
	140, /* /soc/pin-controller@58020000/eth_txd2_pc2 */ \
	141, /* /soc/pin-controller@58020000/eth_txd3_pb8 */ \
	142, /* /soc/pin-controller@58020000/eth_txd3_pe2 */ \
	143, /* /soc/pin-controller@58020000/fdcan1_rx_pa11 */ \
	144, /* /soc/pin-controller@58020000/fdcan1_rx_pb8 */ \
	145, /* /soc/pin-controller@58020000/fdcan1_rx_pd0 */ \
	146, /* /soc/pin-controller@58020000/fdcan1_tx_pa12 */ \
	147, /* /soc/pin-controller@58020000/fdcan1_tx_pb9 */ \
	148, /* /soc/pin-controller@58020000/fdcan1_tx_pd1 */ \
	149, /* /soc/pin-controller@58020000/fdcan2_rx_pb12 */ \
	150, /* /soc/pin-controller@58020000/fdcan2_rx_pb5 */ \
	151, /* /soc/pin-controller@58020000/fdcan2_tx_pb13 */ \
	152, /* /soc/pin-controller@58020000/fdcan2_tx_pb6 */ \
	153, /* /soc/pin-controller@58020000/gpio@58020000 */ \
	154, /* /soc/pin-controller@58020000/gpio@58020C00 */ \
	155, /* /soc/pin-controller@58020000/gpio@58021000 */ \
	156, /* /soc/pin-controller@58020000/gpio@58021400 */ \
	157, /* /soc/pin-controller@58020000/gpio@58021800 */ \
	158, /* /soc/pin-controller@58020000/gpio@58021C00 */ \
	159, /* /soc/pin-controller@58020000/gpio@58022000 */ \
	160, /* /soc/pin-controller@58020000/gpio@58022400 */ \
	161, /* /soc/pin-controller@58020000/gpio@58022800 */ \
	162, /* /soc/pin-controller@58020000/i2c1_scl_pb6 */ \
	163, /* /soc/pin-controller@58020000/i2c1_sda_pb7 */ \
	164, /* /soc/pin-controller@58020000/i2c2_scl_pb10 */ \
	165, /* /soc/pin-controller@58020000/i2c2_scl_pf1 */ \
	166, /* /soc/pin-controller@58020000/i2c2_sda_pb11 */ \
	167, /* /soc/pin-controller@58020000/i2c2_sda_pf0 */ \
	168, /* /soc/pin-controller@58020000/i2c3_scl_pa8 */ \
	169, /* /soc/pin-controller@58020000/i2c3_sda_pc9 */ \
	170, /* /soc/pin-controller@58020000/i2c4_scl_pb6 */ \
	171, /* /soc/pin-controller@58020000/i2c4_scl_pb8 */ \
	172, /* /soc/pin-controller@58020000/i2c4_scl_pd12 */ \
	173, /* /soc/pin-controller@58020000/i2c4_scl_pf14 */ \
	174, /* /soc/pin-controller@58020000/i2c4_sda_pb7 */ \
	175, /* /soc/pin-controller@58020000/i2c4_sda_pb9 */ \
	176, /* /soc/pin-controller@58020000/i2c4_sda_pd13 */ \
	177, /* /soc/pin-controller@58020000/i2c4_sda_pf15 */ \
	178, /* /soc/pin-controller@58020000/i2s1_ck_pa5 */ \
	179, /* /soc/pin-controller@58020000/i2s1_ck_pb3 */ \
	180, /* /soc/pin-controller@58020000/i2s1_ck_pg11 */ \
	181, /* /soc/pin-controller@58020000/i2s1_ws_pa15 */ \
	182, /* /soc/pin-controller@58020000/i2s1_ws_pa4 */ \
	183, /* /soc/pin-controller@58020000/i2s1_ws_pg10 */ \
	184, /* /soc/pin-controller@58020000/i2s2_ck_pa12 */ \
	185, /* /soc/pin-controller@58020000/i2s2_ck_pa9 */ \
	186, /* /soc/pin-controller@58020000/i2s2_ck_pb10 */ \
	187, /* /soc/pin-controller@58020000/i2s2_ck_pb13 */ \
	188, /* /soc/pin-controller@58020000/i2s2_ck_pd3 */ \
	189, /* /soc/pin-controller@58020000/i2s2_ws_pa11 */ \
	190, /* /soc/pin-controller@58020000/i2s2_ws_pb12 */ \
	191, /* /soc/pin-controller@58020000/i2s2_ws_pb4 */ \
	192, /* /soc/pin-controller@58020000/i2s2_ws_pb9 */ \
	193, /* /soc/pin-controller@58020000/i2s3_ck_pb3 */ \
	194, /* /soc/pin-controller@58020000/i2s3_ck_pc10 */ \
	195, /* /soc/pin-controller@58020000/i2s3_ws_pa15 */ \
	196, /* /soc/pin-controller@58020000/i2s3_ws_pa4 */ \
	197, /* /soc/pin-controller@58020000/lpuart1_cts_pa11 */ \
	198, /* /soc/pin-controller@58020000/lpuart1_rts_pa12 */ \
	199, /* /soc/pin-controller@58020000/lpuart1_rx_pa10 */ \
	200, /* /soc/pin-controller@58020000/lpuart1_rx_pb7 */ \
	201, /* /soc/pin-controller@58020000/lpuart1_tx_pa9 */ \
	202, /* /soc/pin-controller@58020000/lpuart1_tx_pb6 */ \
	203, /* /soc/pin-controller@58020000/sdmmc1_cdir_pb9 */ \
	204, /* /soc/pin-controller@58020000/sdmmc1_ck_pc12 */ \
	205, /* /soc/pin-controller@58020000/sdmmc1_ckin_pb8 */ \
	206, /* /soc/pin-controller@58020000/sdmmc1_cmd_pd2 */ \
	207, /* /soc/pin-controller@58020000/sdmmc1_d0_pc8 */ \
	208, /* /soc/pin-controller@58020000/sdmmc1_d0dir_pc6 */ \
	209, /* /soc/pin-controller@58020000/sdmmc1_d123dir_pc7 */ \
	210, /* /soc/pin-controller@58020000/sdmmc1_d1_pc9 */ \
	211, /* /soc/pin-controller@58020000/sdmmc1_d2_pc10 */ \
	212, /* /soc/pin-controller@58020000/sdmmc1_d3_pc11 */ \
	213, /* /soc/pin-controller@58020000/sdmmc1_d4_pb8 */ \
	214, /* /soc/pin-controller@58020000/sdmmc1_d5_pb9 */ \
	215, /* /soc/pin-controller@58020000/sdmmc1_d6_pc6 */ \
	216, /* /soc/pin-controller@58020000/sdmmc1_d7_pc7 */ \
	217, /* /soc/pin-controller@58020000/sdmmc2_ck_pc1 */ \
	218, /* /soc/pin-controller@58020000/sdmmc2_ck_pd6 */ \
	219, /* /soc/pin-controller@58020000/sdmmc2_cmd_pa0 */ \
	220, /* /soc/pin-controller@58020000/sdmmc2_cmd_pd7 */ \
	221, /* /soc/pin-controller@58020000/sdmmc2_d0_pb14 */ \
	222, /* /soc/pin-controller@58020000/sdmmc2_d1_pb15 */ \
	223, /* /soc/pin-controller@58020000/sdmmc2_d2_pb3 */ \
	224, /* /soc/pin-controller@58020000/sdmmc2_d2_pg11 */ \
	225, /* /soc/pin-controller@58020000/sdmmc2_d3_pb4 */ \
	226, /* /soc/pin-controller@58020000/sdmmc2_d4_pb8 */ \
	227, /* /soc/pin-controller@58020000/sdmmc2_d5_pb9 */ \
	228, /* /soc/pin-controller@58020000/sdmmc2_d6_pc6 */ \
	229, /* /soc/pin-controller@58020000/sdmmc2_d7_pc7 */ \
	230, /* /soc/pin-controller@58020000/spi1_miso_pa6 */ \
	231, /* /soc/pin-controller@58020000/spi1_miso_pb4 */ \
	232, /* /soc/pin-controller@58020000/spi1_miso_pg9 */ \
	233, /* /soc/pin-controller@58020000/spi1_mosi_pa7 */ \
	234, /* /soc/pin-controller@58020000/spi1_mosi_pb5 */ \
	235, /* /soc/pin-controller@58020000/spi1_mosi_pd7 */ \
	236, /* /soc/pin-controller@58020000/spi1_nss_pa15 */ \
	237, /* /soc/pin-controller@58020000/spi1_nss_pa4 */ \
	238, /* /soc/pin-controller@58020000/spi1_nss_pg10 */ \
	239, /* /soc/pin-controller@58020000/spi1_sck_pa5 */ \
	240, /* /soc/pin-controller@58020000/spi1_sck_pb3 */ \
	241, /* /soc/pin-controller@58020000/spi1_sck_pg11 */ \
	242, /* /soc/pin-controller@58020000/spi2_miso_pb14 */ \
	243, /* /soc/pin-controller@58020000/spi2_miso_pc2 */ \
	244, /* /soc/pin-controller@58020000/spi2_mosi_pb15 */ \
	245, /* /soc/pin-controller@58020000/spi2_mosi_pc1 */ \
	246, /* /soc/pin-controller@58020000/spi2_mosi_pc3 */ \
	247, /* /soc/pin-controller@58020000/spi2_nss_pa11 */ \
	248, /* /soc/pin-controller@58020000/spi2_nss_pb12 */ \
	249, /* /soc/pin-controller@58020000/spi2_nss_pb4 */ \
	250, /* /soc/pin-controller@58020000/spi2_nss_pb9 */ \
	251, /* /soc/pin-controller@58020000/spi2_sck_pa12 */ \
	252, /* /soc/pin-controller@58020000/spi2_sck_pa9 */ \
	253, /* /soc/pin-controller@58020000/spi2_sck_pb10 */ \
	254, /* /soc/pin-controller@58020000/spi2_sck_pb13 */ \
	255, /* /soc/pin-controller@58020000/spi2_sck_pd3 */ \
	256, /* /soc/pin-controller@58020000/spi3_miso_pb4 */ \
	257, /* /soc/pin-controller@58020000/spi3_miso_pc11 */ \
	258, /* /soc/pin-controller@58020000/spi3_mosi_pb2 */ \
	259, /* /soc/pin-controller@58020000/spi3_mosi_pb5 */ \
	260, /* /soc/pin-controller@58020000/spi3_mosi_pc12 */ \
	261, /* /soc/pin-controller@58020000/spi3_mosi_pd6 */ \
	262, /* /soc/pin-controller@58020000/spi3_nss_pa15 */ \
	263, /* /soc/pin-controller@58020000/spi3_nss_pa4 */ \
	264, /* /soc/pin-controller@58020000/spi3_sck_pb3 */ \
	265, /* /soc/pin-controller@58020000/spi3_sck_pc10 */ \
	266, /* /soc/pin-controller@58020000/spi4_miso_pe13 */ \
	267, /* /soc/pin-controller@58020000/spi4_miso_pe5 */ \
	268, /* /soc/pin-controller@58020000/spi4_mosi_pe14 */ \
	269, /* /soc/pin-controller@58020000/spi4_mosi_pe6 */ \
	270, /* /soc/pin-controller@58020000/spi4_nss_pe11 */ \
	271, /* /soc/pin-controller@58020000/spi4_nss_pe4 */ \
	272, /* /soc/pin-controller@58020000/spi4_sck_pe12 */ \
	273, /* /soc/pin-controller@58020000/spi4_sck_pe2 */ \
	274, /* /soc/pin-controller@58020000/spi5_miso_pf8 */ \
	275, /* /soc/pin-controller@58020000/spi5_mosi_pf11 */ \
	276, /* /soc/pin-controller@58020000/spi5_mosi_pf9 */ \
	277, /* /soc/pin-controller@58020000/spi5_nss_pf6 */ \
	278, /* /soc/pin-controller@58020000/spi5_sck_pf7 */ \
	279, /* /soc/pin-controller@58020000/spi6_miso_pa6 */ \
	280, /* /soc/pin-controller@58020000/spi6_miso_pb4 */ \
	281, /* /soc/pin-controller@58020000/spi6_miso_pg12 */ \
	282, /* /soc/pin-controller@58020000/spi6_mosi_pa7 */ \
	283, /* /soc/pin-controller@58020000/spi6_mosi_pb5 */ \
	284, /* /soc/pin-controller@58020000/spi6_mosi_pg14 */ \
	285, /* /soc/pin-controller@58020000/spi6_nss_pa15 */ \
	286, /* /soc/pin-controller@58020000/spi6_nss_pa4 */ \
	287, /* /soc/pin-controller@58020000/spi6_nss_pg8 */ \
	288, /* /soc/pin-controller@58020000/spi6_sck_pa5 */ \
	289, /* /soc/pin-controller@58020000/spi6_sck_pb3 */ \
	290, /* /soc/pin-controller@58020000/spi6_sck_pg13 */ \
	291, /* /soc/pin-controller@58020000/tim12_ch2_pwm_pb15 */ \
	292, /* /soc/pin-controller@58020000/tim13_ch1_pwm_pa6 */ \
	293, /* /soc/pin-controller@58020000/tim13_ch1_pwm_pf8 */ \
	294, /* /soc/pin-controller@58020000/tim14_ch1_pwm_pa7 */ \
	295, /* /soc/pin-controller@58020000/tim14_ch1_pwm_pf9 */ \
	296, /* /soc/pin-controller@58020000/tim15_ch1_pwm_pa2 */ \
	297, /* /soc/pin-controller@58020000/tim15_ch1_pwm_pe5 */ \
	298, /* /soc/pin-controller@58020000/tim15_ch1n_pwm_pa1 */ \
	299, /* /soc/pin-controller@58020000/tim15_ch1n_pwm_pe4 */ \
	300, /* /soc/pin-controller@58020000/tim15_ch2_pwm_pa3 */ \
	301, /* /soc/pin-controller@58020000/tim15_ch2_pwm_pe6 */ \
	302, /* /soc/pin-controller@58020000/tim16_ch1_pwm_pb8 */ \
	303, /* /soc/pin-controller@58020000/tim16_ch1_pwm_pf6 */ \
	304, /* /soc/pin-controller@58020000/tim16_ch1n_pwm_pb6 */ \
	305, /* /soc/pin-controller@58020000/tim16_ch1n_pwm_pf8 */ \
	306, /* /soc/pin-controller@58020000/tim17_ch1_pwm_pb9 */ \
	307, /* /soc/pin-controller@58020000/tim17_ch1_pwm_pf7 */ \
	308, /* /soc/pin-controller@58020000/tim17_ch1n_pwm_pb7 */ \
	309, /* /soc/pin-controller@58020000/tim17_ch1n_pwm_pf9 */ \
	310, /* /soc/pin-controller@58020000/tim1_ch1_pwm_pa8 */ \
	311, /* /soc/pin-controller@58020000/tim1_ch1_pwm_pe9 */ \
	312, /* /soc/pin-controller@58020000/tim1_ch1n_pwm_pa7 */ \
	313, /* /soc/pin-controller@58020000/tim1_ch1n_pwm_pb13 */ \
	314, /* /soc/pin-controller@58020000/tim1_ch1n_pwm_pe8 */ \
	315, /* /soc/pin-controller@58020000/tim1_ch2_pwm_pa9 */ \
	316, /* /soc/pin-controller@58020000/tim1_ch2_pwm_pe11 */ \
	317, /* /soc/pin-controller@58020000/tim1_ch2n_pwm_pb0 */ \
	318, /* /soc/pin-controller@58020000/tim1_ch2n_pwm_pb14 */ \
	319, /* /soc/pin-controller@58020000/tim1_ch2n_pwm_pe10 */ \
	320, /* /soc/pin-controller@58020000/tim1_ch3_pwm_pa10 */ \
	321, /* /soc/pin-controller@58020000/tim1_ch3_pwm_pe13 */ \
	322, /* /soc/pin-controller@58020000/tim1_ch3n_pwm_pb1 */ \
	323, /* /soc/pin-controller@58020000/tim1_ch3n_pwm_pb15 */ \
	324, /* /soc/pin-controller@58020000/tim1_ch3n_pwm_pe12 */ \
	325, /* /soc/pin-controller@58020000/tim1_ch4_pwm_pa11 */ \
	326, /* /soc/pin-controller@58020000/tim1_ch4_pwm_pe14 */ \
	327, /* /soc/pin-controller@58020000/tim2_ch1_pwm_pa0 */ \
	328, /* /soc/pin-controller@58020000/tim2_ch1_pwm_pa15 */ \
	329, /* /soc/pin-controller@58020000/tim2_ch1_pwm_pa5 */ \
	330, /* /soc/pin-controller@58020000/tim2_ch2_pwm_pa1 */ \
	331, /* /soc/pin-controller@58020000/tim2_ch2_pwm_pb3 */ \
	332, /* /soc/pin-controller@58020000/tim2_ch3_pwm_pa2 */ \
	333, /* /soc/pin-controller@58020000/tim2_ch3_pwm_pb10 */ \
	334, /* /soc/pin-controller@58020000/tim2_ch4_pwm_pa3 */ \
	335, /* /soc/pin-controller@58020000/tim2_ch4_pwm_pb11 */ \
	336, /* /soc/pin-controller@58020000/tim3_ch1_pwm_pa6 */ \
	337, /* /soc/pin-controller@58020000/tim3_ch1_pwm_pb4 */ \
	338, /* /soc/pin-controller@58020000/tim3_ch1_pwm_pc6 */ \
	339, /* /soc/pin-controller@58020000/tim3_ch2_pwm_pa7 */ \
	340, /* /soc/pin-controller@58020000/tim3_ch2_pwm_pb5 */ \
	341, /* /soc/pin-controller@58020000/tim3_ch2_pwm_pc7 */ \
	342, /* /soc/pin-controller@58020000/tim3_ch3_pwm_pb0 */ \
	343, /* /soc/pin-controller@58020000/tim3_ch3_pwm_pc8 */ \
	344, /* /soc/pin-controller@58020000/tim3_ch4_pwm_pb1 */ \
	345, /* /soc/pin-controller@58020000/tim3_ch4_pwm_pc9 */ \
	346, /* /soc/pin-controller@58020000/tim4_ch1_pwm_pb6 */ \
	347, /* /soc/pin-controller@58020000/tim4_ch1_pwm_pd12 */ \
	348, /* /soc/pin-controller@58020000/tim4_ch2_pwm_pb7 */ \
	349, /* /soc/pin-controller@58020000/tim4_ch2_pwm_pd13 */ \
	350, /* /soc/pin-controller@58020000/tim4_ch3_pwm_pb8 */ \
	351, /* /soc/pin-controller@58020000/tim4_ch3_pwm_pd14 */ \
	352, /* /soc/pin-controller@58020000/tim4_ch4_pwm_pb9 */ \
	353, /* /soc/pin-controller@58020000/tim4_ch4_pwm_pd15 */ \
	354, /* /soc/pin-controller@58020000/tim5_ch1_pwm_pa0 */ \
	355, /* /soc/pin-controller@58020000/tim5_ch2_pwm_pa1 */ \
	356, /* /soc/pin-controller@58020000/tim5_ch3_pwm_pa2 */ \
	357, /* /soc/pin-controller@58020000/tim5_ch4_pwm_pa3 */ \
	358, /* /soc/pin-controller@58020000/tim8_ch1_pwm_pc6 */ \
	359, /* /soc/pin-controller@58020000/tim8_ch1n_pwm_pa5 */ \
	360, /* /soc/pin-controller@58020000/tim8_ch1n_pwm_pa7 */ \
	361, /* /soc/pin-controller@58020000/tim8_ch2_pwm_pc7 */ \
	362, /* /soc/pin-controller@58020000/tim8_ch2n_pwm_pb0 */ \
	363, /* /soc/pin-controller@58020000/tim8_ch2n_pwm_pb14 */ \
	364, /* /soc/pin-controller@58020000/tim8_ch3_pwm_pc8 */ \
	365, /* /soc/pin-controller@58020000/tim8_ch3n_pwm_pb1 */ \
	366, /* /soc/pin-controller@58020000/tim8_ch3n_pwm_pb15 */ \
	367, /* /soc/pin-controller@58020000/tim8_ch4_pwm_pc9 */ \
	368, /* /soc/pin-controller@58020000/uart4_cts_pb0 */ \
	369, /* /soc/pin-controller@58020000/uart4_cts_pb15 */ \
	370, /* /soc/pin-controller@58020000/uart4_rts_pa15 */ \
	371, /* /soc/pin-controller@58020000/uart4_rts_pb14 */ \
	372, /* /soc/pin-controller@58020000/uart4_rx_pa1 */ \
	373, /* /soc/pin-controller@58020000/uart4_rx_pa11 */ \
	374, /* /soc/pin-controller@58020000/uart4_rx_pb8 */ \
	375, /* /soc/pin-controller@58020000/uart4_rx_pc11 */ \
	376, /* /soc/pin-controller@58020000/uart4_rx_pd0 */ \
	377, /* /soc/pin-controller@58020000/uart4_tx_pa0 */ \
	378, /* /soc/pin-controller@58020000/uart4_tx_pa12 */ \
	379, /* /soc/pin-controller@58020000/uart4_tx_pb9 */ \
	380, /* /soc/pin-controller@58020000/uart4_tx_pc10 */ \
	381, /* /soc/pin-controller@58020000/uart4_tx_pd1 */ \
	382, /* /soc/pin-controller@58020000/uart5_cts_pc9 */ \
	383, /* /soc/pin-controller@58020000/uart5_rts_pc8 */ \
	384, /* /soc/pin-controller@58020000/uart5_rx_pb12 */ \
	385, /* /soc/pin-controller@58020000/uart5_rx_pb5 */ \
	386, /* /soc/pin-controller@58020000/uart5_rx_pd2 */ \
	387, /* /soc/pin-controller@58020000/uart5_tx_pb13 */ \
	388, /* /soc/pin-controller@58020000/uart5_tx_pb6 */ \
	389, /* /soc/pin-controller@58020000/uart5_tx_pc12 */ \
	390, /* /soc/pin-controller@58020000/uart7_cts_pe10 */ \
	391, /* /soc/pin-controller@58020000/uart7_cts_pf9 */ \
	392, /* /soc/pin-controller@58020000/uart7_rts_pe9 */ \
	393, /* /soc/pin-controller@58020000/uart7_rts_pf8 */ \
	394, /* /soc/pin-controller@58020000/uart7_rx_pa8 */ \
	395, /* /soc/pin-controller@58020000/uart7_rx_pb3 */ \
	396, /* /soc/pin-controller@58020000/uart7_rx_pe7 */ \
	397, /* /soc/pin-controller@58020000/uart7_rx_pf6 */ \
	398, /* /soc/pin-controller@58020000/uart7_tx_pa15 */ \
	399, /* /soc/pin-controller@58020000/uart7_tx_pb4 */ \
	400, /* /soc/pin-controller@58020000/uart7_tx_pe8 */ \
	401, /* /soc/pin-controller@58020000/uart7_tx_pf7 */ \
	402, /* /soc/pin-controller@58020000/uart8_cts_pd14 */ \
	403, /* /soc/pin-controller@58020000/uart8_rts_pd15 */ \
	404, /* /soc/pin-controller@58020000/uart8_rx_pe0 */ \
	405, /* /soc/pin-controller@58020000/uart8_tx_pe1 */ \
	406, /* /soc/pin-controller@58020000/usart1_cts_pa11 */ \
	407, /* /soc/pin-controller@58020000/usart1_rts_pa12 */ \
	408, /* /soc/pin-controller@58020000/usart1_rx_pa10 */ \
	409, /* /soc/pin-controller@58020000/usart1_rx_pb15 */ \
	410, /* /soc/pin-controller@58020000/usart1_rx_pb7 */ \
	411, /* /soc/pin-controller@58020000/usart1_tx_pa9 */ \
	412, /* /soc/pin-controller@58020000/usart1_tx_pb14 */ \
	413, /* /soc/pin-controller@58020000/usart1_tx_pb6 */ \
	414, /* /soc/pin-controller@58020000/usart2_cts_pa0 */ \
	415, /* /soc/pin-controller@58020000/usart2_cts_pd3 */ \
	416, /* /soc/pin-controller@58020000/usart2_rts_pa1 */ \
	417, /* /soc/pin-controller@58020000/usart2_rts_pd4 */ \
	418, /* /soc/pin-controller@58020000/usart2_rx_pa3 */ \
	419, /* /soc/pin-controller@58020000/usart2_rx_pd6 */ \
	420, /* /soc/pin-controller@58020000/usart2_tx_pa2 */ \
	421, /* /soc/pin-controller@58020000/usart2_tx_pd5 */ \
	422, /* /soc/pin-controller@58020000/usart3_cts_pb13 */ \
	423, /* /soc/pin-controller@58020000/usart3_cts_pd11 */ \
	424, /* /soc/pin-controller@58020000/usart3_rts_pb14 */ \
	425, /* /soc/pin-controller@58020000/usart3_rts_pd12 */ \
	426, /* /soc/pin-controller@58020000/usart3_rx_pb11 */ \
	427, /* /soc/pin-controller@58020000/usart3_rx_pc11 */ \
	428, /* /soc/pin-controller@58020000/usart3_tx_pb10 */ \
	429, /* /soc/pin-controller@58020000/usart3_tx_pc10 */ \
	430, /* /soc/pin-controller@58020000/usart6_cts_pg13 */ \
	431, /* /soc/pin-controller@58020000/usart6_cts_pg15 */ \
	432, /* /soc/pin-controller@58020000/usart6_rts_pg12 */ \
	433, /* /soc/pin-controller@58020000/usart6_rts_pg8 */ \
	434, /* /soc/pin-controller@58020000/usart6_rx_pc7 */ \
	435, /* /soc/pin-controller@58020000/usart6_rx_pg9 */ \
	436, /* /soc/pin-controller@58020000/usart6_tx_pc6 */ \
	437, /* /soc/pin-controller@58020000/usart6_tx_pg14 */ \
	438, /* /soc/pin-controller@58020000/usb_otg_fs_dm_pa11 */ \
	439, /* /soc/pin-controller@58020000/usb_otg_fs_dp_pa12 */ \
	440, /* /soc/pin-controller@58020000/usb_otg_fs_id_pa10 */ \
	441, /* /soc/pin-controller@58020000/usb_otg_fs_sof_pa8 */ \
	442, /* /soc/pin-controller@58020000/usb_otg_hs_dm_pb14 */ \
	443, /* /soc/pin-controller@58020000/usb_otg_hs_dp_pb15 */ \
	444, /* /soc/pin-controller@58020000/usb_otg_hs_id_pb12 */ \
	445, /* /soc/pin-controller@58020000/usb_otg_hs_sof_pa4 */ \
	446, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d0_pa3 */ \
	447, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d1_pb0 */ \
	448, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d2_pb1 */ \
	449, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d3_pb10 */ \
	450, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d4_pb11 */ \
	451, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d5_pb12 */ \
	452, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d6_pb13 */ \
	453, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_d7_pb5 */ \
	454, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_dir_pc2 */ \
	455, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_nxt_pc3 */ \
	456, /* /soc/pin-controller@58020000/usb_otg_hs_ulpi_stp_pc0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_58020000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_58020000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_ADDRESS 1476526080 /* 0x58020000 */
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_SIZE 9216 /* 0x2400 */
#define DT_N_S_soc_S_pin_controller_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_58020000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_P_reg {1476526080 /* 0x58020000 */, 9216 /* 0x2400 */}
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_1 9216
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/rcc@58024400
 *
 * Node identifier: DT_N_S_soc_S_rcc_58024400
 *
 * Binding (compatible = st,stm32-rcc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * Description:
 *   STM32 RCC (Reset and Clock Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_58024400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_58024400_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_58024400_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_58024400_SUPPORTS_ORDS \
	13, /* /soc/pin-controller@58020000/gpio@58020800 */ \
	16, /* /soc/pin-controller@58020000/gpio@58020400 */ \
	21, /* /soc/timers@40001800 */ \
	26, /* /soc/adc@40022000 */ \
	27, /* /soc/adc@40022100 */ \
	28, /* /soc/adc@40022300 */ \
	29, /* /soc/adc@58026000 */ \
	30, /* /soc/dma@40020000 */ \
	31, /* /soc/dma@40020400 */ \
	32, /* /soc/ethernet@40028000 */ \
	35, /* /soc/i2c@40005400 */ \
	36, /* /soc/i2c@40005800 */ \
	37, /* /soc/i2c@40005c00 */ \
	38, /* /soc/i2c@58001c00 */ \
	39, /* /soc/rng@48021800 */ \
	40, /* /soc/rtc@58004000 */ \
	41, /* /soc/serial@40004400 */ \
	44, /* /soc/serial@40004800 */ \
	45, /* /soc/serial@40004c00 */ \
	46, /* /soc/serial@40005000 */ \
	47, /* /soc/serial@40007800 */ \
	48, /* /soc/serial@40007c00 */ \
	49, /* /soc/serial@40011000 */ \
	50, /* /soc/serial@40011400 */ \
	52, /* /soc/watchdog@50003000 */ \
	153, /* /soc/pin-controller@58020000/gpio@58020000 */ \
	154, /* /soc/pin-controller@58020000/gpio@58020C00 */ \
	155, /* /soc/pin-controller@58020000/gpio@58021000 */ \
	156, /* /soc/pin-controller@58020000/gpio@58021400 */ \
	157, /* /soc/pin-controller@58020000/gpio@58021800 */ \
	158, /* /soc/pin-controller@58020000/gpio@58021C00 */ \
	159, /* /soc/pin-controller@58020000/gpio@58022000 */ \
	160, /* /soc/pin-controller@58020000/gpio@58022400 */ \
	161, /* /soc/pin-controller@58020000/gpio@58022800 */ \
	457, /* /soc/timers@40000000 */ \
	459, /* /soc/timers@40000400 */ \
	461, /* /soc/timers@40000800 */ \
	463, /* /soc/timers@40000c00 */ \
	465, /* /soc/timers@40001000 */ \
	467, /* /soc/timers@40001400 */ \
	469, /* /soc/timers@40001c00 */ \
	471, /* /soc/timers@40002000 */ \
	473, /* /soc/timers@40010000 */ \
	475, /* /soc/timers@40010400 */ \
	477, /* /soc/timers@40014000 */ \
	479, /* /soc/timers@40014400 */ \
	481, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_58024400_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc DT_N_S_soc_S_rcc_58024400
#define DT_N_NODELABEL_rcc       DT_N_S_soc_S_rcc_58024400

/* Special property macros: */
#define DT_N_S_soc_S_rcc_58024400_REG_NUM 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_ADDRESS 1476543488 /* 0x58024400 */
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_58024400_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MATCHES_st_stm32_rcc 1
#define DT_N_S_soc_S_rcc_58024400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_58024400_P_reg {1476543488 /* 0x58024400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_0 1476543488
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_58024400_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible {"st,stm32-rcc"}
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0 "st,stm32-rcc"
#define DT_N_S_soc_S_rcc_58024400_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_label "STM32_CLK_RCC"
#define DT_N_S_soc_S_rcc_58024400_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_SUPPORTS_ORDS \
	14, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_ADDRESS 1476528128 /* 0x58020800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg {1476528128 /* 0x58020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_0 1476528128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_label "GPIOC"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * Description:
 *   GPIO KEYS child node
 */

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	9, /* /gpio_keys */ \
	13, /* /soc/pin-controller@58020000/gpio@58020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button_0

/* Special property macros: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User"
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Description:
 *   GPIO LEDs parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	17, /* /leds/led_0 */ \
	18, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Special property macros: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_SUPPORTS_ORDS \
	17, /* /leds/led_0 */ \
	18, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_ADDRESS 1476527104 /* 0x58020400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg {1476527104 /* 0x58020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_0 1476527104
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_label "GPIOB"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	15, /* /leds */ \
	16, /* /soc/pin-controller@58020000/gpio@58020400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_0

/* Special property macros: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LD1"
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	15, /* /leds */ \
	16, /* /soc/pin-controller@58020000/gpio@58020400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_1

/* Special property macros: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD2"
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/led/pwm-leds.yaml
 *
 * Description:
 *   PWM LEDs parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_red_pwm_led)

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	24, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Special property macros: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	21, /* /soc/timers@40001800 */ \
	26, /* /soc/adc@40022000 */ \
	27, /* /soc/adc@40022100 */ \
	28, /* /soc/adc@40022300 */ \
	29, /* /soc/adc@58026000 */ \
	30, /* /soc/dma@40020000 */ \
	31, /* /soc/dma@40020400 */ \
	32, /* /soc/ethernet@40028000 */ \
	35, /* /soc/i2c@40005400 */ \
	36, /* /soc/i2c@40005800 */ \
	37, /* /soc/i2c@40005c00 */ \
	38, /* /soc/i2c@58001c00 */ \
	39, /* /soc/rng@48021800 */ \
	40, /* /soc/rtc@58004000 */ \
	41, /* /soc/serial@40004400 */ \
	44, /* /soc/serial@40004800 */ \
	45, /* /soc/serial@40004c00 */ \
	46, /* /soc/serial@40005000 */ \
	47, /* /soc/serial@40007800 */ \
	48, /* /soc/serial@40007c00 */ \
	49, /* /soc/serial@40011000 */ \
	50, /* /soc/serial@40011400 */ \
	52, /* /soc/watchdog@50003000 */ \
	53, /* /soc/flash-controller@52002000 */ \
	457, /* /soc/timers@40000000 */ \
	459, /* /soc/timers@40000400 */ \
	461, /* /soc/timers@40000800 */ \
	463, /* /soc/timers@40000c00 */ \
	465, /* /soc/timers@40001000 */ \
	467, /* /soc/timers@40001400 */ \
	469, /* /soc/timers@40001c00 */ \
	471, /* /soc/timers@40002000 */ \
	473, /* /soc/timers@40010000 */ \
	475, /* /soc/timers@40010400 */ \
	477, /* /soc/timers@40014000 */ \
	479, /* /soc/timers@40014400 */ \
	481, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_SUPPORTS_ORDS \
	23, /* /soc/timers@40001800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40001800
#define DT_N_NODELABEL_timers12     DT_N_S_soc_S_timers_40001800

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001800_REG_NUM 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_ADDRESS 1073747968 /* 0x40001800 */
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_P_label "TIMERS_12"
#define DT_N_S_soc_S_timers_40001800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg {1073747968 /* 0x40001800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0 1073747968
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status "okay"
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim12_ch1_pwm_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_SUPPORTS_ORDS \
	23, /* /soc/timers@40001800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_EXISTS 1
#define DT_N_NODELABEL_tim12_ch1_pwm_pb14 DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_pinmux 7682
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PARENT DT_N_S_soc_S_timers_40001800
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REQUIRES_ORDS \
	21, /* /soc/timers@40001800 */ \
	22, /* /soc/pin-controller@58020000/tim12_ch1_pwm_pb14 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_SUPPORTS_ORDS \
	24, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40001800_S_pwm
#define DT_N_NODELABEL_pwm12     DT_N_S_soc_S_timers_40001800_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label "PWM_12"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_pwm_pb14
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /pwmleds/red_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_red_pwm_led
 *
 * Description:
 *   PWM LED child node
 */

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_red_pwm_led_PARENT DT_N_S_pwmleds
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_red_pwm_led_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_red_pwm_led_REQUIRES_ORDS \
	19, /* /pwmleds */ \
	23, /* /soc/timers@40001800/pwm */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_red_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_red_pwm_led_EXISTS 1
#define DT_N_ALIAS_pwm_led0        DT_N_S_pwmleds_S_red_pwm_led
#define DT_N_NODELABEL_red_pwm_led DT_N_S_pwmleds_S_red_pwm_led

/* Special property macros: */
#define DT_N_S_pwmleds_S_red_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_timers_40001800_S_pwm
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period 4
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp15_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_SUPPORTS_ORDS \
	26, /* /soc/adc@40022000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_EXISTS 1
#define DT_N_NODELABEL_adc1_inp15_pa3 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_pinmux 784
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000
 *
 * Binding (compatible = st,stm32-adc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/adc/st,stm32-adc.yaml
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */ \
	25, /* /soc/pin-controller@58020000/adc1_inp15_pa3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_40022000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_40022000

/* Special property macros: */
#define DT_N_S_soc_S_adc_40022000_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp15_pa3
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_label "ADC_1"
#define DT_N_S_soc_S_adc_40022000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status "okay"
#define DT_N_S_soc_S_adc_40022000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40022000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022100
 *
 * Node identifier: DT_N_S_soc_S_adc_40022100
 *
 * Binding (compatible = st,stm32-adc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/adc/st,stm32-adc.yaml
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022100_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022100_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022100_EXISTS 1
#define DT_N_INST_1_st_stm32_adc DT_N_S_soc_S_adc_40022100
#define DT_N_NODELABEL_adc2      DT_N_S_soc_S_adc_40022100

/* Special property macros: */
#define DT_N_S_soc_S_adc_40022100_REG_NUM 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_ADDRESS 1073881344 /* 0x40022100 */
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022100_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022100_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022100_P_reg {1073881344 /* 0x40022100 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_0 1073881344
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022100_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_label "ADC_2"
#define DT_N_S_soc_S_adc_40022100_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status "disabled"
#define DT_N_S_soc_S_adc_40022100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022100_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022100_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022300
 *
 * Node identifier: DT_N_S_soc_S_adc_40022300
 *
 * Binding (compatible = st,stm32-adc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/adc/st,stm32-adc.yaml
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022300_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022300_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022300_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022300_EXISTS 1
#define DT_N_INST_2_st_stm32_adc DT_N_S_soc_S_adc_40022300
#define DT_N_NODELABEL_adc1_2    DT_N_S_soc_S_adc_40022300

/* Special property macros: */
#define DT_N_S_soc_S_adc_40022300_REG_NUM 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_ADDRESS 1073881856 /* 0x40022300 */
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022300_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022300_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022300_P_reg {1073881856 /* 0x40022300 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_0 1073881856
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022300_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_label "ADC_1_2"
#define DT_N_S_soc_S_adc_40022300_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status "disabled"
#define DT_N_S_soc_S_adc_40022300_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022300_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022300_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/adc@58026000
 *
 * Node identifier: DT_N_S_soc_S_adc_58026000
 *
 * Binding (compatible = st,stm32-adc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/adc/st,stm32-adc.yaml
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_58026000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_58026000_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_58026000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_58026000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_58026000_EXISTS 1
#define DT_N_INST_3_st_stm32_adc DT_N_S_soc_S_adc_58026000
#define DT_N_NODELABEL_adc3      DT_N_S_soc_S_adc_58026000

/* Special property macros: */
#define DT_N_S_soc_S_adc_58026000_REG_NUM 1
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_VAL_ADDRESS 1476550656 /* 0x58026000 */
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_58026000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_irq 127
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_58026000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_58026000_P_reg {1476550656 /* 0x58026000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_0 1476550656
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_58026000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bits 16777216
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_interrupts {127 /* 0x7f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_0 127
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_58026000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_label "ADC_3"
#define DT_N_S_soc_S_adc_58026000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_status "disabled"
#define DT_N_S_soc_S_adc_58026000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_58026000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_58026000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020000
 *
 * Node identifier: DT_N_S_soc_S_dma_40020000
 *
 * Binding (compatible = st,stm32-dma):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Description:
 *   STM32 DMA controller
 *
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020000_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_dma DT_N_S_soc_S_dma_40020000
#define DT_N_NODELABEL_dma1      DT_N_S_soc_S_dma_40020000

/* Special property macros: */
#define DT_N_S_soc_S_dma_40020000_REG_NUM 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020000_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq 47
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MATCHES_st_stm32_dma 1
#define DT_N_S_soc_S_dma_40020000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */, 47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14 47
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem 0
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_label "DMA_1"
#define DT_N_S_soc_S_dma_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status "disabled"
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible {"st,stm32-dma"}
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0 "st,stm32-dma"
#define DT_N_S_soc_S_dma_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020400
 *
 * Node identifier: DT_N_S_soc_S_dma_40020400
 *
 * Binding (compatible = st,stm32-dma):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Description:
 *   STM32 DMA controller
 *
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020400_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_dma DT_N_S_soc_S_dma_40020400
#define DT_N_NODELABEL_dma2      DT_N_S_soc_S_dma_40020400

/* Special property macros: */
#define DT_N_S_soc_S_dma_40020400_REG_NUM 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_ADDRESS 1073873920 /* 0x40020400 */
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020400_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq 47
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MATCHES_st_stm32_dma 1
#define DT_N_S_soc_S_dma_40020400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020400_P_reg {1073873920 /* 0x40020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */, 47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_14 47
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem 0
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_label "DMA_2"
#define DT_N_S_soc_S_dma_40020400_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020400_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible {"st,stm32-dma"}
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0 "st,stm32-dma"
#define DT_N_S_soc_S_dma_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40028000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40028000
 *
 * Binding (compatible = st,stm32-ethernet):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/ethernet/st,stm32-ethernet.yaml
 *
 * Description:
 *   ST STM32 Ethernet
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40028000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40028000_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40028000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40028000_EXISTS 1
#define DT_N_INST_0_st_stm32_ethernet DT_N_S_soc_S_ethernet_40028000
#define DT_N_NODELABEL_mac            DT_N_S_soc_S_ethernet_40028000

/* Special property macros: */
#define DT_N_S_soc_S_ethernet_40028000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_ethernet_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MATCHES_st_stm32_ethernet 1
#define DT_N_S_soc_S_ethernet_40028000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40028000_P_reg {1073905664 /* 0x40028000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_ethernet_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_NAME "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits 65536
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_NAME "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits 131072
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_NAME "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names {"stmmaceth", "mac-clk-tx", "mac-clk-rx"}
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0 "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1 "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2 "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_label "ETH_0"
#define DT_N_S_soc_S_ethernet_40028000_P_label_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status "disabled"
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible {"st,stm32-ethernet"}
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0 "st,stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_SUPPORTS_ORDS \
	35, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb8 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_pinmux 6148
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_SUPPORTS_ORDS \
	35, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb9 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_pinmux 6404
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */ \
	33, /* /soc/pin-controller@58020000/i2c1_scl_pb8 */ \
	34, /* /soc/pin-controller@58020000/i2c1_sda_pb9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40005400

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328 /* 0x40005400 */
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328 /* 0x40005400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_40005400_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352 /* 0x40005800 */
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352 /* 0x40005800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_label "I2C_2"
#define DT_N_S_soc_S_i2c_40005800_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005c00_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005c00_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005c00
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_40005c00

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_ADDRESS 1073765376 /* 0x40005c00 */
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005c00_P_reg {1073765376 /* 0x40005c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0 1073765376
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_label "I2C_3"
#define DT_N_S_soc_S_i2c_40005c00_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_EXISTS 1
#define DT_N_INST_3_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_58001c00
#define DT_N_NODELABEL_i2c4         DT_N_S_soc_S_i2c_58001c00

/* Special property macros: */
#define DT_N_S_soc_S_i2c_58001c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_ADDRESS 1476402176 /* 0x58001c00 */
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq 95
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq 96
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_58001c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_P_reg {1476402176 /* 0x58001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_0 1476402176
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_58001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts {95 /* 0x5f */, 0 /* 0x0 */, 96 /* 0x60 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_0 95
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_2 96
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_label "I2C_4"
#define DT_N_S_soc_S_i2c_58001c00_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_58001c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_58001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus 11
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/rng@48021800
 *
 * Node identifier: DT_N_S_soc_S_rng_48021800
 *
 * Binding (compatible = st,stm32-rng):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/rng/st,stm32-rng.yaml
 *
 * Description:
 *   STM32 Random Number Generator
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_48021800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_48021800_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_48021800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_48021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_48021800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_48021800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_48021800

/* Special property macros: */
#define DT_N_S_soc_S_rng_48021800_REG_NUM 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_ADDRESS 1208096768 /* 0x48021800 */
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rng_48021800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq 80
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_48021800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_rng_48021800_P_reg {1208096768 /* 0x48021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_0 1208096768
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_48021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_label "RNG"
#define DT_N_S_soc_S_rng_48021800_P_label_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status "okay"
#define DT_N_S_soc_S_rng_48021800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rng_48021800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_48021800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts {80 /* 0x50 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_0 80
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_48021800_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/rtc@58004000
 *
 * Node identifier: DT_N_S_soc_S_rtc_58004000
 *
 * Binding (compatible = st,stm32-rtc):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * Description:
 *   STM32 RTC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_58004000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_58004000_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_58004000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_58004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_58004000_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_58004000
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_58004000

/* Special property macros: */
#define DT_N_S_soc_S_rtc_58004000_REG_NUM 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_ADDRESS 1476411392 /* 0x58004000 */
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_58004000_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_58004000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_58004000_P_reg {1476411392 /* 0x58004000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_0 1476411392
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_58004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_label "RTC_0"
#define DT_N_S_soc_S_rtc_58004000_P_label_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_prescaler 32768
#define DT_N_S_soc_S_rtc_58004000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status "okay"
#define DT_N_S_soc_S_rtc_58004000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rtc_58004000_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_58004000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus 11
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_2_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_label "UART_2"
#define DT_N_S_soc_S_serial_40004400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "disabled"
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_rx_pd9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_SUPPORTS_ORDS \
	44, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pd9 DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_pinmux 14599
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_tx_pd8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_SUPPORTS_ORDS \
	44, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pd8 DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_pinmux 14343
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */ \
	42, /* /soc/pin-controller@58020000/usart3_rx_pd9 */ \
	43, /* /soc/pin-controller@58020000/usart3_tx_pd8 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256 /* 0x40004800 */
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256 /* 0x40004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pd8
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pd9
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_label "UART_3"
#define DT_N_S_soc_S_serial_40004800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "okay"
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_3_st_stm32_uart DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_serial_40004c00

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280 /* 0x40004c00 */
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280 /* 0x40004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_label "UART_4"
#define DT_N_S_soc_S_serial_40004c00_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Special property macros: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304 /* 0x40005000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {53 /* 0x35 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_label "UART_5"
#define DT_N_S_soc_S_serial_40005000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_EXISTS 1
#define DT_N_INST_6_st_stm32_uart DT_N_S_soc_S_serial_40007800
#define DT_N_NODELABEL_uart7      DT_N_S_soc_S_serial_40007800

/* Special property macros: */
#define DT_N_S_soc_S_serial_40007800_REG_NUM 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_ADDRESS 1073772544 /* 0x40007800 */
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_P_reg {1073772544 /* 0x40007800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0 1073772544
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_label "UART_7"
#define DT_N_S_soc_S_serial_40007800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status "disabled"
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007800_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits 1073741824
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40007c00
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007c00_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007c00_EXISTS 1
#define DT_N_INST_7_st_stm32_uart DT_N_S_soc_S_serial_40007c00
#define DT_N_NODELABEL_uart8      DT_N_S_soc_S_serial_40007c00

/* Special property macros: */
#define DT_N_S_soc_S_serial_40007c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_ADDRESS 1073773568 /* 0x40007c00 */
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007c00_P_reg {1073773568 /* 0x40007c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0 1073773568
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts {83 /* 0x53 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_label "UART_8"
#define DT_N_S_soc_S_serial_40007c00_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits 2147483648
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011000
 *
 * Node identifier: DT_N_S_soc_S_serial_40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011000_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011000_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40011000
#define DT_N_INST_1_st_stm32_uart  DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40011000

/* Special property macros: */
#define DT_N_S_soc_S_serial_40011000_REG_NUM 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011000_P_reg {1073811456 /* 0x40011000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_label "UART_1"
#define DT_N_S_soc_S_serial_40011000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status "disabled"
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011400
 *
 * Node identifier: DT_N_S_soc_S_serial_40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011400_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011400_EXISTS 1
#define DT_N_INST_3_st_stm32_usart DT_N_S_soc_S_serial_40011400
#define DT_N_INST_5_st_stm32_uart  DT_N_S_soc_S_serial_40011400
#define DT_N_NODELABEL_usart6      DT_N_S_soc_S_serial_40011400

/* Special property macros: */
#define DT_N_S_soc_S_serial_40011400_REG_NUM 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_ADDRESS 1073812480 /* 0x40011400 */
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011400_P_reg {1073812480 /* 0x40011400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0 1073812480
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_label "UART_6"
#define DT_N_S_soc_S_serial_40011400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status "disabled"
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40011400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Special property macros: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@50003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_50003000
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * Description:
 *   STM32 system window watchdog
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_50003000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_50003000_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_50003000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_50003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_50003000_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_50003000
#define DT_N_NODELABEL_wwdg1                 DT_N_S_soc_S_watchdog_50003000

/* Special property macros: */
#define DT_N_S_soc_S_watchdog_50003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_ADDRESS 1342189568 /* 0x50003000 */
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_50003000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_50003000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_50003000_P_reg {1342189568 /* 0x50003000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_0 1342189568
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_50003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_label "WWDG_1"
#define DT_N_S_soc_S_watchdog_50003000_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus 10
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status "disabled"
#define DT_N_S_soc_S_watchdog_50003000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_50003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * Description:
 *   STM32 Family flash controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_REQUIRES_ORDS \
	10, /* /soc */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_SUPPORTS_ORDS \
	54, /* /soc/flash-controller@52002000/flash@8000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_52002000
#define DT_N_INST_0_st_stm32h7_flash_controller DT_N_S_soc_S_flash_controller_52002000
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_52002000

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_ADDRESS 1375739904 /* 0x52002000 */
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MATCHES_st_stm32h7_flash_controller 1
#define DT_N_S_soc_S_flash_controller_52002000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_52002000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg {1375739904 /* 0x52002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_0 1375739904
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible {"st,stm32-flash-controller", "st,stm32h7-flash-controller"}
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1 "st,stm32h7-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Description:
 *   Flash node
 */

/* Node parent (/soc/flash-controller@52002000) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_52002000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@52002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_label "FLASH_STM32"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn10_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_EXISTS 1
#define DT_N_NODELABEL_adc1_inn10_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn10_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn16_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_EXISTS 1
#define DT_N_NODELABEL_adc1_inn16_pa1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_pinmux 272
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn16_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn18_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_EXISTS 1
#define DT_N_NODELABEL_adc1_inn18_pa5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn18_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn2_pf12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_EXISTS 1
#define DT_N_NODELABEL_adc1_inn2_pf12 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_pinmux 23568
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn2_pf12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn3_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_EXISTS 1
#define DT_N_NODELABEL_adc1_inn3_pa7 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn3_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn4_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_EXISTS 1
#define DT_N_NODELABEL_adc1_inn4_pc5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn4_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inn5_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_EXISTS 1
#define DT_N_NODELABEL_adc1_inn5_pb0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inn5_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp10_pc0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc1_inp11_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp11_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp14_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_EXISTS 1
#define DT_N_NODELABEL_adc1_inp14_pa2 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp14_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp16_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp16_pa0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp17_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_EXISTS 1
#define DT_N_NODELABEL_adc1_inp17_pa1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_pinmux 272
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp17_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp18_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_EXISTS 1
#define DT_N_NODELABEL_adc1_inp18_pa4 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp19_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_EXISTS 1
#define DT_N_NODELABEL_adc1_inp19_pa5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp2_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_EXISTS 1
#define DT_N_NODELABEL_adc1_inp2_pf11 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_pinmux 23312
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp2_pf11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp3_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_EXISTS 1
#define DT_N_NODELABEL_adc1_inp3_pa6 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_pinmux 1552
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp3_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp4_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_EXISTS 1
#define DT_N_NODELABEL_adc1_inp4_pc4 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_pinmux 9232
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp5_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_EXISTS 1
#define DT_N_NODELABEL_adc1_inp5_pb1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_pinmux 4368
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp6_pf12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_EXISTS 1
#define DT_N_NODELABEL_adc1_inp6_pf12 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_pinmux 23568
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp6_pf12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp7_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_EXISTS 1
#define DT_N_NODELABEL_adc1_inp7_pa7 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp7_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp8_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_EXISTS 1
#define DT_N_NODELABEL_adc1_inp8_pc5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp9_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp9_pb0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn10_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_EXISTS 1
#define DT_N_NODELABEL_adc2_inn10_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn10_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn18_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_EXISTS 1
#define DT_N_NODELABEL_adc2_inn18_pa5 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn18_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn2_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_EXISTS 1
#define DT_N_NODELABEL_adc2_inn2_pf14 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_pinmux 24080
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn2_pf14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn3_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_EXISTS 1
#define DT_N_NODELABEL_adc2_inn3_pa7 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn3_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn4_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_EXISTS 1
#define DT_N_NODELABEL_adc2_inn4_pc5 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn4_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inn5_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_EXISTS 1
#define DT_N_NODELABEL_adc2_inn5_pb0 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inn5_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc2_inp10_pc0 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp10_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc2_inp11_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp11_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp14_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_EXISTS 1
#define DT_N_NODELABEL_adc2_inp14_pa2 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp14_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp15_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_EXISTS 1
#define DT_N_NODELABEL_adc2_inp15_pa3 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_pinmux 784
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp15_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp18_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_EXISTS 1
#define DT_N_NODELABEL_adc2_inp18_pa4 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp18_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp19_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_EXISTS 1
#define DT_N_NODELABEL_adc2_inp19_pa5 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp19_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp2_pf13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_EXISTS 1
#define DT_N_NODELABEL_adc2_inp2_pf13 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_pinmux 23824
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp2_pf13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp3_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_EXISTS 1
#define DT_N_NODELABEL_adc2_inp3_pa6 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_pinmux 1552
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp3_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp4_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_EXISTS 1
#define DT_N_NODELABEL_adc2_inp4_pc4 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_pinmux 9232
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp4_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp5_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_EXISTS 1
#define DT_N_NODELABEL_adc2_inp5_pb1 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_pinmux 4368
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp5_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp6_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_EXISTS 1
#define DT_N_NODELABEL_adc2_inp6_pf14 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_pinmux 24080
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp6_pf14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp7_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_EXISTS 1
#define DT_N_NODELABEL_adc2_inp7_pa7 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp7_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp8_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_EXISTS 1
#define DT_N_NODELABEL_adc2_inp8_pc5 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp8_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc2_inp9_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_EXISTS 1
#define DT_N_NODELABEL_adc2_inp9_pb0 DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc2_inp9_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn10_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_EXISTS 1
#define DT_N_NODELABEL_adc3_inn10_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn10_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn1_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_EXISTS 1
#define DT_N_NODELABEL_adc3_inn1_pc2 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_pinmux 8720
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn1_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn2_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_EXISTS 1
#define DT_N_NODELABEL_adc3_inn2_pf10 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_pinmux 23056
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn2_pf10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn3_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_EXISTS 1
#define DT_N_NODELABEL_adc3_inn3_pf8 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_pinmux 22544
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn3_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn4_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_EXISTS 1
#define DT_N_NODELABEL_adc3_inn4_pf6 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_pinmux 22032
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn4_pf6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inn5_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_EXISTS 1
#define DT_N_NODELABEL_adc3_inn5_pf4 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_pinmux 21520
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inn5_pf4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp0_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_EXISTS 1
#define DT_N_NODELABEL_adc3_inp0_pc2 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_pinmux 8720
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc3_inp10_pc0 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp10_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc3_inp11_pc1 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp11_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp1_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_EXISTS 1
#define DT_N_NODELABEL_adc3_inp1_pc3 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_pinmux 8976
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp2_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_EXISTS 1
#define DT_N_NODELABEL_adc3_inp2_pf9 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_pinmux 22800
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp2_pf9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp3_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_EXISTS 1
#define DT_N_NODELABEL_adc3_inp3_pf7 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_pinmux 22288
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp3_pf7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp4_pf5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_EXISTS 1
#define DT_N_NODELABEL_adc3_inp4_pf5 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_pinmux 21776
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp4_pf5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp5_pf3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_EXISTS 1
#define DT_N_NODELABEL_adc3_inp5_pf3 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_pinmux 21264
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp5_pf3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp6_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_EXISTS 1
#define DT_N_NODELABEL_adc3_inp6_pf10 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_pinmux 23056
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp6_pf10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp7_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_EXISTS 1
#define DT_N_NODELABEL_adc3_inp7_pf8 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_pinmux 22544
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp7_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp8_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_EXISTS 1
#define DT_N_NODELABEL_adc3_inp8_pf6 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_pinmux 22032
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp8_pf6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp9_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_EXISTS 1
#define DT_N_NODELABEL_adc3_inp9_pf4 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_pinmux 21520
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp9_pf4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dac1_out1_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_EXISTS 1
#define DT_N_NODELABEL_dac1_out1_pa4 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dac1_out2_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_EXISTS 1
#define DT_N_NODELABEL_dac1_out2_pa5 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_col_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_EXISTS 1
#define DT_N_NODELABEL_eth_col_pa3 DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_pinmux 779
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_col_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_crs_dv_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_EXISTS 1
#define DT_N_NODELABEL_eth_crs_dv_pa7 DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_pinmux 1803
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_dv_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_crs_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_EXISTS 1
#define DT_N_NODELABEL_eth_crs_pa0 DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_pinmux 11
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_crs_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_mdc_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_EXISTS 1
#define DT_N_NODELABEL_eth_mdc_pc1 DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_pinmux 8459
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdc_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_mdio_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_EXISTS 1
#define DT_N_NODELABEL_eth_mdio_pa2 DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_pinmux 523
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_mdio_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_pps_out_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_EXISTS 1
#define DT_N_NODELABEL_eth_pps_out_pb5 DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_pinmux 5387
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_pps_out_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_EXISTS 1
#define DT_N_NODELABEL_eth_pps_out_pg8 DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_pinmux 26635
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_pps_out_pg8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_ref_clk_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_EXISTS 1
#define DT_N_NODELABEL_eth_ref_clk_pa1 DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_pinmux 267
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_ref_clk_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rx_clk_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_EXISTS 1
#define DT_N_NODELABEL_eth_rx_clk_pa1 DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_pinmux 267
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_clk_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rx_dv_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_EXISTS 1
#define DT_N_NODELABEL_eth_rx_dv_pa7 DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_pinmux 1803
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_dv_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rx_er_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_EXISTS 1
#define DT_N_NODELABEL_eth_rx_er_pb10 DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_pinmux 6667
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rx_er_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rxd0_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_EXISTS 1
#define DT_N_NODELABEL_eth_rxd0_pc4 DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_pinmux 9227
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd0_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rxd1_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_EXISTS 1
#define DT_N_NODELABEL_eth_rxd1_pc5 DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_pinmux 9483
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd1_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rxd2_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_EXISTS 1
#define DT_N_NODELABEL_eth_rxd2_pb0 DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_pinmux 4107
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd2_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_rxd3_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_EXISTS 1
#define DT_N_NODELABEL_eth_rxd3_pb1 DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_pinmux 4363
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_rxd3_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_tx_clk_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_EXISTS 1
#define DT_N_NODELABEL_eth_tx_clk_pc3 DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_pinmux 8971
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_clk_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_tx_en_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_EXISTS 1
#define DT_N_NODELABEL_eth_tx_en_pb11 DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_pinmux 6923
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_tx_en_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_EXISTS 1
#define DT_N_NODELABEL_eth_tx_en_pg11 DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_pinmux 27403
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_tx_en_pg11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd0_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_EXISTS 1
#define DT_N_NODELABEL_eth_txd0_pb12 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_pinmux 7179
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd0_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_EXISTS 1
#define DT_N_NODELABEL_eth_txd0_pg13 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_pinmux 27915
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd0_pg13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd1_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_EXISTS 1
#define DT_N_NODELABEL_eth_txd1_pb13 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_pinmux 7435
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd1_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_EXISTS 1
#define DT_N_NODELABEL_eth_txd1_pg12 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_pinmux 27659
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd1_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_EXISTS 1
#define DT_N_NODELABEL_eth_txd1_pg14 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_pinmux 28171
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd1_pg14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd2_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_EXISTS 1
#define DT_N_NODELABEL_eth_txd2_pc2 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_pinmux 8715
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd2_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd3_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_EXISTS 1
#define DT_N_NODELABEL_eth_txd3_pb8 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_pinmux 6155
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/eth_txd3_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_EXISTS 1
#define DT_N_NODELABEL_eth_txd3_pe2 DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_pinmux 16907
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_eth_txd3_pe2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_fdcan1_rx_pa11 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_pinmux 2825
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_rx_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_EXISTS 1
#define DT_N_NODELABEL_fdcan1_rx_pb8 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_pinmux 6153
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_rx_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_EXISTS 1
#define DT_N_NODELABEL_fdcan1_rx_pd0 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_pinmux 12297
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pd0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_fdcan1_tx_pa12 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_pinmux 3081
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_tx_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_EXISTS 1
#define DT_N_NODELABEL_fdcan1_tx_pb9 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_pinmux 6409
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_tx_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_EXISTS 1
#define DT_N_NODELABEL_fdcan1_tx_pd1 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_pinmux 12553
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pd1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_rx_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_EXISTS 1
#define DT_N_NODELABEL_fdcan2_rx_pb12 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_pinmux 7177
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_rx_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_EXISTS 1
#define DT_N_NODELABEL_fdcan2_rx_pb5 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_pinmux 5385
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_tx_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_EXISTS 1
#define DT_N_NODELABEL_fdcan2_tx_pb13 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_pinmux 7433
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_fdcan2_tx_pb6 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_pinmux 5641
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_ADDRESS 1476526080 /* 0x58020000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg {1476526080 /* 0x58020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_label "GPIOA"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_ADDRESS 1476529152 /* 0x58020c00 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg {1476529152 /* 0x58020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_0 1476529152
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_label "GPIOD"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_ADDRESS 1476530176 /* 0x58021000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg {1476530176 /* 0x58021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_0 1476530176
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_label "GPIOE"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_ADDRESS 1476531200 /* 0x58021400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg {1476531200 /* 0x58021400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_0 1476531200
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_label "GPIOF"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_ADDRESS 1476532224 /* 0x58021800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg {1476532224 /* 0x58021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_0 1476532224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_label "GPIOG"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_ADDRESS 1476533248 /* 0x58021c00 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg {1476533248 /* 0x58021c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_0 1476533248
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_label "GPIOH"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_ADDRESS 1476534272 /* 0x58022000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg {1476534272 /* 0x58022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_0 1476534272
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_label "GPIOI"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_EXISTS 1
#define DT_N_INST_9_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_NODELABEL_gpioj      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_ADDRESS 1476535296 /* 0x58022400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg {1476535296 /* 0x58022400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_0 1476535296
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_label "GPIOJ"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */ \
	12, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_EXISTS 1
#define DT_N_INST_10_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_NODELABEL_gpiok       DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_ADDRESS 1476536320 /* 0x58022800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg {1476536320 /* 0x58022800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_0 1476536320
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_label "GPIOK"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb6 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_pinmux 5636
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_sda_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb7 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_pinmux 5892
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_scl_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pb10 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_pinmux 6660
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_scl_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pf1 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_pinmux 20740
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_pf1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_sda_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pb11 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_pinmux 6916
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_sda_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pf0 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_pinmux 20484
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pf0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c3_scl_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_EXISTS 1
#define DT_N_NODELABEL_i2c3_scl_pa8 DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_pinmux 2052
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_scl_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c3_sda_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_EXISTS 1
#define DT_N_NODELABEL_i2c3_sda_pc9 DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_pinmux 10500
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c3_sda_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pb6 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_pinmux 5638
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pb8 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_pinmux 6150
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pd12 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_pinmux 15364
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pf14 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_pinmux 24068
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pf14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pb7 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_pinmux 5894
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pb9 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_pinmux 6406
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pd13 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_pinmux 15620
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_pf15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pf15 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_pinmux 24324
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pf15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pa5 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_pinmux 1285
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_pinmux 4869
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ck_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pg11 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_pinmux 27397
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ck_pg11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ws_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pa15 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_pinmux 3845
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ws_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pa4 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_pinmux 1029
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s1_ws_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pg10 DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_pinmux 27141
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s1_ws_pg10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ck_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pa12 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_pinmux 3077
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ck_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pa9 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_pinmux 2309
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ck_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pb10 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_pinmux 6661
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ck_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pb13 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_pinmux 7429
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ck_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pd3 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_pinmux 13061
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ck_pd3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ws_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pa11 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_pinmux 2821
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ws_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb12 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_pinmux 7173
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ws_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb4 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_pinmux 5127
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s2_ws_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb9 DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_pinmux 6405
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s2_ws_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s3_ck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_EXISTS 1
#define DT_N_NODELABEL_i2s3_ck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_pinmux 4870
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s3_ck_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_EXISTS 1
#define DT_N_NODELABEL_i2s3_ck_pc10 DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_pinmux 10758
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ck_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s3_ws_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_EXISTS 1
#define DT_N_NODELABEL_i2s3_ws_pa15 DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_pinmux 3846
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2s3_ws_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_EXISTS 1
#define DT_N_NODELABEL_i2s3_ws_pa4 DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_pinmux 1030
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2s3_ws_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_cts_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_EXISTS 1
#define DT_N_NODELABEL_lpuart1_cts_pa11 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_pinmux 2819
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_cts_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_rts_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rts_pa12 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_pinmux 3075
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rts_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_ORD 199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rx_pa10 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_pinmux 2563
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_rx_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_ORD 200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rx_pb7 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_pinmux 5896
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_rx_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_ORD 201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_lpuart1_tx_pa9 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_pinmux 2307
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/lpuart1_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_ORD 202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_lpuart1_tx_pb6 DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_pinmux 5640
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_lpuart1_tx_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_cdir_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_ORD 203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cdir_pb9 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_pinmux 6407
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cdir_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_ck_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_ORD 204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ck_pc12 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_pinmux 11276
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_ckin_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_ORD 205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ckin_pb8 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_pinmux 6151
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ckin_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_cmd_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_ORD 206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cmd_pd2 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_pinmux 12812
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d0_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_ORD 207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0_pc8 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_pinmux 10252
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d0dir_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_ORD 208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0dir_pc6 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_pinmux 9736
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0dir_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d123dir_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_ORD 209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d123dir_pc7 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_pinmux 9992
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d123dir_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d1_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_ORD 210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d1_pc9 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_pinmux 10508
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_ORD 211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d2_pc10 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_pinmux 10764
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d3_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_ORD 212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d3_pc11 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_pinmux 11020
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d4_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_ORD 213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d4_pb8 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_pinmux 6156
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d4_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d5_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_ORD 214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d5_pb9 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_pinmux 6412
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d5_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d6_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_ORD 215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d6_pc6 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_pinmux 9740
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d6_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d7_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_ORD 216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d7_pc7 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_pinmux 9996
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d7_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_ck_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_ORD 217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_ck_pc1 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_pinmux 8457
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_ck_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_ORD 218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_ck_pd6 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_pinmux 13835
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_ck_pd6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_cmd_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_ORD 219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_cmd_pa0 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_pinmux 9
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_cmd_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_ORD 220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_cmd_pd7 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_pinmux 14091
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_cmd_pd7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d0_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_ORD 221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d0_pb14 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_pinmux 7689
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d0_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d1_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_ORD 222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d1_pb15 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_pinmux 7945
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d1_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d2_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_ORD 223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d2_pb3 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_pinmux 4873
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d2_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_ORD 224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d2_pg11 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_pinmux 27402
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d2_pg11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d3_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_ORD 225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d3_pb4 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_pinmux 5129
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d3_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d4_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_ORD 226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d4_pb8 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_pinmux 6154
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d4_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d5_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_ORD 227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d5_pb9 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_pinmux 6410
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d5_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d6_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_ORD 228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d6_pc6 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_pinmux 9738
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d6_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc2_d7_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_ORD 229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d7_pc7 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_pinmux 9994
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc2_d7_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_ORD 230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pa6 DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_pinmux 1541
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_ORD 231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pb4 DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_pinmux 5125
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_miso_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_ORD 232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pg9 DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_pinmux 26885
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_ORD 233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pa7 DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_pinmux 1797
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_ORD 234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pb5 DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_pinmux 5381
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_mosi_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_ORD 235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pd7 DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_pinmux 14085
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_ORD 236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa15 DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_pinmux 3845
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_ORD 237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa4 DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_pinmux 1029
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_nss_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_ORD 238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pg10 DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_pinmux 27141
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_nss_pg10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_ORD 239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pa5 DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_pinmux 1285
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_ORD 240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_pinmux 4869
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_sck_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_ORD 241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pg11 DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_pinmux 27397
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pg11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_miso_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_ORD 242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pb14 DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_pinmux 7685
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_miso_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_ORD 243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pc2 DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_pinmux 8709
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_mosi_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_ORD 244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pb15 DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_pinmux 7941
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_mosi_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_ORD 245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pc1 DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_pinmux 8453
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_mosi_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_ORD 246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pc3 DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_pinmux 8965
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_nss_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_ORD 247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pa11 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_pinmux 2821
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_nss_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_ORD 248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb12 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_pinmux 7173
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_nss_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_ORD 249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb4 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_pinmux 5127
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_nss_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_ORD 250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb9 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_pinmux 6405
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_ORD 251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pa12 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_pinmux 3077
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_ORD 252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pa9 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_pinmux 2309
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_ORD 253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb10 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_pinmux 6661
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_ORD 254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb13 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_pinmux 7429
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_ORD 255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pd3 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_pinmux 13061
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pd3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_ORD 256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pb4 DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_pinmux 5126
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_miso_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_ORD 257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pc11 DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_pinmux 11014
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_miso_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_mosi_pb2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_ORD 258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pb2 DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_pinmux 4615
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_ORD 259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pb5 DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_pinmux 5383
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_mosi_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_ORD 260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pc12 DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_pinmux 11270
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_mosi_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_ORD 261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pd6 DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_pinmux 13829
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_mosi_pd6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_ORD 262

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa15 DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_pinmux 3846
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_ORD 263

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa4 DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_pinmux 1030
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_nss_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_ORD 264

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_pinmux 4870
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi3_sck_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_ORD 265

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pc10 DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_pinmux 10758
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi3_sck_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_miso_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_ORD 266

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_EXISTS 1
#define DT_N_NODELABEL_spi4_miso_pe13 DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_pinmux 19717
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_miso_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_ORD 267

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_EXISTS 1
#define DT_N_NODELABEL_spi4_miso_pe5 DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_pinmux 17669
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_miso_pe5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_mosi_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_ORD 268

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_EXISTS 1
#define DT_N_NODELABEL_spi4_mosi_pe14 DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_pinmux 19973
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_mosi_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_ORD 269

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_EXISTS 1
#define DT_N_NODELABEL_spi4_mosi_pe6 DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_pinmux 17925
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_mosi_pe6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_nss_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_ORD 270

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_EXISTS 1
#define DT_N_NODELABEL_spi4_nss_pe11 DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_pinmux 19205
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_nss_pe4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_ORD 271

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_EXISTS 1
#define DT_N_NODELABEL_spi4_nss_pe4 DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_pinmux 17413
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_nss_pe4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_sck_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_ORD 272

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_EXISTS 1
#define DT_N_NODELABEL_spi4_sck_pe12 DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_pinmux 19461
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi4_sck_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_ORD 273

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_EXISTS 1
#define DT_N_NODELABEL_spi4_sck_pe2 DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_pinmux 16901
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi4_sck_pe2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_miso_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_ORD 274

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_EXISTS 1
#define DT_N_NODELABEL_spi5_miso_pf8 DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_pinmux 22533
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_mosi_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_ORD 275

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_EXISTS 1
#define DT_N_NODELABEL_spi5_mosi_pf11 DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_pinmux 23301
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_mosi_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_ORD 276

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_EXISTS 1
#define DT_N_NODELABEL_spi5_mosi_pf9 DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_pinmux 22789
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pf9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_nss_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_ORD 277

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_EXISTS 1
#define DT_N_NODELABEL_spi5_nss_pf6 DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_pinmux 22021
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_nss_pf6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_sck_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_ORD 278

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_EXISTS 1
#define DT_N_NODELABEL_spi5_sck_pf7 DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_pinmux 22277
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_pf7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_ORD 279

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pa6 DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_pinmux 1544
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_ORD 280

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pb4 DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_pinmux 5128
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_miso_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_ORD 281

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pg12 DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_pinmux 27653
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_miso_pg12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_ORD 282

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pa7 DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_pinmux 1800
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_ORD 283

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pb5 DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_pinmux 5384
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_mosi_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_ORD 284

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pg14 DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_pinmux 28165
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_mosi_pg14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_ORD 285

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pa15 DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_pinmux 3847
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_ORD 286

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pa4 DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_pinmux 1032
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_nss_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_ORD 287

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pg8 DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_pinmux 26629
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_nss_pg8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_ORD 288

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pa5 DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_pinmux 1288
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_ORD 289

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_pinmux 4872
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi6_sck_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_ORD 290

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pg13 DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_pinmux 27909
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi6_sck_pg13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim12_ch2_pwm_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_ORD 291

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_EXISTS 1
#define DT_N_NODELABEL_tim12_ch2_pwm_pb15 DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_pinmux 7938
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch2_pwm_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim13_ch1_pwm_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_ORD 292

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_EXISTS 1
#define DT_N_NODELABEL_tim13_ch1_pwm_pa6 DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_pinmux 1545
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim13_ch1_pwm_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_ORD 293

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_EXISTS 1
#define DT_N_NODELABEL_tim13_ch1_pwm_pf8 DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_pinmux 22537
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim13_ch1_pwm_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim14_ch1_pwm_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_ORD 294

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_EXISTS 1
#define DT_N_NODELABEL_tim14_ch1_pwm_pa7 DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_pinmux 1801
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim14_ch1_pwm_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_ORD 295

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_EXISTS 1
#define DT_N_NODELABEL_tim14_ch1_pwm_pf9 DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_pinmux 22793
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim14_ch1_pwm_pf9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch1_pwm_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_ORD 296

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1_pwm_pa2 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_pinmux 516
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch1_pwm_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_ORD 297

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1_pwm_pe5 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_pinmux 17668
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1_pwm_pe5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch1n_pwm_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_ORD 298

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1n_pwm_pa1 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_pinmux 260
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch1n_pwm_pe4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_ORD 299

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1n_pwm_pe4 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_pinmux 17412
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch1n_pwm_pe4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch2_pwm_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_ORD 300

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_EXISTS 1
#define DT_N_NODELABEL_tim15_ch2_pwm_pa3 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_pinmux 772
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim15_ch2_pwm_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_ORD 301

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_EXISTS 1
#define DT_N_NODELABEL_tim15_ch2_pwm_pe6 DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_pinmux 17924
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim15_ch2_pwm_pe6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim16_ch1_pwm_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_ORD 302

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1_pwm_pb8 DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_pinmux 6145
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim16_ch1_pwm_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_ORD 303

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1_pwm_pf6 DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_pinmux 22017
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1_pwm_pf6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim16_ch1n_pwm_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_ORD 304

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1n_pwm_pb6 DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_pinmux 5633
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim16_ch1n_pwm_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_ORD 305

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1n_pwm_pf8 DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_pinmux 22529
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim16_ch1n_pwm_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim17_ch1_pwm_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_ORD 306

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1_pwm_pb9 DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_pinmux 6401
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim17_ch1_pwm_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_ORD 307

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1_pwm_pf7 DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_pinmux 22273
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1_pwm_pf7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim17_ch1n_pwm_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_ORD 308

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1n_pwm_pb7 DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_pinmux 5889
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim17_ch1n_pwm_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_ORD 309

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1n_pwm_pf9 DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_pinmux 22785
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim17_ch1n_pwm_pf9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1_pwm_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_ORD 310

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pwm_pa8 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_pinmux 2049
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1_pwm_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_ORD 311

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pwm_pe9 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_pinmux 18689
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pwm_pe9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1n_pwm_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_ORD 312

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pwm_pa7 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_pinmux 1793
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1n_pwm_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_ORD 313

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pwm_pb13 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_pinmux 7425
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1n_pwm_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_ORD 314

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pwm_pe8 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_pinmux 18433
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1n_pwm_pe8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2_pwm_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_ORD 315

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pwm_pa9 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_pinmux 2305
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2_pwm_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_ORD 316

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pwm_pe11 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_pinmux 19201
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pwm_pe11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2n_pwm_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_ORD 317

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pwm_pb0 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_pinmux 4097
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2n_pwm_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_ORD 318

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pwm_pb14 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_pinmux 7681
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2n_pwm_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_ORD 319

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pwm_pe10 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_pinmux 18945
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2n_pwm_pe10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3_pwm_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_ORD 320

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pwm_pa10 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_pinmux 2561
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3_pwm_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_ORD 321

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pwm_pe13 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_pinmux 19713
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pwm_pe13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3n_pwm_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_ORD 322

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pwm_pb1 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_pinmux 4353
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3n_pwm_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_ORD 323

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pwm_pb15 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_pinmux 7937
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3n_pwm_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_ORD 324

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pwm_pe12 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_pinmux 19457
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3n_pwm_pe12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch4_pwm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_ORD 325

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch4_pwm_pa11 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_pinmux 2817
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch4_pwm_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_ORD 326

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_EXISTS 1
#define DT_N_NODELABEL_tim1_ch4_pwm_pe14 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_pinmux 19969
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch4_pwm_pe14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch1_pwm_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_ORD 327

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pwm_pa0 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_pinmux 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch1_pwm_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_ORD 328

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pwm_pa15 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_pinmux 3841
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch1_pwm_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_ORD 329

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pwm_pa5 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_pinmux 1281
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch1_pwm_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch2_pwm_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_ORD 330

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pwm_pa1 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_pinmux 257
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch2_pwm_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_ORD 331

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pwm_pb3 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_pinmux 4865
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch2_pwm_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch3_pwm_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_ORD 332

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pwm_pa2 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_pinmux 513
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch3_pwm_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_ORD 333

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pwm_pb10 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_pinmux 6657
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pwm_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch4_pwm_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_ORD 334

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pwm_pa3 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_pinmux 769
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch4_pwm_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_ORD 335

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pwm_pb11 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_pinmux 6913
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pwm_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch1_pwm_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_ORD 336

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pwm_pa6 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_pinmux 1538
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch1_pwm_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_ORD 337

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pwm_pb4 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_pinmux 5122
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch1_pwm_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_ORD 338

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pwm_pc6 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_pinmux 9730
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pwm_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch2_pwm_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_ORD 339

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pwm_pa7 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_pinmux 1794
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch2_pwm_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_ORD 340

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pwm_pb5 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_pinmux 5378
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch2_pwm_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_ORD 341

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pwm_pc7 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_pinmux 9986
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pwm_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch3_pwm_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_ORD 342

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pwm_pb0 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_pinmux 4098
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch3_pwm_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_ORD 343

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pwm_pc8 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_pinmux 10242
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch3_pwm_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch4_pwm_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_ORD 344

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pwm_pb1 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_pinmux 4354
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch4_pwm_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_ORD 345

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pwm_pc9 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_pinmux 10498
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch4_pwm_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch1_pwm_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_ORD 346

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_EXISTS 1
#define DT_N_NODELABEL_tim4_ch1_pwm_pb6 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_pinmux 5634
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch1_pwm_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_ORD 347

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_EXISTS 1
#define DT_N_NODELABEL_tim4_ch1_pwm_pd12 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_pinmux 15362
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch1_pwm_pd12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch2_pwm_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_ORD 348

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pwm_pb7 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_pinmux 5890
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch2_pwm_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_ORD 349

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pwm_pd13 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_pinmux 15618
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pwm_pd13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch3_pwm_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_ORD 350

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pwm_pb8 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_pinmux 6146
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch3_pwm_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_ORD 351

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pwm_pd14 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_pinmux 15874
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pwm_pd14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch4_pwm_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_ORD 352

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pwm_pb9 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_pinmux 6402
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch4_pwm_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_ORD 353

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pwm_pd15 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_pinmux 16130
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pwm_pd15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim5_ch1_pwm_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_ORD 354

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_EXISTS 1
#define DT_N_NODELABEL_tim5_ch1_pwm_pa0 DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_pinmux 2
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch1_pwm_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim5_ch2_pwm_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_ORD 355

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_EXISTS 1
#define DT_N_NODELABEL_tim5_ch2_pwm_pa1 DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_pinmux 258
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch2_pwm_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim5_ch3_pwm_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_ORD 356

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_EXISTS 1
#define DT_N_NODELABEL_tim5_ch3_pwm_pa2 DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_pinmux 514
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch3_pwm_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim5_ch4_pwm_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_ORD 357

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_EXISTS 1
#define DT_N_NODELABEL_tim5_ch4_pwm_pa3 DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_pinmux 770
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim5_ch4_pwm_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch1_pwm_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_ORD 358

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1_pwm_pc6 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_pinmux 9731
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pwm_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch1n_pwm_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_ORD 359

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pwm_pa5 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_pinmux 1283
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch1n_pwm_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_ORD 360

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pwm_pa7 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_pinmux 1795
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1n_pwm_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch2_pwm_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_ORD 361

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2_pwm_pc7 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_pinmux 9987
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pwm_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch2n_pwm_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_ORD 362

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pwm_pb0 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_pinmux 4099
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch2n_pwm_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_ORD 363

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pwm_pb14 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_pinmux 7683
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2n_pwm_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch3_pwm_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_ORD 364

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3_pwm_pc8 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_pinmux 10243
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3_pwm_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch3n_pwm_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_ORD 365

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pwm_pb1 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_pinmux 4355
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch3n_pwm_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_ORD 366

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pwm_pb15 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_pinmux 7939
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch3n_pwm_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch4_pwm_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_ORD 367

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_EXISTS 1
#define DT_N_NODELABEL_tim8_ch4_pwm_pc9 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_pinmux 10499
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch4_pwm_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_cts_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_ORD 368

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_EXISTS 1
#define DT_N_NODELABEL_uart4_cts_pb0 DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_pinmux 4104
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_cts_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_ORD 369

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_EXISTS 1
#define DT_N_NODELABEL_uart4_cts_pb15 DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_pinmux 7944
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_cts_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rts_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_ORD 370

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_EXISTS 1
#define DT_N_NODELABEL_uart4_rts_pa15 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_pinmux 3848
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rts_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_ORD 371

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_EXISTS 1
#define DT_N_NODELABEL_uart4_rts_pb14 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_pinmux 7688
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rts_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_ORD 372

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pa1 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_pinmux 264
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_ORD 373

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pa11 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_pinmux 2822
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_ORD 374

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pb8 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_pinmux 6152
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_ORD 375

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pc11 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_pinmux 11016
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_ORD 376

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pd0 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_pinmux 12296
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pd0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_ORD 377

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pa0 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_pinmux 8
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_ORD 378

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pa12 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_pinmux 3078
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_ORD 379

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pb9 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_pinmux 6408
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_ORD 380

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pc10 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_pinmux 10760
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_ORD 381

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pd1 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_pinmux 12552
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_pd1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_cts_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_ORD 382

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_EXISTS 1
#define DT_N_NODELABEL_uart5_cts_pc9 DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_pinmux 10504
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_cts_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_rts_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_ORD 383

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_EXISTS 1
#define DT_N_NODELABEL_uart5_rts_pc8 DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_pinmux 10248
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rts_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_rx_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_ORD 384

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pb12 DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_pinmux 7182
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_rx_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_ORD 385

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pb5 DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_pinmux 5390
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_rx_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_ORD 386

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pd2 DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_pinmux 12808
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_rx_pd2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_tx_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_ORD 387

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pb13 DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_pinmux 7438
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_ORD 388

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pb6 DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_pinmux 5646
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart5_tx_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_ORD 389

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pc12 DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_pinmux 11272
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart5_tx_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_cts_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_ORD 390

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_EXISTS 1
#define DT_N_NODELABEL_uart7_cts_pe10 DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_pinmux 18951
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pe10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_cts_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_ORD 391

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_EXISTS 1
#define DT_N_NODELABEL_uart7_cts_pf9 DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_pinmux 22791
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rts_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_ORD 392

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_EXISTS 1
#define DT_N_NODELABEL_uart7_rts_pe9 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_pinmux 18695
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pe9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rts_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_ORD 393

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_EXISTS 1
#define DT_N_NODELABEL_uart7_rts_pf8 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_pinmux 22535
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rx_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_ORD 394

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pa8 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_pinmux 2059
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rx_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_ORD 395

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pb3 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_pinmux 4875
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rx_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_ORD 396

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pe7 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_pinmux 18183
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pe7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rx_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_ORD 397

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pf6 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_pinmux 22023
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pf6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_tx_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_ORD 398

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pa15 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_pinmux 3851
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_tx_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_ORD 399

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pb4 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_pinmux 5131
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_tx_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_ORD 400

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pe8 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_pinmux 18439
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pe8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_tx_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_ORD 401

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pf7 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_pinmux 22279
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart8_cts_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_ORD 402

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_EXISTS 1
#define DT_N_NODELABEL_uart8_cts_pd14 DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_pinmux 15880
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_cts_pd14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart8_rts_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_ORD 403

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_EXISTS 1
#define DT_N_NODELABEL_uart8_rts_pd15 DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_pinmux 16136
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rts_pd15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart8_rx_pe0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_ORD 404

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_EXISTS 1
#define DT_N_NODELABEL_uart8_rx_pe0 DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_pinmux 16392
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_rx_pe0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart8_tx_pe1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_ORD 405

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_EXISTS 1
#define DT_N_NODELABEL_uart8_tx_pe1 DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_pinmux 16648
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart8_tx_pe1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_cts_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_ORD 406

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_EXISTS 1
#define DT_N_NODELABEL_usart1_cts_pa11 DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_pinmux 2823
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_cts_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rts_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_ORD 407

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_EXISTS 1
#define DT_N_NODELABEL_usart1_rts_pa12 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_pinmux 3079
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rts_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_ORD 408

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pa10 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_pinmux 2567
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rx_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_ORD 409

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb15 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_pinmux 7940
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rx_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_ORD 410

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb7 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_pinmux 5895
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_ORD 411

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux 2311
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_tx_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_ORD 412

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pb14 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_pinmux 7684
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_ORD 413

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pb6 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_pinmux 5639
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_cts_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_ORD 414

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_EXISTS 1
#define DT_N_NODELABEL_usart2_cts_pa0 DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_pinmux 7
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_cts_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_ORD 415

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_EXISTS 1
#define DT_N_NODELABEL_usart2_cts_pd3 DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_pinmux 13063
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_cts_pd3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_rts_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_ORD 416

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_EXISTS 1
#define DT_N_NODELABEL_usart2_rts_pa1 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_pinmux 263
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_rts_pd4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_ORD 417

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_EXISTS 1
#define DT_N_NODELABEL_usart2_rts_pd4 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_pinmux 13319
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rts_pd4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_rx_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_ORD 418

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pa3 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_pinmux 775
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_rx_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_ORD 419

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pd6 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_pinmux 13831
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_tx_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_ORD 420

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pa2 DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_pinmux 519
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_tx_pd5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_ORD 421

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pd5 DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_pinmux 13575
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_cts_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_ORD 422

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pb13 DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_pinmux 7431
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_cts_pd11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_ORD 423

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pd11 DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_pinmux 15111
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_cts_pd11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_rts_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_ORD 424

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pb14 DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_pinmux 7687
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_rts_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_ORD 425

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pd12 DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_pinmux 15367
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rts_pd12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_rx_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_ORD 426

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pb11 DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_pinmux 6919
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_ORD 427

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pc11 DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_pinmux 11015
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_rx_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_tx_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_ORD 428

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pb10 DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_pinmux 6663
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart3_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_ORD 429

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pc10 DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_pinmux 10759
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart3_tx_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_cts_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_ORD 430

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_EXISTS 1
#define DT_N_NODELABEL_usart6_cts_pg13 DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_pinmux 27911
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_cts_pg15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_ORD 431

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_EXISTS 1
#define DT_N_NODELABEL_usart6_cts_pg15 DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_pinmux 28423
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_cts_pg15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_rts_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_ORD 432

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_EXISTS 1
#define DT_N_NODELABEL_usart6_rts_pg12 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_pinmux 27655
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_rts_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_ORD 433

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_EXISTS 1
#define DT_N_NODELABEL_usart6_rts_pg8 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_pinmux 26631
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rts_pg8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_rx_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_ORD 434

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_EXISTS 1
#define DT_N_NODELABEL_usart6_rx_pc7 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_pinmux 9991
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_rx_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_ORD 435

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_EXISTS 1
#define DT_N_NODELABEL_usart6_rx_pg9 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_pinmux 26887
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pg9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_tx_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_ORD 436

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_EXISTS 1
#define DT_N_NODELABEL_usart6_tx_pc6 DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_pinmux 9735
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_tx_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_ORD 437

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_EXISTS 1
#define DT_N_NODELABEL_usart6_tx_pg14 DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_pinmux 28167
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_dm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_ORD 438

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dm_pa11 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_pinmux 2826
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_dp_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_ORD 439

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dp_pa12 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_pinmux 3082
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_id_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_ORD 440

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_id_pa10 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_pinmux 2570
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_id_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_sof_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_ORD 441

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_sof_pa8 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_pinmux 2058
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_sof_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_dm_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_ORD 442

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dm_pb14 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_pinmux 7692
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dm_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_dp_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_ORD 443

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dp_pb15 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_pinmux 7948
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_dp_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_id_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_ORD 444

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_id_pb12 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_pinmux 7180
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_id_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_sof_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_ORD 445

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_sof_pa4 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_pinmux 1036
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_sof_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d0_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_ORD 446

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d0_pa3 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_pinmux 778
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d1_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_ORD 447

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d1_pb0 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_pinmux 4106
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d2_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_ORD 448

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d2_pb1 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_pinmux 4362
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d3_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_ORD 449

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d3_pb10 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_pinmux 6666
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d4_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_ORD 450

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d4_pb11 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_pinmux 6922
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d5_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_ORD 451

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d5_pb12 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_pinmux 7178
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d6_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_ORD 452

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d6_pb13 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_pinmux 7434
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_d7_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_ORD 453

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d7_pb5 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_pinmux 5386
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_dir_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_ORD 454

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_dir_pc2 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_pinmux 8714
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_nxt_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_ORD 455

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_nxt_pc3 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_pinmux 8970
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_hs_ulpi_stp_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_PARENT DT_N_S_soc_S_pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_ORD 456

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_REQUIRES_ORDS \
	11, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_stp_pc0 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_pinmux 8202
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 457

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	458, /* /soc/timers@40000000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_label "TIMERS_2"
#define DT_N_S_soc_S_timers_40000000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {28 /* 0x1c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 458

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	457, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label "PWM_2"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 459

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	460, /* /soc/timers@40000400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848 /* 0x40000400 */
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_label "TIMERS_3"
#define DT_N_S_soc_S_timers_40000400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848 /* 0x40000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 460

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	459, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label "PWM_3"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 461

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	462, /* /soc/timers@40000800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_label "TIMERS_4"
#define DT_N_S_soc_S_timers_40000800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 462

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	461, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label "PWM_4"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 463

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	464, /* /soc/timers@40000c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896 /* 0x40000c00 */
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_label "TIMERS_5"
#define DT_N_S_soc_S_timers_40000c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896 /* 0x40000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 464

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	463, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label "PWM_5"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 465

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS \
	466, /* /soc/timers@40001000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_label "TIMERS_6"
#define DT_N_S_soc_S_timers_40001000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920 /* 0x40001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PARENT DT_N_S_soc_S_timers_40001000
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_ORD 466

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REQUIRES_ORDS \
	465, /* /soc/timers@40001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40001000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_label "PWM_6"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 467

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS \
	468, /* /soc/timers@40001400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944 /* 0x40001400 */
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_label "TIMERS_7"
#define DT_N_S_soc_S_timers_40001400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944 /* 0x40001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {55 /* 0x37 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PARENT DT_N_S_soc_S_timers_40001400
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_ORD 468

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REQUIRES_ORDS \
	467, /* /soc/timers@40001400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40001400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_label "PWM_7"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_ORD 469

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_SUPPORTS_ORDS \
	470, /* /soc/timers@40001c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40001c00
#define DT_N_NODELABEL_timers13     DT_N_S_soc_S_timers_40001c00

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_ADDRESS 1073748992 /* 0x40001c00 */
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_P_label "TIMERS_13"
#define DT_N_S_soc_S_timers_40001c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg {1073748992 /* 0x40001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0 1073748992
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PARENT DT_N_S_soc_S_timers_40001c00
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD 470

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REQUIRES_ORDS \
	469, /* /soc/timers@40001c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40001c00_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label "PWM_13"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_ORD 471

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_SUPPORTS_ORDS \
	472, /* /soc/timers@40002000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40002000
#define DT_N_NODELABEL_timers14      DT_N_S_soc_S_timers_40002000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40002000_REG_NUM 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40002000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_P_label "TIMERS_14"
#define DT_N_S_soc_S_timers_40002000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg {1073750016 /* 0x40002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PARENT DT_N_S_soc_S_timers_40002000
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD 472

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REQUIRES_ORDS \
	471, /* /soc/timers@40002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40002000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label "PWM_14"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_ORD 473

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_SUPPORTS_ORDS \
	474, /* /soc/timers@40010000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40010000
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40010000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40010000_REG_NUM 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010000_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_P_label "TIMERS_1"
#define DT_N_S_soc_S_timers_40010000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg {1073807360 /* 0x40010000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status "disabled"
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40010000) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PARENT DT_N_S_soc_S_timers_40010000
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD 474

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REQUIRES_ORDS \
	473, /* /soc/timers@40010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40010000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label "PWM_1"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_ORD 475

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_SUPPORTS_ORDS \
	476, /* /soc/timers@40010400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40010400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40010400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40010400_REG_NUM 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_ADDRESS 1073808384 /* 0x40010400 */
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq 46
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_P_label "TIMERS_8"
#define DT_N_S_soc_S_timers_40010400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg {1073808384 /* 0x40010400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0 1073808384
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */, 44 /* 0x2c */, 0 /* 0x0 */, 45 /* 0x2d */, 0 /* 0x0 */, 46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6 46
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40010400) identifier: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PARENT DT_N_S_soc_S_timers_40010400
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD 476

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REQUIRES_ORDS \
	475, /* /soc/timers@40010400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40010400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label "PWM_8"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 477

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	478, /* /soc/timers@40014000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_11_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers15      DT_N_S_soc_S_timers_40014000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_label "TIMERS_15"
#define DT_N_S_soc_S_timers_40014000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744 /* 0x40014000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {116 /* 0x74 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 478

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	477, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_11_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label "PWM_15"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 479

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	480, /* /soc/timers@40014400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_12_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers16      DT_N_S_soc_S_timers_40014400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768 /* 0x40014400 */
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 117
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_label "TIMERS_16"
#define DT_N_S_soc_S_timers_40014400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768 /* 0x40014400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {117 /* 0x75 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 117
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 480

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	479, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_12_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label "PWM_16"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 481

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	10, /* /soc */ \
	12, /* /soc/rcc@58024400 */ \
	20, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	482, /* /soc/timers@40014800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_13_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers17      DT_N_S_soc_S_timers_40014800

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792 /* 0x40014800 */
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 118
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_label "TIMERS_17"
#define DT_N_S_soc_S_timers_40014800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792 /* 0x40014800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {118 /* 0x76 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 118
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/fenix/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 482

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	481, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_13_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label "PWM_17"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_48021800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_52002000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40004800
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40004800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_24000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_dtcm                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_dtcm_EXISTS             1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_st_stm32h743zi_nucleo 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_st_stm32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rtc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_st_stm32_timers 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pwm 1
#define DT_COMPAT_HAS_OKAY_st_stm32_adc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rng 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m7 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_arm_dtcm 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_st_stm32h743zi_nucleo_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_st_stm32_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_flash_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 11
#define DT_N_INST_st_stm32_usart_NUM_OKAY 1
#define DT_N_INST_st_stm32_uart_NUM_OKAY 1
#define DT_N_INST_st_stm32_rtc_NUM_OKAY 1
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 1
#define DT_N_INST_st_stm32_timers_NUM_OKAY 1
#define DT_N_INST_st_stm32_pwm_NUM_OKAY 1
#define DT_N_INST_st_stm32_adc_NUM_OKAY 1
#define DT_N_INST_st_stm32_rng_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m7_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_arm_dtcm_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_INST_st_stm32h743zi_nucleo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32h7_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_timers(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cortex_m7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_dtcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)

/*
 * Bus information for status "okay" nodes of each compatible
 */
