// Seed: 2733617418
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    output wire id_7,
    input logic id_8,
    output wor id_9
);
  reg id_11;
  initial begin
    id_11 <= id_8;
  end
  wire id_12;
  module_0(
      id_12, id_12, id_12
  );
endmodule
