blk_mem_square.v,verilog,xil_defaultlib,../../../../lab_dds.srcs/sources_1/ip/blk_mem_square/sim/blk_mem_square.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
