// Seed: 4246750161
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wor  id_2
);
  parameter id_4 = 1'b0 > 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_5 = 32'd62,
    parameter id_6 = 32'd24,
    parameter id_7 = 32'd0
) (
    output tri0 id_0,
    output uwire _id_1,
    output wor id_2[id_7 : -1 'd0],
    output tri id_3,
    output uwire id_4,
    input wor _id_5,
    output supply1 _id_6[1 : -1],
    output uwire _id_7[id_5 : id_1  .  id_6],
    input tri1 id_8#(-1, -1, -1, -1)
);
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_8
  );
  wire id_10;
endmodule
