#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  8 03:16:51 2021
# Process ID: 8
# Current directory: C:/Users/T480/Desktop/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4988 C:\Users\T480\Desktop\Lab2\Lab2.xpr
# Log file: C:/Users/T480/Desktop/Lab2/vivado.log
# Journal file: C:/Users/T480/Desktop/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/T480/Desktop/Lab2/Lab2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/T480/Desktop/Lab2/Lab2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.094 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
count
count
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
count
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
count
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
count
count
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
count
count
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
count
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
count
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
countz

countz

          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

countz

          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

countz

          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

countz

countz

          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

countz

countz

          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

countz

          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
countz

$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol Regwrite_o, assumed default net type wire [C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=         10
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=         10
r2=          4
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=         10
r2=          4
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=         10
r2=          4
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          0
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source TestBench.tcl
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:35 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
SUBBBBBBB         x x

SUBBBBBBB         x 0

SUBBBBBBB4294967286 0

SUBBBBBBB4294967292 0

SUBBBBBBB         6 0

SUBBBBBBB4294967292 0

SUBBBBBBB         0 0

SUBBBBBBB        10 1

SUBBBBBBB         6 0

SUBBBBBBB4294967292 0

SUBBBBBBB         0 0

SUBBBBBBB         6 1

          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
SUBBBBBBB         x 0

SUBBBBBBB         x 0

SUBBBBBBB4294967286 0

SUBBBBBBB4294967292 0

SUBBBBBBB         6 0

SUBBBBBBB4294967292 0

SUBBBBBBB         0 1

SUBBBBBBB        10 0

SUBBBBBBB         6 0

SUBBBBBBB4294967292 0

SUBBBBBBB         0 1

SUBBBBBBB         6 0

          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
SUBBBBBBB         0 0

SUBBBBBBB         6 0

          2r0=          6
r1=         10
r2=          4
r3=          0
r4=         14
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=          2
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=         14
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=          2
r9=          2
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=         14
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=     131085
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.965 ; gain = 5.871
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1023.965 ; gain = 5.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1023.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=         10
r2=         10
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=         10
r2=          4
r3=          4
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=         10
r2=          4
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=         10
r2=          4
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          6
r1=         10
r2=          4
r3=          0
r4=          0
r5=          6
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.992 ; gain = 13.027
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.992 ; gain = 13.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1036.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=          2
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=         14
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=          2
r9=          2
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=         14
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=     131085
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.781 ; gain = 6.789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.781 ; gain = 6.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim/CO_P2_test_data2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 471a12451c9e4c379e66db3ce68255f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab2/code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab2/code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab2/code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1050.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          2count:          1 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          2 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          0
r7=          0
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          3 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=          2
r8=          0
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          4 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=         14
r9=          0
r10=          0
r11=          0
r12=          0
          2count:          5 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=          2
r7=         14
r8=          2
r9=          2
r10=          0
r11=          0
r12=          0
          2count:          6 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=         14
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          7 r0=          0
r1=     131085
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          8 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:          9 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         10 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         11 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         12 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         13 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         14 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         15 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         16 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         17 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         18 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         19 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         20 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         21 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         22 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         23 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         24 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         25 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
          2count:         26 r0=          0
r1=          0
r2=          0
r3=          0
r4=          0
r5=          0
r6=     131085
r7=         14
r8=          2
r9=         14
r10=          0
r11=          0
r12=          0
$stop called at time : 260 ns : File "C:/Users/T480/Desktop/Lab2/code/Test_Bench.v" Line 60
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.348 ; gain = 11.715
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1062.348 ; gain = 11.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  8 04:47:30 2021...
