
         Lattice Mapping Report File for Design Module 'MemoriaDatos'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     MD_MD.ngd -o MD_MD_map.ncd -pr MD_MD.prf -mp MD_MD.mrp -lpf
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/Memoria_Datos/MD/MD_MD_synplify.lpf -lpf
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/Memoria_Datos/MD.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  06/20/23  15:47:35

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        68 out of  3432 (2%)
      SLICEs as Logic/ROM:     20 out of  3432 (1%)
      SLICEs as RAM:           48 out of  2574 (2%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        136 out of  6864 (2%)
      Number used as logic LUTs:         40
      Number used as distributed RAM:    96
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 24 + 4(JTAG) out of 115 (24%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net WD_c: 32 loads, 32 rising, 0 falling (Driver: PIO WD )
   Number of Clock Enables:  0

                                    Page 1




Design:  MemoriaDatos                                  Date:  06/20/23  15:47:35

Design Summary (cont)
---------------------
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c[0]: 80 loads
     Net A_c[1]: 80 loads
     Net A_c[2]: 80 loads
     Net A_c[3]: 80 loads
     Net A_c[6]: 40 loads
     Net A_c[5]: 24 loads
     Net A_c[4]: 16 loads
     Net Di_c[0]: 8 loads
     Net Di_c[1]: 8 loads
     Net Di_c[2]: 8 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port A[7:0](7)...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Do[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Do[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  MemoriaDatos                                  Date:  06/20/23  15:47:35

IO (PIO) Attributes (cont)
--------------------------
| Di[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Di[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------

/ram_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_10:
    EBRs: 0
    RAM SLICEs: 3

                                    Page 3




Design:  MemoriaDatos                                  Date:  06/20/23  15:47:35

Memory Usage (cont)
-------------------
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_11:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_13:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_7:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/ram_ram_8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0

                                    Page 4




Design:  MemoriaDatos                                  Date:  06/20/23  15:47:35

Memory Usage (cont)
-------------------
    PFU Registers: 0
/ram_ram_9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 35 MB
        









































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
