// Seed: 3860970946
module module_0 ();
  assign id_1 = 1;
  assign module_2.type_6 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_13,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply1 id_5,
    output wire id_6,
    input supply0 id_7,
    input wire id_8,
    output uwire id_9,
    output wand id_10,
    output wor id_11
);
  logic [7:0] id_14;
  uwire id_15 = id_8;
  module_0 modCall_1 ();
  assign id_14[1] = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = (1 && 1 ? 1'h0 * 1'b0 : 1);
  uwire id_4;
  wire  id_5;
  module_0 modCall_1 ();
  assign id_4 = 1 & 1'd0;
endmodule
