-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

-- DATE "01/23/2025 17:30:37"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	audio_codec IS
    PORT (
	AUD_BCLK : OUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_ADCLRCK : OUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : OUT std_logic;
	AUD_DACDAT : OUT std_logic;
	clock_50 : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	ledr : OUT std_logic_vector(9 DOWNTO 0);
	sw : IN std_logic_vector(9 DOWNTO 0);
	FPGA_I2C_SCLK : OUT std_logic;
	FPGA_I2C_SDAT : INOUT std_logic
	);
END audio_codec;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF audio_codec IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \WM8731|Add0~9_sumout\ : std_logic;
SIGNAL \WM8731|Add0~30\ : std_logic;
SIGNAL \WM8731|Add0~33_sumout\ : std_logic;
SIGNAL \WM8731|clk_prs[8]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|Add0~10\ : std_logic;
SIGNAL \WM8731|Add0~5_sumout\ : std_logic;
SIGNAL \WM8731|Add0~6\ : std_logic;
SIGNAL \WM8731|Add0~1_sumout\ : std_logic;
SIGNAL \WM8731|Add0~2\ : std_logic;
SIGNAL \WM8731|Add0~17_sumout\ : std_logic;
SIGNAL \WM8731|Add0~18\ : std_logic;
SIGNAL \WM8731|Add0~21_sumout\ : std_logic;
SIGNAL \WM8731|Add0~22\ : std_logic;
SIGNAL \WM8731|Add0~25_sumout\ : std_logic;
SIGNAL \WM8731|Add0~26\ : std_logic;
SIGNAL \WM8731|Add0~13_sumout\ : std_logic;
SIGNAL \WM8731|Add0~14\ : std_logic;
SIGNAL \WM8731|Add0~29_sumout\ : std_logic;
SIGNAL \WM8731|clk_prs[2]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|Equal0~0_combout\ : std_logic;
SIGNAL \WM8731|Equal0~1_combout\ : std_logic;
SIGNAL \WM8731|ack_en~q\ : std_logic;
SIGNAL \WM8731|Equal1~0_combout\ : std_logic;
SIGNAL \WM8731|clk_en~q\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \WM8731|i2c_busy~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_busy~q\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \WM_i2c_send_flag~0_combout\ : std_logic;
SIGNAL \WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|get_ack~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~19_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~15_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~16_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|WideOr2~0_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~1_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~3_combout\ : std_logic;
SIGNAL \WM8731|Add1~0_combout\ : std_logic;
SIGNAL \WM8731|data_index~6_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~9_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~5_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st2~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|data_index~10_combout\ : std_logic;
SIGNAL \WM8731|data_index~11_combout\ : std_logic;
SIGNAL \WM8731|data_index~12_combout\ : std_logic;
SIGNAL \WM8731|data_index~8_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~2_combout\ : std_logic;
SIGNAL \WM8731|data_index~4_combout\ : std_logic;
SIGNAL \WM8731|Add1~1_combout\ : std_logic;
SIGNAL \WM8731|data_index~7_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~0_combout\ : std_logic;
SIGNAL \WM8731|get_ack~2_combout\ : std_logic;
SIGNAL \WM8731|get_ack~1_combout\ : std_logic;
SIGNAL \WM8731|get_ack~0_combout\ : std_logic;
SIGNAL \WM8731|get_ack~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~18_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~25_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|WideNor0~combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~23_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~24_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~17_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st5~q\ : std_logic;
SIGNAL \WM8731|i2c_sda~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~21_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|Selector25~0_combout\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \WM_i2c_data~7_combout\ : std_logic;
SIGNAL \WM_i2c_data[12]~1_combout\ : std_logic;
SIGNAL \WM_i2c_data~4_combout\ : std_logic;
SIGNAL \WM_i2c_data~6_combout\ : std_logic;
SIGNAL \WM_i2c_data~8_combout\ : std_logic;
SIGNAL \WM8731|Mux1~2_combout\ : std_logic;
SIGNAL \WM_i2c_data~2_combout\ : std_logic;
SIGNAL \WM_i2c_data~3_combout\ : std_logic;
SIGNAL \WM_i2c_data~0_combout\ : std_logic;
SIGNAL \WM8731|Mux1~0_combout\ : std_logic;
SIGNAL \WM_i2c_data~5_combout\ : std_logic;
SIGNAL \WM8731|Mux1~1_combout\ : std_logic;
SIGNAL \WM_i2c_data~9_combout\ : std_logic;
SIGNAL \WM8731|Mux1~3_combout\ : std_logic;
SIGNAL \WM8731|Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|Selector25~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~reg0_q\ : std_logic;
SIGNAL \WM8731|Selector26~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~en_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \sound|Add0~33_sumout\ : std_logic;
SIGNAL \sound|Add0~34\ : std_logic;
SIGNAL \sound|Add0~9_sumout\ : std_logic;
SIGNAL \sound|Add0~10\ : std_logic;
SIGNAL \sound|Add0~13_sumout\ : std_logic;
SIGNAL \sound|Add0~14\ : std_logic;
SIGNAL \sound|Add0~17_sumout\ : std_logic;
SIGNAL \sound|Add0~18\ : std_logic;
SIGNAL \sound|Add0~21_sumout\ : std_logic;
SIGNAL \sound|Add0~22\ : std_logic;
SIGNAL \sound|Add0~25_sumout\ : std_logic;
SIGNAL \sound|Add0~26\ : std_logic;
SIGNAL \sound|Add0~29_sumout\ : std_logic;
SIGNAL \sound|Add0~30\ : std_logic;
SIGNAL \sound|Add0~5_sumout\ : std_logic;
SIGNAL \sound|Add0~6\ : std_logic;
SIGNAL \sound|Add0~1_sumout\ : std_logic;
SIGNAL \sound|LessThan0~0_combout\ : std_logic;
SIGNAL \sound|LessThan0~1_combout\ : std_logic;
SIGNAL \sound|clk_en~q\ : std_logic;
SIGNAL \sound|aud_dalr~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index[0]~3_combout\ : std_logic;
SIGNAL \sound|data_index[1]~1_combout\ : std_logic;
SIGNAL \sound|data_index[2]~2_combout\ : std_logic;
SIGNAL \sound|data_index[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index[3]~4_combout\ : std_logic;
SIGNAL \sound|data_index[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index~5_combout\ : std_logic;
SIGNAL \sound|data_index[4]~6_combout\ : std_logic;
SIGNAL \sound|data_index~0_combout\ : std_logic;
SIGNAL \sound|sample_flag~0_combout\ : std_logic;
SIGNAL \sound|sample_flag~q\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \sound|aud_dalr~q\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \bitprsc~2_combout\ : std_logic;
SIGNAL \bitprsc[1]~1_combout\ : std_logic;
SIGNAL \bitprsc~0_combout\ : std_logic;
SIGNAL \bitprsc~3_combout\ : std_logic;
SIGNAL \read_addr[14]~1_combout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \read_addr[14]~0_combout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ : std_logic;
SIGNAL \aud_mono~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \aud_mono~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \aud_mono~43_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \aud_mono~45_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \aud_mono~46_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \aud_mono~47_combout\ : std_logic;
SIGNAL \aud_mono~48_combout\ : std_logic;
SIGNAL \aud_mono~49_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \aud_mono~40_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \aud_mono~39_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \aud_mono~38_combout\ : std_logic;
SIGNAL \aud_mono~41_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \aud_mono~36_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ : std_logic;
SIGNAL \aud_mono~37_combout\ : std_logic;
SIGNAL \aud_mono~42_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \aud_mono~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \aud_mono~33_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \aud_mono~32_combout\ : std_logic;
SIGNAL \aud_mono~34_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \aud_mono~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ : std_logic;
SIGNAL \aud_mono~30_combout\ : std_logic;
SIGNAL \aud_mono~35_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ : std_logic;
SIGNAL \aud_mono~51_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \aud_mono~50_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \aud_mono~52_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \aud_mono~53_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \aud_mono~54_combout\ : std_logic;
SIGNAL \aud_mono~55_combout\ : std_logic;
SIGNAL \aud_mono~56_combout\ : std_logic;
SIGNAL \sound|Mux0~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \aud_mono~57_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \aud_mono~59_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \aud_mono~61_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \aud_mono~60_combout\ : std_logic;
SIGNAL \aud_mono~62_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ : std_logic;
SIGNAL \aud_mono~58_combout\ : std_logic;
SIGNAL \aud_mono~63_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \aud_mono~64_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \aud_mono~66_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \aud_mono~67_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \aud_mono~68_combout\ : std_logic;
SIGNAL \aud_mono~69_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ : std_logic;
SIGNAL \aud_mono~65_combout\ : std_logic;
SIGNAL \aud_mono~70_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \aud_mono~80_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \aud_mono~82_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \aud_mono~81_combout\ : std_logic;
SIGNAL \aud_mono~83_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \aud_mono~78_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ : std_logic;
SIGNAL \aud_mono~79_combout\ : std_logic;
SIGNAL \aud_mono~84_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \aud_mono~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ : std_logic;
SIGNAL \aud_mono~72_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \aud_mono~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \aud_mono~73_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \aud_mono~75_combout\ : std_logic;
SIGNAL \aud_mono~76_combout\ : std_logic;
SIGNAL \aud_mono~77_combout\ : std_logic;
SIGNAL \sound|Mux0~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ : std_logic;
SIGNAL \aud_mono~86_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \aud_mono~85_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \aud_mono~88_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \aud_mono~87_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \aud_mono~89_combout\ : std_logic;
SIGNAL \aud_mono~90_combout\ : std_logic;
SIGNAL \aud_mono~91_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \aud_mono~99_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \aud_mono~102_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \aud_mono~103_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \aud_mono~101_combout\ : std_logic;
SIGNAL \aud_mono~104_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ : std_logic;
SIGNAL \aud_mono~100_combout\ : std_logic;
SIGNAL \aud_mono~105_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \aud_mono~94_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \aud_mono~96_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \aud_mono~95_combout\ : std_logic;
SIGNAL \aud_mono~97_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \aud_mono~92_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ : std_logic;
SIGNAL \aud_mono~93_combout\ : std_logic;
SIGNAL \aud_mono~98_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \aud_mono~106_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \aud_mono~108_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \aud_mono~110_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \aud_mono~109_combout\ : std_logic;
SIGNAL \aud_mono~111_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ : std_logic;
SIGNAL \aud_mono~107_combout\ : std_logic;
SIGNAL \aud_mono~112_combout\ : std_logic;
SIGNAL \sound|Mux0~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \aud_mono~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \aud_mono~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \aud_mono~4_combout\ : std_logic;
SIGNAL \aud_mono~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \aud_mono~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ : std_logic;
SIGNAL \aud_mono~1_combout\ : std_logic;
SIGNAL \aud_mono~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \aud_mono~10_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \aud_mono~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \aud_mono~11_combout\ : std_logic;
SIGNAL \aud_mono~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \aud_mono~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ : std_logic;
SIGNAL \aud_mono~9_combout\ : std_logic;
SIGNAL \aud_mono~14_combout\ : std_logic;
SIGNAL \sound|data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \aud_mono~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ : std_logic;
SIGNAL \aud_mono~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \aud_mono~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \aud_mono~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \aud_mono~24_combout\ : std_logic;
SIGNAL \aud_mono~27_combout\ : std_logic;
SIGNAL \aud_mono~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ : std_logic;
SIGNAL \aud_mono~16_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \aud_mono~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \aud_mono~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \aud_mono~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \aud_mono~18_combout\ : std_logic;
SIGNAL \aud_mono~20_combout\ : std_logic;
SIGNAL \aud_mono~21_combout\ : std_logic;
SIGNAL \sound|Mux0~0_combout\ : std_logic;
SIGNAL \sound|Mux0~4_combout\ : std_logic;
SIGNAL \sound|aud_dadat~0_combout\ : std_logic;
SIGNAL \sound|aud_dadat~q\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \ledr[1]~reg0feeder_combout\ : std_logic;
SIGNAL \ledr[1]~reg0_q\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~q\ : std_logic;
SIGNAL \WM8731|LessThan1~1_combout\ : std_logic;
SIGNAL \WM8731|clk_i2c~q\ : std_logic;
SIGNAL \WM8731|i2c_scl~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_scl~q\ : std_logic;
SIGNAL \sound|aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL aud_mono : std_logic_vector(31 DOWNTO 0);
SIGNAL WM_i2c_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \sound|data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \WM8731|clk_prs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \sound|da_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \WM8731|data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[3]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs[8]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~12_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~11_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~10_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~9_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~1_combout\ : std_logic;
SIGNAL ALT_INV_bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~3_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_busy~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL ALT_INV_WM_i2c_data : std_logic_vector(12 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_sda~1_combout\ : std_logic;
SIGNAL \ALT_INV_WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~111_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~110_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~109_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~108_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~107_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~106_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~104_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~103_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~102_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~101_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~100_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~99_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~97_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~96_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~95_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~94_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~93_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~92_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~90_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~89_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~88_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~87_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~86_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~85_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~83_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~82_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~81_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~80_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~79_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~78_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~76_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~75_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~74_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~73_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~72_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~71_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~69_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~68_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~67_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~66_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~65_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~64_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~62_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~61_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~60_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~59_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~58_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~57_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~55_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~54_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~53_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~52_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~51_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~50_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~48_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~47_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~46_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~45_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~44_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~43_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~41_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~40_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~39_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~38_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~37_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~36_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~34_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~33_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~32_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~31_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~30_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~29_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~27_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~26_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~25_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~24_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~23_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~22_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~20_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~19_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~18_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~17_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~16_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~15_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~13_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~12_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~11_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~10_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~9_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~8_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~6_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~5_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~4_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~3_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_aud_mono~1_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_data_index~5_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st5~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_ack_en~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sound|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_i2c~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \sound|ALT_INV_da_data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \sound|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_sample_flag~q\ : std_logic;
SIGNAL \sound|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_aud_dadat~q\ : std_logic;
SIGNAL \sound|ALT_INV_aud_dalr~q\ : std_logic;
SIGNAL \sound|ALT_INV_aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs\ : std_logic_vector(8 DOWNTO 0);

BEGIN

AUD_BCLK <= ww_AUD_BCLK;
AUD_XCK <= ww_AUD_XCK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_clock_50 <= clock_50;
ww_key <= key;
ledr <= ww_ledr;
ww_sw <= sw;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clock_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(5);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\WM8731|ALT_INV_get_ack~DUPLICATE_q\ <= NOT \WM8731|get_ack~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st2~DUPLICATE_q\;
\sound|ALT_INV_data_index[3]~DUPLICATE_q\ <= NOT \sound|data_index[3]~DUPLICATE_q\;
\sound|ALT_INV_data_index[2]~DUPLICATE_q\ <= NOT \sound|data_index[2]~DUPLICATE_q\;
\sound|ALT_INV_data_index[1]~DUPLICATE_q\ <= NOT \sound|data_index[1]~DUPLICATE_q\;
\WM8731|ALT_INV_clk_prs[8]~DUPLICATE_q\ <= NOT \WM8731|clk_prs[8]~DUPLICATE_q\;
\WM8731|ALT_INV_clk_prs[2]~DUPLICATE_q\ <= NOT \WM8731|clk_prs[2]~DUPLICATE_q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_key[3]~input_o\ <= NOT \key[3]~input_o\;
\ALT_INV_key[2]~input_o\ <= NOT \key[2]~input_o\;
\ALT_INV_sw[8]~input_o\ <= NOT \sw[8]~input_o\;
\ALT_INV_sw[7]~input_o\ <= NOT \sw[7]~input_o\;
\ALT_INV_FPGA_I2C_SDAT~input_o\ <= NOT \FPGA_I2C_SDAT~input_o\;
\WM8731|ALT_INV_data_index~12_combout\ <= NOT \WM8731|data_index~12_combout\;
\WM8731|ALT_INV_data_index~11_combout\ <= NOT \WM8731|data_index~11_combout\;
\WM8731|ALT_INV_data_index~10_combout\ <= NOT \WM8731|data_index~10_combout\;
\WM8731|ALT_INV_data_index[0]~9_combout\ <= NOT \WM8731|data_index[0]~9_combout\;
\WM8731|ALT_INV_get_ack~2_combout\ <= NOT \WM8731|get_ack~2_combout\;
\WM8731|ALT_INV_get_ack~1_combout\ <= NOT \WM8731|get_ack~1_combout\;
ALT_INV_bitprsc(1) <= NOT bitprsc(1);
ALT_INV_bitprsc(0) <= NOT bitprsc(0);
ALT_INV_bitprsc(2) <= NOT bitprsc(2);
\ALT_INV_LessThan1~3_combout\ <= NOT \LessThan1~3_combout\;
\ALT_INV_LessThan1~2_combout\ <= NOT \LessThan1~2_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\WM8731|ALT_INV_Add1~1_combout\ <= NOT \WM8731|Add1~1_combout\;
\WM8731|ALT_INV_Add1~0_combout\ <= NOT \WM8731|Add1~0_combout\;
\WM8731|ALT_INV_data_index[0]~3_combout\ <= NOT \WM8731|data_index[0]~3_combout\;
\WM8731|ALT_INV_WideOr2~0_combout\ <= NOT \WM8731|WideOr2~0_combout\;
\WM8731|ALT_INV_data_index[0]~2_combout\ <= NOT \WM8731|data_index[0]~2_combout\;
\WM8731|ALT_INV_i2c_busy~q\ <= NOT \WM8731|i2c_busy~q\;
\WM8731|ALT_INV_data_index[0]~1_combout\ <= NOT \WM8731|data_index[0]~1_combout\;
\WM8731|ALT_INV_data_index[0]~0_combout\ <= NOT \WM8731|data_index[0]~0_combout\;
\WM8731|ALT_INV_Selector25~0_combout\ <= NOT \WM8731|Selector25~0_combout\;
\WM8731|ALT_INV_Mux1~4_combout\ <= NOT \WM8731|Mux1~4_combout\;
\WM8731|ALT_INV_data_index\(3) <= NOT \WM8731|data_index\(3);
\WM8731|ALT_INV_data_index\(2) <= NOT \WM8731|data_index\(2);
\WM8731|ALT_INV_Mux1~3_combout\ <= NOT \WM8731|Mux1~3_combout\;
ALT_INV_WM_i2c_data(12) <= NOT WM_i2c_data(12);
\WM8731|ALT_INV_Mux1~2_combout\ <= NOT \WM8731|Mux1~2_combout\;
ALT_INV_WM_i2c_data(11) <= NOT WM_i2c_data(11);
ALT_INV_WM_i2c_data(10) <= NOT WM_i2c_data(10);
ALT_INV_WM_i2c_data(9) <= NOT WM_i2c_data(9);
\WM8731|ALT_INV_Mux1~1_combout\ <= NOT \WM8731|Mux1~1_combout\;
ALT_INV_WM_i2c_data(4) <= NOT WM_i2c_data(4);
\WM8731|ALT_INV_Mux1~0_combout\ <= NOT \WM8731|Mux1~0_combout\;
\WM8731|ALT_INV_data_index\(1) <= NOT \WM8731|data_index\(1);
\WM8731|ALT_INV_data_index\(0) <= NOT \WM8731|data_index\(0);
ALT_INV_WM_i2c_data(3) <= NOT WM_i2c_data(3);
ALT_INV_WM_i2c_data(2) <= NOT WM_i2c_data(2);
ALT_INV_WM_i2c_data(1) <= NOT WM_i2c_data(1);
ALT_INV_WM_i2c_data(0) <= NOT WM_i2c_data(0);
\WM8731|ALT_INV_i2c_fsm~22_combout\ <= NOT \WM8731|i2c_fsm~22_combout\;
\WM8731|ALT_INV_i2c_fsm.st8~q\ <= NOT \WM8731|i2c_fsm.st8~q\;
\WM8731|ALT_INV_i2c_fsm~20_combout\ <= NOT \WM8731|i2c_fsm~20_combout\;
\WM8731|ALT_INV_i2c_sda~1_combout\ <= NOT \WM8731|i2c_sda~1_combout\;
\ALT_INV_WM_i2c_send_flag~q\ <= NOT \WM_i2c_send_flag~q\;
\WM8731|ALT_INV_get_ack~q\ <= NOT \WM8731|get_ack~q\;
\WM8731|ALT_INV_i2c_fsm~14_combout\ <= NOT \WM8731|i2c_fsm~14_combout\;
\WM8731|ALT_INV_Equal0~0_combout\ <= NOT \WM8731|Equal0~0_combout\;
\ALT_INV_aud_mono~111_combout\ <= NOT \aud_mono~111_combout\;
\ALT_INV_aud_mono~110_combout\ <= NOT \aud_mono~110_combout\;
\ALT_INV_aud_mono~109_combout\ <= NOT \aud_mono~109_combout\;
\ALT_INV_aud_mono~108_combout\ <= NOT \aud_mono~108_combout\;
\ALT_INV_aud_mono~107_combout\ <= NOT \aud_mono~107_combout\;
\ALT_INV_aud_mono~106_combout\ <= NOT \aud_mono~106_combout\;
\ALT_INV_aud_mono~104_combout\ <= NOT \aud_mono~104_combout\;
\ALT_INV_aud_mono~103_combout\ <= NOT \aud_mono~103_combout\;
\ALT_INV_aud_mono~102_combout\ <= NOT \aud_mono~102_combout\;
\ALT_INV_aud_mono~101_combout\ <= NOT \aud_mono~101_combout\;
\ALT_INV_aud_mono~100_combout\ <= NOT \aud_mono~100_combout\;
\ALT_INV_aud_mono~99_combout\ <= NOT \aud_mono~99_combout\;
\ALT_INV_aud_mono~97_combout\ <= NOT \aud_mono~97_combout\;
\ALT_INV_aud_mono~96_combout\ <= NOT \aud_mono~96_combout\;
\ALT_INV_aud_mono~95_combout\ <= NOT \aud_mono~95_combout\;
\ALT_INV_aud_mono~94_combout\ <= NOT \aud_mono~94_combout\;
\ALT_INV_aud_mono~93_combout\ <= NOT \aud_mono~93_combout\;
\ALT_INV_aud_mono~92_combout\ <= NOT \aud_mono~92_combout\;
\ALT_INV_aud_mono~90_combout\ <= NOT \aud_mono~90_combout\;
\ALT_INV_aud_mono~89_combout\ <= NOT \aud_mono~89_combout\;
\ALT_INV_aud_mono~88_combout\ <= NOT \aud_mono~88_combout\;
\ALT_INV_aud_mono~87_combout\ <= NOT \aud_mono~87_combout\;
\ALT_INV_aud_mono~86_combout\ <= NOT \aud_mono~86_combout\;
\ALT_INV_aud_mono~85_combout\ <= NOT \aud_mono~85_combout\;
\ALT_INV_aud_mono~83_combout\ <= NOT \aud_mono~83_combout\;
\ALT_INV_aud_mono~82_combout\ <= NOT \aud_mono~82_combout\;
\ALT_INV_aud_mono~81_combout\ <= NOT \aud_mono~81_combout\;
\ALT_INV_aud_mono~80_combout\ <= NOT \aud_mono~80_combout\;
\ALT_INV_aud_mono~79_combout\ <= NOT \aud_mono~79_combout\;
\ALT_INV_aud_mono~78_combout\ <= NOT \aud_mono~78_combout\;
\ALT_INV_aud_mono~76_combout\ <= NOT \aud_mono~76_combout\;
\ALT_INV_aud_mono~75_combout\ <= NOT \aud_mono~75_combout\;
\ALT_INV_aud_mono~74_combout\ <= NOT \aud_mono~74_combout\;
\ALT_INV_aud_mono~73_combout\ <= NOT \aud_mono~73_combout\;
\ALT_INV_aud_mono~72_combout\ <= NOT \aud_mono~72_combout\;
\ALT_INV_aud_mono~71_combout\ <= NOT \aud_mono~71_combout\;
\ALT_INV_aud_mono~69_combout\ <= NOT \aud_mono~69_combout\;
\ALT_INV_aud_mono~68_combout\ <= NOT \aud_mono~68_combout\;
\ALT_INV_aud_mono~67_combout\ <= NOT \aud_mono~67_combout\;
\ALT_INV_aud_mono~66_combout\ <= NOT \aud_mono~66_combout\;
\ALT_INV_aud_mono~65_combout\ <= NOT \aud_mono~65_combout\;
\ALT_INV_aud_mono~64_combout\ <= NOT \aud_mono~64_combout\;
\ALT_INV_aud_mono~62_combout\ <= NOT \aud_mono~62_combout\;
\ALT_INV_aud_mono~61_combout\ <= NOT \aud_mono~61_combout\;
\ALT_INV_aud_mono~60_combout\ <= NOT \aud_mono~60_combout\;
\ALT_INV_aud_mono~59_combout\ <= NOT \aud_mono~59_combout\;
\ALT_INV_aud_mono~58_combout\ <= NOT \aud_mono~58_combout\;
\ALT_INV_aud_mono~57_combout\ <= NOT \aud_mono~57_combout\;
\ALT_INV_aud_mono~55_combout\ <= NOT \aud_mono~55_combout\;
\ALT_INV_aud_mono~54_combout\ <= NOT \aud_mono~54_combout\;
\ALT_INV_aud_mono~53_combout\ <= NOT \aud_mono~53_combout\;
\ALT_INV_aud_mono~52_combout\ <= NOT \aud_mono~52_combout\;
\ALT_INV_aud_mono~51_combout\ <= NOT \aud_mono~51_combout\;
\ALT_INV_aud_mono~50_combout\ <= NOT \aud_mono~50_combout\;
\ALT_INV_aud_mono~48_combout\ <= NOT \aud_mono~48_combout\;
\ALT_INV_aud_mono~47_combout\ <= NOT \aud_mono~47_combout\;
\ALT_INV_aud_mono~46_combout\ <= NOT \aud_mono~46_combout\;
\ALT_INV_aud_mono~45_combout\ <= NOT \aud_mono~45_combout\;
\ALT_INV_aud_mono~44_combout\ <= NOT \aud_mono~44_combout\;
\ALT_INV_aud_mono~43_combout\ <= NOT \aud_mono~43_combout\;
\ALT_INV_aud_mono~41_combout\ <= NOT \aud_mono~41_combout\;
\ALT_INV_aud_mono~40_combout\ <= NOT \aud_mono~40_combout\;
\ALT_INV_aud_mono~39_combout\ <= NOT \aud_mono~39_combout\;
\ALT_INV_aud_mono~38_combout\ <= NOT \aud_mono~38_combout\;
\ALT_INV_aud_mono~37_combout\ <= NOT \aud_mono~37_combout\;
\ALT_INV_aud_mono~36_combout\ <= NOT \aud_mono~36_combout\;
\ALT_INV_aud_mono~34_combout\ <= NOT \aud_mono~34_combout\;
\ALT_INV_aud_mono~33_combout\ <= NOT \aud_mono~33_combout\;
\ALT_INV_aud_mono~32_combout\ <= NOT \aud_mono~32_combout\;
\ALT_INV_aud_mono~31_combout\ <= NOT \aud_mono~31_combout\;
\ALT_INV_aud_mono~30_combout\ <= NOT \aud_mono~30_combout\;
\ALT_INV_aud_mono~29_combout\ <= NOT \aud_mono~29_combout\;
\ALT_INV_aud_mono~27_combout\ <= NOT \aud_mono~27_combout\;
\ALT_INV_aud_mono~26_combout\ <= NOT \aud_mono~26_combout\;
\ALT_INV_aud_mono~25_combout\ <= NOT \aud_mono~25_combout\;
\ALT_INV_aud_mono~24_combout\ <= NOT \aud_mono~24_combout\;
\ALT_INV_aud_mono~23_combout\ <= NOT \aud_mono~23_combout\;
\ALT_INV_aud_mono~22_combout\ <= NOT \aud_mono~22_combout\;
\ALT_INV_aud_mono~20_combout\ <= NOT \aud_mono~20_combout\;
\ALT_INV_aud_mono~19_combout\ <= NOT \aud_mono~19_combout\;
\ALT_INV_aud_mono~18_combout\ <= NOT \aud_mono~18_combout\;
\ALT_INV_aud_mono~17_combout\ <= NOT \aud_mono~17_combout\;
\ALT_INV_aud_mono~16_combout\ <= NOT \aud_mono~16_combout\;
\ALT_INV_aud_mono~15_combout\ <= NOT \aud_mono~15_combout\;
\ALT_INV_aud_mono~13_combout\ <= NOT \aud_mono~13_combout\;
\ALT_INV_aud_mono~12_combout\ <= NOT \aud_mono~12_combout\;
\ALT_INV_aud_mono~11_combout\ <= NOT \aud_mono~11_combout\;
\ALT_INV_aud_mono~10_combout\ <= NOT \aud_mono~10_combout\;
\ALT_INV_aud_mono~9_combout\ <= NOT \aud_mono~9_combout\;
\ALT_INV_aud_mono~8_combout\ <= NOT \aud_mono~8_combout\;
\ALT_INV_aud_mono~6_combout\ <= NOT \aud_mono~6_combout\;
\ALT_INV_aud_mono~5_combout\ <= NOT \aud_mono~5_combout\;
\ALT_INV_aud_mono~4_combout\ <= NOT \aud_mono~4_combout\;
\ALT_INV_aud_mono~3_combout\ <= NOT \aud_mono~3_combout\;
\ALT_INV_aud_mono~2_combout\ <= NOT \aud_mono~2_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3);
\ALT_INV_aud_mono~1_combout\ <= NOT \aud_mono~1_combout\;
\ALT_INV_aud_mono~0_combout\ <= NOT \aud_mono~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4);
\sound|ALT_INV_data_index~5_combout\ <= NOT \sound|data_index~5_combout\;
\WM8731|ALT_INV_LessThan1~0_combout\ <= NOT \WM8731|LessThan1~0_combout\;
\WM8731|ALT_INV_i2c_clk_en~0_combout\ <= NOT \WM8731|i2c_clk_en~0_combout\;
\WM8731|ALT_INV_i2c_fsm.st4~q\ <= NOT \WM8731|i2c_fsm.st4~q\;
\WM8731|ALT_INV_i2c_fsm.st0~q\ <= NOT \WM8731|i2c_fsm.st0~q\;
\WM8731|ALT_INV_i2c_fsm.st6~q\ <= NOT \WM8731|i2c_fsm.st6~q\;
\WM8731|ALT_INV_i2c_fsm.st1~q\ <= NOT \WM8731|i2c_fsm.st1~q\;
\WM8731|ALT_INV_WideNor0~combout\ <= NOT \WM8731|WideNor0~combout\;
\WM8731|ALT_INV_i2c_fsm.st7~q\ <= NOT \WM8731|i2c_fsm.st7~q\;
\WM8731|ALT_INV_i2c_fsm.st5~q\ <= NOT \WM8731|i2c_fsm.st5~q\;
\WM8731|ALT_INV_i2c_fsm.st3~q\ <= NOT \WM8731|i2c_fsm.st3~q\;
\WM8731|ALT_INV_ack_en~q\ <= NOT \WM8731|ack_en~q\;
\WM8731|ALT_INV_i2c_fsm.st2~q\ <= NOT \WM8731|i2c_fsm.st2~q\;
\WM8731|ALT_INV_clk_en~q\ <= NOT \WM8731|clk_en~q\;
\sound|ALT_INV_data_index~0_combout\ <= NOT \sound|data_index~0_combout\;
\sound|ALT_INV_data_index\(4) <= NOT \sound|data_index\(4);
\sound|ALT_INV_LessThan0~0_combout\ <= NOT \sound|LessThan0~0_combout\;
\WM8731|ALT_INV_clk_i2c~q\ <= NOT \WM8731|clk_i2c~q\;
\WM8731|ALT_INV_i2c_clk_en~q\ <= NOT \WM8731|i2c_clk_en~q\;
\sound|ALT_INV_Mux0~4_combout\ <= NOT \sound|Mux0~4_combout\;
\sound|ALT_INV_data_index\(3) <= NOT \sound|data_index\(3);
\sound|ALT_INV_data_index\(0) <= NOT \sound|data_index\(0);
\sound|ALT_INV_Mux0~3_combout\ <= NOT \sound|Mux0~3_combout\;
\sound|ALT_INV_da_data_out\(15) <= NOT \sound|da_data_out\(15);
\sound|ALT_INV_da_data_out\(13) <= NOT \sound|da_data_out\(13);
\sound|ALT_INV_da_data_out\(11) <= NOT \sound|da_data_out\(11);
\sound|ALT_INV_da_data_out\(25) <= NOT \sound|da_data_out\(25);
\sound|ALT_INV_Mux0~2_combout\ <= NOT \sound|Mux0~2_combout\;
\sound|ALT_INV_da_data_out\(14) <= NOT \sound|da_data_out\(14);
\sound|ALT_INV_da_data_out\(12) <= NOT \sound|da_data_out\(12);
\sound|ALT_INV_da_data_out\(10) <= NOT \sound|da_data_out\(10);
\sound|ALT_INV_da_data_out\(24) <= NOT \sound|da_data_out\(24);
\sound|ALT_INV_Mux0~1_combout\ <= NOT \sound|Mux0~1_combout\;
\sound|ALT_INV_da_data_out\(23) <= NOT \sound|da_data_out\(23);
\sound|ALT_INV_da_data_out\(21) <= NOT \sound|da_data_out\(21);
\sound|ALT_INV_da_data_out\(19) <= NOT \sound|da_data_out\(19);
\sound|ALT_INV_da_data_out\(17) <= NOT \sound|da_data_out\(17);
\sound|ALT_INV_Mux0~0_combout\ <= NOT \sound|Mux0~0_combout\;
\sound|ALT_INV_data_index\(2) <= NOT \sound|data_index\(2);
\sound|ALT_INV_data_index\(1) <= NOT \sound|data_index\(1);
\sound|ALT_INV_da_data_out\(22) <= NOT \sound|da_data_out\(22);
\sound|ALT_INV_da_data_out\(20) <= NOT \sound|da_data_out\(20);
\sound|ALT_INV_da_data_out\(18) <= NOT \sound|da_data_out\(18);
\sound|ALT_INV_da_data_out\(0) <= NOT \sound|da_data_out\(0);
\sound|ALT_INV_sample_flag~q\ <= NOT \sound|sample_flag~q\;
\sound|ALT_INV_clk_en~q\ <= NOT \sound|clk_en~q\;
\sound|ALT_INV_aud_dadat~q\ <= NOT \sound|aud_dadat~q\;
\sound|ALT_INV_aud_dalr~q\ <= NOT \sound|aud_dalr~q\;
\sound|ALT_INV_aud_prscl\(0) <= NOT \sound|aud_prscl\(0);
ALT_INV_read_addr(15) <= NOT read_addr(15);
ALT_INV_read_addr(16) <= NOT read_addr(16);
ALT_INV_read_addr(14) <= NOT read_addr(14);
ALT_INV_read_addr(13) <= NOT read_addr(13);
ALT_INV_read_addr(12) <= NOT read_addr(12);
ALT_INV_read_addr(11) <= NOT read_addr(11);
ALT_INV_read_addr(10) <= NOT read_addr(10);
ALT_INV_read_addr(9) <= NOT read_addr(9);
ALT_INV_read_addr(8) <= NOT read_addr(8);
ALT_INV_read_addr(7) <= NOT read_addr(7);
ALT_INV_read_addr(6) <= NOT read_addr(6);
ALT_INV_read_addr(5) <= NOT read_addr(5);
ALT_INV_read_addr(4) <= NOT read_addr(4);
ALT_INV_read_addr(3) <= NOT read_addr(3);
ALT_INV_read_addr(2) <= NOT read_addr(2);
ALT_INV_read_addr(1) <= NOT read_addr(1);
ALT_INV_read_addr(0) <= NOT read_addr(0);
ALT_INV_read_addr(17) <= NOT read_addr(17);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\WM8731|ALT_INV_clk_prs\(8) <= NOT \WM8731|clk_prs\(8);
\WM8731|ALT_INV_clk_prs\(7) <= NOT \WM8731|clk_prs\(7);
\WM8731|ALT_INV_clk_prs\(5) <= NOT \WM8731|clk_prs\(5);
\WM8731|ALT_INV_clk_prs\(4) <= NOT \WM8731|clk_prs\(4);
\WM8731|ALT_INV_clk_prs\(3) <= NOT \WM8731|clk_prs\(3);
\WM8731|ALT_INV_clk_prs\(6) <= NOT \WM8731|clk_prs\(6);
\WM8731|ALT_INV_clk_prs\(0) <= NOT \WM8731|clk_prs\(0);
\WM8731|ALT_INV_clk_prs\(1) <= NOT \WM8731|clk_prs\(1);
\WM8731|ALT_INV_clk_prs\(2) <= NOT \WM8731|clk_prs\(2);
\sound|ALT_INV_aud_prscl\(6) <= NOT \sound|aud_prscl\(6);
\sound|ALT_INV_aud_prscl\(5) <= NOT \sound|aud_prscl\(5);
\sound|ALT_INV_aud_prscl\(4) <= NOT \sound|aud_prscl\(4);
\sound|ALT_INV_aud_prscl\(3) <= NOT \sound|aud_prscl\(3);
\sound|ALT_INV_aud_prscl\(2) <= NOT \sound|aud_prscl\(2);
\sound|ALT_INV_aud_prscl\(1) <= NOT \sound|aud_prscl\(1);
\sound|ALT_INV_aud_prscl\(7) <= NOT \sound|aud_prscl\(7);
\sound|ALT_INV_aud_prscl\(8) <= NOT \sound|aud_prscl\(8);

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound|aud_dalr~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound|aud_dadat~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X52_Y0_N2
\ledr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(0));

-- Location: IOOBUF_X52_Y0_N19
\ledr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(1));

-- Location: IOOBUF_X60_Y0_N2
\ledr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(2));

-- Location: IOOBUF_X80_Y0_N2
\ledr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(3));

-- Location: IOOBUF_X60_Y0_N19
\ledr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(4));

-- Location: IOOBUF_X80_Y0_N19
\ledr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(5));

-- Location: IOOBUF_X84_Y0_N2
\ledr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(6));

-- Location: IOOBUF_X89_Y6_N5
\ledr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(7));

-- Location: IOOBUF_X89_Y8_N5
\ledr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(8));

-- Location: IOOBUF_X89_Y6_N22
\ledr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(9));

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_scl~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_sda~reg0_q\,
	oe => \WM8731|i2c_sda~en_q\,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G5
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);

-- Location: LABCELL_X16_Y9_N0
\WM8731|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~9_sumout\ = SUM(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))
-- \WM8731|Add0~10\ = CARRY(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(0),
	cin => GND,
	sumout => \WM8731|Add0~9_sumout\,
	cout => \WM8731|Add0~10\);

-- Location: FF_X16_Y9_N26
\WM8731|clk_prs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~33_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(8));

-- Location: LABCELL_X16_Y9_N21
\WM8731|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~29_sumout\ = SUM(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))
-- \WM8731|Add0~30\ = CARRY(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(7),
	cin => \WM8731|Add0~14\,
	sumout => \WM8731|Add0~29_sumout\,
	cout => \WM8731|Add0~30\);

-- Location: LABCELL_X16_Y9_N24
\WM8731|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~33_sumout\ = SUM(( \WM8731|clk_prs\(8) ) + ( GND ) + ( \WM8731|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(8),
	cin => \WM8731|Add0~30\,
	sumout => \WM8731|Add0~33_sumout\);

-- Location: FF_X16_Y9_N25
\WM8731|clk_prs[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~33_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs[8]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N33
\WM8731|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~0_combout\ = ( \WM8731|clk_prs\(4) & ( (\WM8731|clk_prs\(6) & (\WM8731|clk_prs\(5) & \WM8731|clk_prs\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(6),
	datab => \WM8731|ALT_INV_clk_prs\(5),
	datac => \WM8731|ALT_INV_clk_prs\(3),
	dataf => \WM8731|ALT_INV_clk_prs\(4),
	combout => \WM8731|LessThan1~0_combout\);

-- Location: LABCELL_X16_Y9_N57
\WM8731|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan0~0_combout\ = ( \WM8731|clk_prs\(7) & ( \WM8731|clk_prs\(2) & ( (\WM8731|LessThan1~0_combout\) # (\WM8731|clk_prs[8]~DUPLICATE_q\) ) ) ) # ( !\WM8731|clk_prs\(7) & ( \WM8731|clk_prs\(2) & ( \WM8731|clk_prs[8]~DUPLICATE_q\ ) ) ) # ( 
-- \WM8731|clk_prs\(7) & ( !\WM8731|clk_prs\(2) & ( ((\WM8731|clk_prs\(1) & \WM8731|LessThan1~0_combout\)) # (\WM8731|clk_prs[8]~DUPLICATE_q\) ) ) ) # ( !\WM8731|clk_prs\(7) & ( !\WM8731|clk_prs\(2) & ( \WM8731|clk_prs[8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110101111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(1),
	datac => \WM8731|ALT_INV_clk_prs[8]~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_LessThan1~0_combout\,
	datae => \WM8731|ALT_INV_clk_prs\(7),
	dataf => \WM8731|ALT_INV_clk_prs\(2),
	combout => \WM8731|LessThan0~0_combout\);

-- Location: FF_X16_Y9_N1
\WM8731|clk_prs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~9_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(0));

-- Location: LABCELL_X16_Y9_N3
\WM8731|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~5_sumout\ = SUM(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))
-- \WM8731|Add0~6\ = CARRY(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(1),
	cin => \WM8731|Add0~10\,
	sumout => \WM8731|Add0~5_sumout\,
	cout => \WM8731|Add0~6\);

-- Location: FF_X16_Y9_N5
\WM8731|clk_prs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~5_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(1));

-- Location: LABCELL_X16_Y9_N6
\WM8731|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~1_sumout\ = SUM(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))
-- \WM8731|Add0~2\ = CARRY(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(2),
	cin => \WM8731|Add0~6\,
	sumout => \WM8731|Add0~1_sumout\,
	cout => \WM8731|Add0~2\);

-- Location: FF_X16_Y9_N8
\WM8731|clk_prs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~1_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(2));

-- Location: LABCELL_X16_Y9_N9
\WM8731|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~17_sumout\ = SUM(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))
-- \WM8731|Add0~18\ = CARRY(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(3),
	cin => \WM8731|Add0~2\,
	sumout => \WM8731|Add0~17_sumout\,
	cout => \WM8731|Add0~18\);

-- Location: FF_X16_Y9_N11
\WM8731|clk_prs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~17_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(3));

-- Location: LABCELL_X16_Y9_N12
\WM8731|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~21_sumout\ = SUM(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))
-- \WM8731|Add0~22\ = CARRY(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(4),
	cin => \WM8731|Add0~18\,
	sumout => \WM8731|Add0~21_sumout\,
	cout => \WM8731|Add0~22\);

-- Location: FF_X16_Y9_N13
\WM8731|clk_prs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~21_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(4));

-- Location: LABCELL_X16_Y9_N15
\WM8731|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~25_sumout\ = SUM(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))
-- \WM8731|Add0~26\ = CARRY(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(5),
	cin => \WM8731|Add0~22\,
	sumout => \WM8731|Add0~25_sumout\,
	cout => \WM8731|Add0~26\);

-- Location: FF_X16_Y9_N17
\WM8731|clk_prs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~25_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(5));

-- Location: LABCELL_X16_Y9_N18
\WM8731|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~13_sumout\ = SUM(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))
-- \WM8731|Add0~14\ = CARRY(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(6),
	cin => \WM8731|Add0~26\,
	sumout => \WM8731|Add0~13_sumout\,
	cout => \WM8731|Add0~14\);

-- Location: FF_X16_Y9_N20
\WM8731|clk_prs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~13_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(6));

-- Location: FF_X16_Y9_N23
\WM8731|clk_prs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~29_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(7));

-- Location: FF_X16_Y9_N7
\WM8731|clk_prs[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~1_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs[2]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N48
\WM8731|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~0_combout\ = ( \WM8731|clk_prs\(1) & ( \WM8731|clk_prs\(4) & ( (!\WM8731|clk_prs\(6) & (\WM8731|clk_prs\(3) & (!\WM8731|clk_prs\(8) & \WM8731|clk_prs\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(6),
	datab => \WM8731|ALT_INV_clk_prs\(3),
	datac => \WM8731|ALT_INV_clk_prs\(8),
	datad => \WM8731|ALT_INV_clk_prs\(5),
	datae => \WM8731|ALT_INV_clk_prs\(1),
	dataf => \WM8731|ALT_INV_clk_prs\(4),
	combout => \WM8731|Equal0~0_combout\);

-- Location: LABCELL_X16_Y9_N45
\WM8731|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~1_combout\ = ( \WM8731|Equal0~0_combout\ & ( (!\WM8731|clk_prs\(7) & (!\WM8731|clk_prs\(0) & \WM8731|clk_prs[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(7),
	datab => \WM8731|ALT_INV_clk_prs\(0),
	datad => \WM8731|ALT_INV_clk_prs[2]~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal0~1_combout\);

-- Location: FF_X16_Y9_N46
\WM8731|ack_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|ack_en~q\);

-- Location: LABCELL_X16_Y9_N42
\WM8731|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal1~0_combout\ = ( \WM8731|Equal0~0_combout\ & ( (\WM8731|clk_prs\(7) & (\WM8731|clk_prs\(0) & !\WM8731|clk_prs[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(7),
	datab => \WM8731|ALT_INV_clk_prs\(0),
	datad => \WM8731|ALT_INV_clk_prs[2]~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal1~0_combout\);

-- Location: FF_X16_Y9_N43
\WM8731|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_en~q\);

-- Location: IOIBUF_X36_Y0_N1
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: LABCELL_X19_Y9_N24
\WM8731|i2c_busy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_busy~0_combout\ = ( \WM8731|i2c_busy~q\ & ( \WM8731|i2c_fsm.st0~q\ ) ) # ( \WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\) # (\WM_i2c_send_flag~q\) ) ) ) # ( !\WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( 
-- (\WM_i2c_send_flag~q\ & \WM8731|clk_en~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WM_i2c_send_flag~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datae => \WM8731|ALT_INV_i2c_busy~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_busy~0_combout\);

-- Location: FF_X19_Y9_N25
\WM8731|i2c_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_busy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_busy~q\);

-- Location: IOIBUF_X40_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: LABCELL_X22_Y7_N0
\WM_i2c_send_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_send_flag~0_combout\ = ( \WM_i2c_send_flag~q\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[3]~input_o\) # (!\key[1]~input_o\)) ) ) ) # ( !\WM_i2c_send_flag~q\ & ( \key[2]~input_o\ & ( (!\WM8731|i2c_busy~q\ & ((!\key[0]~input_o\) # 
-- ((!\key[3]~input_o\) # (!\key[1]~input_o\)))) ) ) ) # ( \WM_i2c_send_flag~q\ & ( !\key[2]~input_o\ ) ) # ( !\WM_i2c_send_flag~q\ & ( !\key[2]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111111111111111110000000001111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \WM8731|ALT_INV_i2c_busy~q\,
	datae => \ALT_INV_WM_i2c_send_flag~q\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_send_flag~0_combout\);

-- Location: FF_X22_Y7_N2
WM_i2c_send_flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_send_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM_i2c_send_flag~q\);

-- Location: FF_X19_Y9_N44
\WM8731|get_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|get_ack~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|get_ack~q\);

-- Location: LABCELL_X18_Y9_N3
\WM8731|i2c_fsm~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~14_combout\ = ( \WM8731|i2c_fsm.st3~q\ & ( !\WM8731|ack_en~q\ ) ) # ( !\WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_fsm.st7~q\ & ((!\WM8731|i2c_fsm.st5~q\ & ((!\WM8731|clk_en~q\))) # (\WM8731|i2c_fsm.st5~q\ & (!\WM8731|ack_en~q\)))) # 
-- (\WM8731|i2c_fsm.st7~q\ & (!\WM8731|ack_en~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101010101010110010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|i2c_fsm~14_combout\);

-- Location: LABCELL_X19_Y9_N12
\WM8731|i2c_fsm~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~19_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( (\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st1~q\) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\ & (\WM8731|i2c_fsm~14_combout\ & ((\WM8731|i2c_fsm.st1~q\)))) # (\WM8731|clk_en~q\ & 
-- (((\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st1~q\)) # (\WM_i2c_send_flag~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_fsm~19_combout\);

-- Location: FF_X19_Y9_N13
\WM8731|i2c_fsm.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st1~q\);

-- Location: LABCELL_X19_Y9_N9
\WM8731|i2c_fsm~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~15_combout\ = ( \WM8731|i2c_fsm.st1~q\ & ( ((\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st2~q\)) # (\WM8731|clk_en~q\) ) ) # ( !\WM8731|i2c_fsm.st1~q\ & ( (\WM8731|i2c_fsm.st2~q\ & (((\WM8731|clk_en~q\ & !\WM8731|get_ack~q\)) # 
-- (\WM8731|i2c_fsm~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001111000000000100111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	combout => \WM8731|i2c_fsm~15_combout\);

-- Location: FF_X19_Y9_N11
\WM8731|i2c_fsm.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st2~q\);

-- Location: LABCELL_X18_Y9_N0
\WM8731|i2c_fsm~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~16_combout\ = ( \WM8731|i2c_fsm.st2~q\ & ( (!\WM8731|ack_en~q\ & (((\WM8731|clk_en~q\ & \WM8731|get_ack~DUPLICATE_q\)) # (\WM8731|i2c_fsm.st3~q\))) # (\WM8731|ack_en~q\ & (\WM8731|clk_en~q\ & (\WM8731|get_ack~DUPLICATE_q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st2~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_get_ack~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	combout => \WM8731|i2c_fsm~16_combout\);

-- Location: FF_X18_Y9_N1
\WM8731|i2c_fsm.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st3~q\);

-- Location: LABCELL_X18_Y9_N54
\WM8731|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|WideOr2~0_combout\ = ( !\WM8731|i2c_fsm.st8~q\ & ( (!\WM8731|i2c_fsm.st5~q\ & (!\WM8731|i2c_fsm.st3~q\ & (\WM8731|i2c_fsm.st0~q\ & !\WM8731|i2c_fsm.st7~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	combout => \WM8731|WideOr2~0_combout\);

-- Location: LABCELL_X19_Y9_N33
\WM8731|data_index[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~1_combout\ = ( !\WM8731|i2c_fsm.st2~q\ & ( !\WM8731|i2c_fsm.st6~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	combout => \WM8731|data_index[0]~1_combout\);

-- Location: LABCELL_X19_Y9_N15
\WM8731|data_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~3_combout\ = ( !\WM8731|i2c_fsm.st1~q\ & ( \WM8731|clk_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	combout => \WM8731|data_index[0]~3_combout\);

-- Location: MLABCELL_X21_Y9_N51
\WM8731|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~0_combout\ = !\WM8731|data_index\(0) $ (!\WM8731|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Add1~0_combout\);

-- Location: MLABCELL_X21_Y9_N39
\WM8731|data_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~6_combout\ = ( \WM8731|data_index[0]~3_combout\ & ( \WM8731|Add1~0_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((\WM8731|data_index[0]~2_combout\ & !\WM8731|data_index[0]~1_combout\)) # (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( 
-- !\WM8731|data_index[0]~3_combout\ & ( \WM8731|Add1~0_combout\ ) ) # ( \WM8731|data_index[0]~3_combout\ & ( !\WM8731|Add1~0_combout\ ) ) # ( !\WM8731|data_index[0]~3_combout\ & ( !\WM8731|Add1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_WideOr2~0_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~2_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datae => \WM8731|ALT_INV_data_index[0]~3_combout\,
	dataf => \WM8731|ALT_INV_Add1~0_combout\,
	combout => \WM8731|data_index~6_combout\);

-- Location: LABCELL_X18_Y9_N18
\WM8731|data_index[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~9_combout\ = ( \WM8731|clk_en~q\ & ( \WM8731|data_index[0]~2_combout\ & ( (!\WM8731|i2c_fsm.st4~q\ & (!\WM8731|i2c_fsm.st2~q\ & (!\WM8731|i2c_fsm.st6~q\ & \WM8731|WideOr2~0_combout\))) ) ) ) # ( \WM8731|clk_en~q\ & ( 
-- !\WM8731|data_index[0]~2_combout\ & ( \WM8731|WideOr2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \WM8731|ALT_INV_WideOr2~0_combout\,
	datae => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_data_index[0]~2_combout\,
	combout => \WM8731|data_index[0]~9_combout\);

-- Location: LABCELL_X18_Y9_N12
\WM8731|data_index[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~5_combout\ = ( \WM8731|ack_en~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( ((!\FPGA_I2C_SDAT~input_o\ & !\WM8731|i2c_fsm.st7~q\)) # (\WM8731|data_index[0]~9_combout\) ) ) ) # ( !\WM8731|ack_en~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( 
-- \WM8731|data_index[0]~9_combout\ ) ) ) # ( \WM8731|ack_en~q\ & ( !\WM8731|i2c_fsm.st3~q\ & ( ((!\FPGA_I2C_SDAT~input_o\ & (\WM8731|i2c_fsm.st5~q\ & !\WM8731|i2c_fsm.st7~q\))) # (\WM8731|data_index[0]~9_combout\) ) ) ) # ( !\WM8731|ack_en~q\ & ( 
-- !\WM8731|i2c_fsm.st3~q\ & ( \WM8731|data_index[0]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111010101010101010101010101011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index[0]~9_combout\,
	datab => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datac => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datae => \WM8731|ALT_INV_ack_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|data_index[0]~5_combout\);

-- Location: FF_X21_Y9_N41
\WM8731|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~6_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(1));

-- Location: FF_X19_Y9_N10
\WM8731|i2c_fsm.st2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st2~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y9_N54
\WM8731|data_index~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~10_combout\ = ( !\WM8731|data_index\(0) & ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|data_index\(2) & !\WM8731|data_index\(1)) ) ) ) # ( \WM8731|data_index\(0) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st4~q\ & 
-- !\WM8731|i2c_fsm.st2~DUPLICATE_q\) ) ) ) # ( !\WM8731|data_index\(0) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|data_index\(2) & ((!\WM8731|data_index\(1)) # ((!\WM8731|i2c_fsm.st4~q\ & !\WM8731|i2c_fsm.st2~DUPLICATE_q\)))) # (\WM8731|data_index\(2) & 
-- (((!\WM8731|i2c_fsm.st4~q\ & !\WM8731|i2c_fsm.st2~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010001000111100000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(2),
	datab => \WM8731|ALT_INV_data_index\(1),
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index~10_combout\);

-- Location: LABCELL_X18_Y9_N24
\WM8731|data_index~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~11_combout\ = ( \WM8731|clk_en~q\ & ( \WM8731|data_index~10_combout\ & ( (\WM8731|i2c_fsm.st0~q\ & (!\WM8731|i2c_fsm.st7~q\ & (!\WM8731|i2c_fsm.st4~q\ & !\WM8731|i2c_fsm.st8~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	datae => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_data_index~10_combout\,
	combout => \WM8731|data_index~11_combout\);

-- Location: LABCELL_X18_Y9_N45
\WM8731|data_index~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~12_combout\ = ( \WM8731|data_index~10_combout\ & ( \WM8731|i2c_fsm.st5~q\ ) ) # ( !\WM8731|data_index~10_combout\ & ( (!\WM8731|clk_en~q\ & \WM8731|i2c_fsm.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_data_index~10_combout\,
	combout => \WM8731|data_index~12_combout\);

-- Location: LABCELL_X18_Y9_N6
\WM8731|data_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~8_combout\ = ( \WM8731|data_index\(3) & ( \WM8731|i2c_fsm.st3~q\ ) ) # ( !\WM8731|data_index\(3) & ( \WM8731|i2c_fsm.st3~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & \WM8731|ack_en~q\) ) ) ) # ( \WM8731|data_index\(3) & ( !\WM8731|i2c_fsm.st3~q\ 
-- & ( (!\WM8731|data_index~12_combout\ & (!\WM8731|data_index~11_combout\)) # (\WM8731|data_index~12_combout\ & (((!\WM8731|ack_en~q\) # (\FPGA_I2C_SDAT~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111001100001100000011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index~11_combout\,
	datab => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_data_index~12_combout\,
	datae => \WM8731|ALT_INV_data_index\(3),
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|data_index~8_combout\);

-- Location: FF_X18_Y9_N8
\WM8731|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(3));

-- Location: MLABCELL_X21_Y9_N12
\WM8731|data_index[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~2_combout\ = ( \WM8731|data_index\(1) & ( (!\WM8731|data_index\(3) & \WM8731|i2c_fsm.st4~q\) ) ) # ( !\WM8731|data_index\(1) & ( (!\WM8731|data_index\(3) & (((!\WM8731|data_index\(2) & !\WM8731|data_index\(0))) # 
-- (\WM8731|i2c_fsm.st4~q\))) # (\WM8731|data_index\(3) & (!\WM8731|data_index\(2) & (\WM8731|i2c_fsm.st4~q\ & !\WM8731|data_index\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100100011100000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(2),
	datab => \WM8731|ALT_INV_data_index\(3),
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|data_index[0]~2_combout\);

-- Location: MLABCELL_X21_Y9_N36
\WM8731|data_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~4_combout\ = ( \WM8731|data_index\(0) & ( \WM8731|data_index[0]~3_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((!\WM8731|data_index[0]~1_combout\ & \WM8731|data_index[0]~2_combout\)) # (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( 
-- !\WM8731|data_index\(0) & ( \WM8731|data_index[0]~3_combout\ ) ) # ( \WM8731|data_index\(0) & ( !\WM8731|data_index[0]~3_combout\ ) ) # ( !\WM8731|data_index\(0) & ( !\WM8731|data_index[0]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_WideOr2~0_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~2_combout\,
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index[0]~3_combout\,
	combout => \WM8731|data_index~4_combout\);

-- Location: FF_X21_Y9_N38
\WM8731|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~4_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(0));

-- Location: MLABCELL_X21_Y9_N48
\WM8731|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~1_combout\ = !\WM8731|data_index\(2) $ (((!\WM8731|data_index\(0) & !\WM8731|data_index\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100001111000011110000111100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_data_index\(1),
	datac => \WM8731|ALT_INV_data_index\(2),
	combout => \WM8731|Add1~1_combout\);

-- Location: MLABCELL_X21_Y9_N24
\WM8731|data_index~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~7_combout\ = ( \WM8731|data_index[0]~1_combout\ & ( \WM8731|data_index[0]~2_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((!\WM8731|Add1~1_combout\) # (!\WM8731|data_index[0]~3_combout\)) # (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( 
-- !\WM8731|data_index[0]~1_combout\ & ( \WM8731|data_index[0]~2_combout\ ) ) # ( \WM8731|data_index[0]~1_combout\ & ( !\WM8731|data_index[0]~2_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((!\WM8731|Add1~1_combout\) # (!\WM8731|data_index[0]~3_combout\)) # 
-- (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( !\WM8731|data_index[0]~1_combout\ & ( !\WM8731|data_index[0]~2_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((!\WM8731|Add1~1_combout\) # (!\WM8731|data_index[0]~3_combout\)) # 
-- (\WM8731|data_index[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111101111111111111111111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_WideOr2~0_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datac => \WM8731|ALT_INV_Add1~1_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~3_combout\,
	datae => \WM8731|ALT_INV_data_index[0]~1_combout\,
	dataf => \WM8731|ALT_INV_data_index[0]~2_combout\,
	combout => \WM8731|data_index~7_combout\);

-- Location: FF_X21_Y9_N26
\WM8731|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~7_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(2));

-- Location: MLABCELL_X21_Y9_N9
\WM8731|data_index[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~0_combout\ = ( \WM8731|data_index\(1) & ( (\WM8731|i2c_fsm.st4~q\ & !\WM8731|data_index\(3)) ) ) # ( !\WM8731|data_index\(1) & ( (\WM8731|i2c_fsm.st4~q\ & ((!\WM8731|data_index\(3)) # ((!\WM8731|data_index\(2) & 
-- !\WM8731|data_index\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110000001100100011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(2),
	datab => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datac => \WM8731|ALT_INV_data_index\(3),
	datad => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|data_index[0]~0_combout\);

-- Location: MLABCELL_X21_Y9_N15
\WM8731|get_ack~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~2_combout\ = ( !\WM8731|data_index\(1) & ( (!\WM8731|data_index\(2) & (!\WM8731|data_index\(3) & !\WM8731|data_index\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(2),
	datab => \WM8731|ALT_INV_data_index\(3),
	datad => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|get_ack~2_combout\);

-- Location: LABCELL_X19_Y9_N6
\WM8731|get_ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~1_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|get_ack~q\ & (!\WM8731|clk_en~q\)) # (\WM8731|get_ack~q\ & (((!\WM8731|i2c_fsm.st8~q\ & !\WM8731|i2c_fsm.st1~q\)))) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\ & 
-- !\WM8731|get_ack~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010111000100010001011100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|get_ack~1_combout\);

-- Location: LABCELL_X19_Y9_N42
\WM8731|get_ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~0_combout\ = ( \WM8731|get_ack~q\ & ( \WM8731|get_ack~1_combout\ & ( !\WM8731|i2c_sda~1_combout\ ) ) ) # ( \WM8731|get_ack~q\ & ( !\WM8731|get_ack~1_combout\ ) ) # ( !\WM8731|get_ack~q\ & ( !\WM8731|get_ack~1_combout\ & ( 
-- ((!\WM8731|data_index[0]~1_combout\ & \WM8731|get_ack~2_combout\)) # (\WM8731|data_index[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datad => \WM8731|ALT_INV_get_ack~2_combout\,
	datae => \WM8731|ALT_INV_get_ack~q\,
	dataf => \WM8731|ALT_INV_get_ack~1_combout\,
	combout => \WM8731|get_ack~0_combout\);

-- Location: FF_X19_Y9_N43
\WM8731|get_ack~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|get_ack~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|get_ack~DUPLICATE_q\);

-- Location: LABCELL_X18_Y9_N42
\WM8731|i2c_fsm~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~18_combout\ = ( \WM8731|get_ack~DUPLICATE_q\ & ( (!\WM8731|ack_en~q\ & (((\WM8731|clk_en~q\ & \WM8731|i2c_fsm.st6~q\)) # (\WM8731|i2c_fsm.st7~q\))) # (\WM8731|ack_en~q\ & (\WM8731|clk_en~q\ & (\WM8731|i2c_fsm.st6~q\))) ) ) # ( 
-- !\WM8731|get_ack~DUPLICATE_q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	dataf => \WM8731|ALT_INV_get_ack~DUPLICATE_q\,
	combout => \WM8731|i2c_fsm~18_combout\);

-- Location: FF_X18_Y9_N43
\WM8731|i2c_fsm.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st7~q\);

-- Location: LABCELL_X18_Y9_N30
\WM8731|i2c_fsm~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~25_combout\ = ( \WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st7~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st7~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & 
-- (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st8~q\ & ( !\WM8731|i2c_fsm.st7~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100001000000010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	combout => \WM8731|i2c_fsm~25_combout\);

-- Location: FF_X18_Y9_N32
\WM8731|i2c_fsm.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st8~q\);

-- Location: LABCELL_X19_Y9_N57
\WM8731|i2c_fsm~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~22_combout\ = (!\WM8731|i2c_fsm.st8~q\ & ((\WM_i2c_send_flag~q\) # (\WM8731|i2c_fsm.st0~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	combout => \WM8731|i2c_fsm~22_combout\);

-- Location: LABCELL_X18_Y9_N39
\WM8731|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|WideNor0~combout\ = ( \WM8731|i2c_fsm.st3~q\ ) # ( !\WM8731|i2c_fsm.st3~q\ & ( (\WM8731|i2c_fsm.st5~q\) # (\WM8731|i2c_fsm.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|WideNor0~combout\);

-- Location: LABCELL_X19_Y9_N18
\WM8731|i2c_fsm~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~23_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( \WM8731|WideNor0~combout\ & ( (!\WM8731|ack_en~q\ & (((!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm~22_combout\)))) # (\WM8731|ack_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & ((!\WM8731|clk_en~q\) # 
-- (\WM8731|i2c_fsm~22_combout\)))) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( \WM8731|WideNor0~combout\ & ( (\WM8731|ack_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & ((!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm~22_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st0~q\ & ( 
-- !\WM8731|WideNor0~combout\ & ( (!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm~22_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( !\WM8731|WideNor0~combout\ & ( (\WM8731|clk_en~q\ & \WM8731|i2c_fsm~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101000000010001001110000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm~22_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	dataf => \WM8731|ALT_INV_WideNor0~combout\,
	combout => \WM8731|i2c_fsm~23_combout\);

-- Location: FF_X19_Y9_N20
\WM8731|i2c_fsm.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st0~q\);

-- Location: LABCELL_X19_Y9_N48
\WM8731|i2c_fsm~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~20_combout\ = ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st0~q\ & ((!\WM_i2c_send_flag~q\))) # (\WM8731|i2c_fsm.st0~q\ & (!\WM8731|get_ack~q\)) ) ) ) # ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( 
-- \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st0~q\ & ((!\WM_i2c_send_flag~q\))) # (\WM8731|i2c_fsm.st0~q\ & (!\WM8731|get_ack~q\)) ) ) ) # ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st0~q\ & 
-- ((!\WM_i2c_send_flag~q\))) # (\WM8731|i2c_fsm.st0~q\ & (!\WM8731|get_ack~q\)) ) ) ) # ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st0~q\ & (((!\WM_i2c_send_flag~q\)))) # (\WM8731|i2c_fsm.st0~q\ & 
-- (!\WM8731|get_ack~q\ & (\WM8731|i2c_fsm.st4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111000000100111011100100010011101110010001001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \ALT_INV_WM_i2c_send_flag~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|i2c_fsm~20_combout\);

-- Location: LABCELL_X18_Y9_N48
\WM8731|i2c_fsm~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~24_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & 
-- (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st4~q\ & ( !\WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100001000000010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|i2c_fsm~24_combout\);

-- Location: FF_X18_Y9_N50
\WM8731|i2c_fsm.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st4~q\);

-- Location: LABCELL_X18_Y9_N36
\WM8731|i2c_fsm~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~17_combout\ = ( \WM8731|get_ack~DUPLICATE_q\ & ( (!\WM8731|ack_en~q\ & (((\WM8731|clk_en~q\ & \WM8731|i2c_fsm.st4~q\)) # (\WM8731|i2c_fsm.st5~q\))) # (\WM8731|ack_en~q\ & (\WM8731|clk_en~q\ & (\WM8731|i2c_fsm.st4~q\))) ) ) # ( 
-- !\WM8731|get_ack~DUPLICATE_q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_get_ack~DUPLICATE_q\,
	combout => \WM8731|i2c_fsm~17_combout\);

-- Location: FF_X18_Y9_N37
\WM8731|i2c_fsm.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st5~q\);

-- Location: LABCELL_X18_Y9_N57
\WM8731|i2c_sda~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_sda~1_combout\ = ( !\WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_fsm.st5~q\ & (\WM8731|clk_en~q\ & !\WM8731|i2c_fsm.st7~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|i2c_sda~1_combout\);

-- Location: LABCELL_X18_Y9_N51
\WM8731|i2c_fsm~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~21_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & 
-- (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st6~q\ & ( !\WM8731|i2c_fsm.st5~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datad => \WM8731|ALT_INV_ack_en~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	combout => \WM8731|i2c_fsm~21_combout\);

-- Location: FF_X18_Y9_N53
\WM8731|i2c_fsm.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st6~q\);

-- Location: MLABCELL_X21_Y9_N6
\WM8731|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~0_combout\ = ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( (!\WM8731|data_index\(2) & (!\WM8731|data_index\(0) & \WM8731|data_index\(1))) # (\WM8731|data_index\(2) & ((!\WM8731|data_index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101000000101010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(2),
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(1),
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	combout => \WM8731|Selector25~0_combout\);

-- Location: IOIBUF_X12_Y0_N18
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: LABCELL_X22_Y7_N33
\WM_i2c_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~7_combout\ = ( \sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[1]~input_o\) # (\key[3]~input_o\)) ) ) ) # ( \sw[0]~input_o\ & 
-- ( !\key[2]~input_o\ & ( !\key[0]~input_o\ ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\key[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010101010101010101011111111101011111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~7_combout\);

-- Location: LABCELL_X22_Y7_N6
\WM_i2c_data[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data[12]~1_combout\ = ( \key[0]~input_o\ & ( \key[2]~input_o\ & ( (!\WM8731|i2c_busy~q\ & ((!\key[1]~input_o\) # (!\key[3]~input_o\))) ) ) ) # ( !\key[0]~input_o\ & ( \key[2]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) ) # ( \key[0]~input_o\ & ( 
-- !\key[2]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) ) # ( !\key[0]~input_o\ & ( !\key[2]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \WM8731|ALT_INV_i2c_busy~q\,
	datae => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data[12]~1_combout\);

-- Location: FF_X22_Y7_N34
\WM_i2c_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~7_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(10));

-- Location: LABCELL_X22_Y7_N48
\WM_i2c_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~4_combout\ = ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ & ( (\key[1]~input_o\ & \key[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~4_combout\);

-- Location: FF_X22_Y7_N50
\WM_i2c_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~4_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(3));

-- Location: LABCELL_X22_Y7_N57
\WM_i2c_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~6_combout\ = ( \sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) ) # ( \sw[0]~input_o\ & ( !\key[2]~input_o\ & ( 
-- !\key[0]~input_o\ ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101010101010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~6_combout\);

-- Location: FF_X22_Y7_N58
\WM_i2c_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~6_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(9));

-- Location: LABCELL_X22_Y7_N18
\WM_i2c_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~8_combout\ = ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # ((!\sw[0]~input_o\) # (\key[1]~input_o\)) ) ) # ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\key[1]~input_o\ $ (\sw[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101111111110101010111111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~8_combout\);

-- Location: FF_X21_Y9_N20
\WM_i2c_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \WM_i2c_data~8_combout\,
	sload => VCC,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(11));

-- Location: MLABCELL_X21_Y9_N18
\WM8731|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~2_combout\ = ( WM_i2c_data(11) & ( \WM8731|data_index\(0) & ( (WM_i2c_data(9)) # (\WM8731|data_index\(1)) ) ) ) # ( !WM_i2c_data(11) & ( \WM8731|data_index\(0) & ( (!\WM8731|data_index\(1) & WM_i2c_data(9)) ) ) ) # ( WM_i2c_data(11) & ( 
-- !\WM8731|data_index\(0) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(3)))) # (\WM8731|data_index\(1) & (WM_i2c_data(10))) ) ) ) # ( !WM_i2c_data(11) & ( !\WM8731|data_index\(0) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(3)))) # (\WM8731|data_index\(1) & 
-- (WM_i2c_data(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_WM_i2c_data(10),
	datab => \WM8731|ALT_INV_data_index\(1),
	datac => ALT_INV_WM_i2c_data(3),
	datad => ALT_INV_WM_i2c_data(9),
	datae => ALT_INV_WM_i2c_data(11),
	dataf => \WM8731|ALT_INV_data_index\(0),
	combout => \WM8731|Mux1~2_combout\);

-- Location: LABCELL_X22_Y7_N12
\WM_i2c_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~2_combout\ = ( \sw[0]~input_o\ & ( \key[2]~input_o\ & ( !\key[0]~input_o\ ) ) ) # ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[1]~input_o\) # (!\key[0]~input_o\) ) ) ) # ( \sw[0]~input_o\ & ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # 
-- (\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111101011111010111111010111110101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~2_combout\);

-- Location: FF_X22_Y7_N13
\WM_i2c_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~2_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(1));

-- Location: LABCELL_X22_Y7_N45
\WM_i2c_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~3_combout\ = ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (\key[0]~input_o\ & !\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ & ( \key[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~3_combout\);

-- Location: FF_X21_Y9_N32
\WM_i2c_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \WM_i2c_data~3_combout\,
	sload => VCC,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(2));

-- Location: LABCELL_X22_Y7_N39
\WM_i2c_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~0_combout\ = ( \sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\key[1]~input_o\) ) ) ) # ( \sw[0]~input_o\ & ( !\key[2]~input_o\ & 
-- ( (!\key[0]~input_o\) # (!\key[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~0_combout\);

-- Location: FF_X22_Y7_N40
\WM_i2c_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~0_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(0));

-- Location: MLABCELL_X21_Y9_N30
\WM8731|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~0_combout\ = ( WM_i2c_data(2) & ( WM_i2c_data(0) & ( (!\WM8731|data_index\(0)) # ((!\WM8731|data_index\(1) & ((WM_i2c_data(1)))) # (\WM8731|data_index\(1) & (WM_i2c_data(3)))) ) ) ) # ( !WM_i2c_data(2) & ( WM_i2c_data(0) & ( 
-- (!\WM8731|data_index\(1) & (((!\WM8731|data_index\(0)) # (WM_i2c_data(1))))) # (\WM8731|data_index\(1) & (WM_i2c_data(3) & (\WM8731|data_index\(0)))) ) ) ) # ( WM_i2c_data(2) & ( !WM_i2c_data(0) & ( (!\WM8731|data_index\(1) & (((\WM8731|data_index\(0) & 
-- WM_i2c_data(1))))) # (\WM8731|data_index\(1) & (((!\WM8731|data_index\(0))) # (WM_i2c_data(3)))) ) ) ) # ( !WM_i2c_data(2) & ( !WM_i2c_data(0) & ( (\WM8731|data_index\(0) & ((!\WM8731|data_index\(1) & ((WM_i2c_data(1)))) # (\WM8731|data_index\(1) & 
-- (WM_i2c_data(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_WM_i2c_data(3),
	datab => \WM8731|ALT_INV_data_index\(1),
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => ALT_INV_WM_i2c_data(1),
	datae => ALT_INV_WM_i2c_data(2),
	dataf => ALT_INV_WM_i2c_data(0),
	combout => \WM8731|Mux1~0_combout\);

-- Location: LABCELL_X22_Y7_N21
\WM_i2c_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~5_combout\ = ( \key[2]~input_o\ & ( !\key[0]~input_o\ ) ) # ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~5_combout\);

-- Location: FF_X21_Y9_N47
\WM_i2c_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \WM_i2c_data~5_combout\,
	sload => VCC,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(4));

-- Location: MLABCELL_X21_Y9_N45
\WM8731|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~1_combout\ = ( WM_i2c_data(3) & ( ((WM_i2c_data(4)) # (\WM8731|data_index\(1))) # (\WM8731|data_index\(0)) ) ) # ( !WM_i2c_data(3) & ( (!\WM8731|data_index\(0) & (!\WM8731|data_index\(1) & WM_i2c_data(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_data_index\(1),
	datad => ALT_INV_WM_i2c_data(4),
	dataf => ALT_INV_WM_i2c_data(3),
	combout => \WM8731|Mux1~1_combout\);

-- Location: LABCELL_X22_Y7_N24
\WM_i2c_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~9_combout\ = ( \sw[0]~input_o\ & ( \key[2]~input_o\ & ( \key[0]~input_o\ ) ) ) # ( !\sw[0]~input_o\ & ( \key[2]~input_o\ & ( (\key[1]~input_o\ & (\key[3]~input_o\ & \key[0]~input_o\)) ) ) ) # ( \sw[0]~input_o\ & ( !\key[2]~input_o\ & ( 
-- (!\key[1]~input_o\ & \key[0]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !\key[2]~input_o\ & ( (\key[1]~input_o\ & \key[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100000101000000001000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~9_combout\);

-- Location: FF_X21_Y9_N44
\WM_i2c_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \WM_i2c_data~9_combout\,
	sload => VCC,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(12));

-- Location: MLABCELL_X21_Y9_N42
\WM8731|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~3_combout\ = (!\WM8731|data_index\(0) & (!\WM8731|data_index\(1) & WM_i2c_data(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_data_index\(1),
	datad => ALT_INV_WM_i2c_data(12),
	combout => \WM8731|Mux1~3_combout\);

-- Location: MLABCELL_X21_Y9_N0
\WM8731|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~4_combout\ = ( \WM8731|Mux1~3_combout\ & ( \WM8731|data_index\(3) & ( (\WM8731|data_index\(2)) # (\WM8731|Mux1~2_combout\) ) ) ) # ( !\WM8731|Mux1~3_combout\ & ( \WM8731|data_index\(3) & ( (\WM8731|Mux1~2_combout\ & !\WM8731|data_index\(2)) ) 
-- ) ) # ( \WM8731|Mux1~3_combout\ & ( !\WM8731|data_index\(3) & ( (!\WM8731|data_index\(2) & (\WM8731|Mux1~0_combout\)) # (\WM8731|data_index\(2) & ((\WM8731|Mux1~1_combout\))) ) ) ) # ( !\WM8731|Mux1~3_combout\ & ( !\WM8731|data_index\(3) & ( 
-- (!\WM8731|data_index\(2) & (\WM8731|Mux1~0_combout\)) # (\WM8731|data_index\(2) & ((\WM8731|Mux1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_Mux1~2_combout\,
	datab => \WM8731|ALT_INV_Mux1~0_combout\,
	datac => \WM8731|ALT_INV_data_index\(2),
	datad => \WM8731|ALT_INV_Mux1~1_combout\,
	datae => \WM8731|ALT_INV_Mux1~3_combout\,
	dataf => \WM8731|ALT_INV_data_index\(3),
	combout => \WM8731|Mux1~4_combout\);

-- Location: LABCELL_X19_Y9_N30
\WM8731|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~1_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( ((\WM8731|Mux1~4_combout\ & ((\WM8731|i2c_fsm.st4~q\) # (\WM8731|i2c_fsm.st6~q\)))) # (\WM8731|Selector25~0_combout\) ) ) # ( !\WM8731|i2c_fsm.st0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110111001111110011011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datab => \WM8731|ALT_INV_Selector25~0_combout\,
	datac => \WM8731|ALT_INV_Mux1~4_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|Selector25~1_combout\);

-- Location: FF_X19_Y9_N31
\WM8731|i2c_sda~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector25~1_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~reg0_q\);

-- Location: LABCELL_X19_Y9_N36
\WM8731|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector26~0_combout\ = ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( \WM8731|get_ack~DUPLICATE_q\ & ( (!\WM8731|i2c_fsm.st4~q\ & !\WM8731|i2c_fsm.st6~q\) ) ) ) # ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|get_ack~DUPLICATE_q\ ) ) # ( 
-- !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|get_ack~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_get_ack~DUPLICATE_q\,
	combout => \WM8731|Selector26~0_combout\);

-- Location: FF_X19_Y9_N37
\WM8731|i2c_sda~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector26~0_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~en_q\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y1_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y5_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G6
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X39_Y19_N30
\sound|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~33_sumout\ = SUM(( \sound|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))
-- \sound|Add0~34\ = CARRY(( \sound|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(0),
	cin => GND,
	sumout => \sound|Add0~33_sumout\,
	cout => \sound|Add0~34\);

-- Location: FF_X39_Y19_N32
\sound|aud_prscl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~33_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(0));

-- Location: MLABCELL_X39_Y19_N33
\sound|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~9_sumout\ = SUM(( \sound|aud_prscl\(1) ) + ( GND ) + ( \sound|Add0~34\ ))
-- \sound|Add0~10\ = CARRY(( \sound|aud_prscl\(1) ) + ( GND ) + ( \sound|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(1),
	cin => \sound|Add0~34\,
	sumout => \sound|Add0~9_sumout\,
	cout => \sound|Add0~10\);

-- Location: FF_X39_Y19_N35
\sound|aud_prscl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~9_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(1));

-- Location: MLABCELL_X39_Y19_N36
\sound|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~13_sumout\ = SUM(( \sound|aud_prscl\(2) ) + ( GND ) + ( \sound|Add0~10\ ))
-- \sound|Add0~14\ = CARRY(( \sound|aud_prscl\(2) ) + ( GND ) + ( \sound|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(2),
	cin => \sound|Add0~10\,
	sumout => \sound|Add0~13_sumout\,
	cout => \sound|Add0~14\);

-- Location: FF_X39_Y19_N37
\sound|aud_prscl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~13_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(2));

-- Location: MLABCELL_X39_Y19_N39
\sound|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~17_sumout\ = SUM(( \sound|aud_prscl\(3) ) + ( GND ) + ( \sound|Add0~14\ ))
-- \sound|Add0~18\ = CARRY(( \sound|aud_prscl\(3) ) + ( GND ) + ( \sound|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(3),
	cin => \sound|Add0~14\,
	sumout => \sound|Add0~17_sumout\,
	cout => \sound|Add0~18\);

-- Location: FF_X39_Y19_N41
\sound|aud_prscl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~17_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(3));

-- Location: MLABCELL_X39_Y19_N42
\sound|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~21_sumout\ = SUM(( \sound|aud_prscl\(4) ) + ( GND ) + ( \sound|Add0~18\ ))
-- \sound|Add0~22\ = CARRY(( \sound|aud_prscl\(4) ) + ( GND ) + ( \sound|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(4),
	cin => \sound|Add0~18\,
	sumout => \sound|Add0~21_sumout\,
	cout => \sound|Add0~22\);

-- Location: FF_X39_Y19_N44
\sound|aud_prscl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~21_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(4));

-- Location: MLABCELL_X39_Y19_N45
\sound|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~25_sumout\ = SUM(( \sound|aud_prscl\(5) ) + ( GND ) + ( \sound|Add0~22\ ))
-- \sound|Add0~26\ = CARRY(( \sound|aud_prscl\(5) ) + ( GND ) + ( \sound|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(5),
	cin => \sound|Add0~22\,
	sumout => \sound|Add0~25_sumout\,
	cout => \sound|Add0~26\);

-- Location: FF_X39_Y19_N47
\sound|aud_prscl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~25_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(5));

-- Location: MLABCELL_X39_Y19_N48
\sound|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~29_sumout\ = SUM(( \sound|aud_prscl\(6) ) + ( GND ) + ( \sound|Add0~26\ ))
-- \sound|Add0~30\ = CARRY(( \sound|aud_prscl\(6) ) + ( GND ) + ( \sound|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(6),
	cin => \sound|Add0~26\,
	sumout => \sound|Add0~29_sumout\,
	cout => \sound|Add0~30\);

-- Location: FF_X39_Y19_N50
\sound|aud_prscl[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~29_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(6));

-- Location: MLABCELL_X39_Y19_N51
\sound|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~5_sumout\ = SUM(( \sound|aud_prscl\(7) ) + ( GND ) + ( \sound|Add0~30\ ))
-- \sound|Add0~6\ = CARRY(( \sound|aud_prscl\(7) ) + ( GND ) + ( \sound|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(7),
	cin => \sound|Add0~30\,
	sumout => \sound|Add0~5_sumout\,
	cout => \sound|Add0~6\);

-- Location: FF_X39_Y19_N53
\sound|aud_prscl[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~5_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(7));

-- Location: MLABCELL_X39_Y19_N54
\sound|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~1_sumout\ = SUM(( \sound|aud_prscl\(8) ) + ( GND ) + ( \sound|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(8),
	cin => \sound|Add0~6\,
	sumout => \sound|Add0~1_sumout\);

-- Location: FF_X39_Y19_N56
\sound|aud_prscl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~1_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(8));

-- Location: MLABCELL_X39_Y19_N0
\sound|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|LessThan0~0_combout\ = ( \sound|aud_prscl\(5) & ( \sound|aud_prscl\(3) & ( (\sound|aud_prscl\(4) & \sound|aud_prscl\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound|ALT_INV_aud_prscl\(4),
	datac => \sound|ALT_INV_aud_prscl\(6),
	datae => \sound|ALT_INV_aud_prscl\(5),
	dataf => \sound|ALT_INV_aud_prscl\(3),
	combout => \sound|LessThan0~0_combout\);

-- Location: MLABCELL_X39_Y19_N6
\sound|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|LessThan0~1_combout\ = ( \sound|aud_prscl\(1) & ( ((\sound|aud_prscl\(7) & \sound|LessThan0~0_combout\)) # (\sound|aud_prscl\(8)) ) ) # ( !\sound|aud_prscl\(1) & ( ((\sound|aud_prscl\(7) & (\sound|aud_prscl\(2) & \sound|LessThan0~0_combout\))) # 
-- (\sound|aud_prscl\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_prscl\(7),
	datab => \sound|ALT_INV_aud_prscl\(2),
	datac => \sound|ALT_INV_aud_prscl\(8),
	datad => \sound|ALT_INV_LessThan0~0_combout\,
	dataf => \sound|ALT_INV_aud_prscl\(1),
	combout => \sound|LessThan0~1_combout\);

-- Location: FF_X39_Y19_N58
\sound|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound|LessThan0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|clk_en~q\);

-- Location: FF_X39_Y19_N4
\sound|aud_dalr~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_dalr~DUPLICATE_q\);

-- Location: LABCELL_X37_Y19_N18
\sound|data_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[0]~3_combout\ = ( \sound|data_index~0_combout\ & ( (!\sound|sample_flag~q\) # (!\sound|data_index\(0)) ) ) # ( !\sound|data_index~0_combout\ & ( (!\sound|clk_en~q\ & ((\sound|data_index\(0)))) # (\sound|clk_en~q\ & 
-- ((!\sound|sample_flag~q\) # (!\sound|data_index\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111010000011111111101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_sample_flag~q\,
	datac => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_data_index\(0),
	dataf => \sound|ALT_INV_data_index~0_combout\,
	combout => \sound|data_index[0]~3_combout\);

-- Location: FF_X37_Y19_N20
\sound|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(0));

-- Location: LABCELL_X37_Y19_N6
\sound|data_index[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[1]~1_combout\ = ( \sound|data_index~0_combout\ & ( !\sound|data_index\(0) $ (\sound|data_index\(1)) ) ) # ( !\sound|data_index~0_combout\ & ( (\sound|data_index\(1)) # (\sound|clk_en~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datac => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_data_index\(1),
	dataf => \sound|ALT_INV_data_index~0_combout\,
	combout => \sound|data_index[1]~1_combout\);

-- Location: FF_X37_Y19_N8
\sound|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(1));

-- Location: FF_X37_Y19_N11
\sound|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(2));

-- Location: LABCELL_X37_Y19_N9
\sound|data_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[2]~2_combout\ = ( \sound|clk_en~q\ & ( (!\sound|data_index~0_combout\) # (!\sound|data_index\(2) $ (((\sound|data_index\(1)) # (\sound|data_index\(0))))) ) ) # ( !\sound|clk_en~q\ & ( !\sound|data_index\(2) $ 
-- ((((!\sound|data_index~0_combout\) # (\sound|data_index\(1))) # (\sound|data_index\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011110111000010001111011111111000111101111111100011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datab => \sound|ALT_INV_data_index\(1),
	datac => \sound|ALT_INV_data_index~0_combout\,
	datad => \sound|ALT_INV_data_index\(2),
	dataf => \sound|ALT_INV_clk_en~q\,
	combout => \sound|data_index[2]~2_combout\);

-- Location: FF_X37_Y19_N10
\sound|data_index[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[2]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y19_N54
\sound|data_index[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[3]~4_combout\ = ( \sound|data_index\(3) & ( \sound|clk_en~q\ & ( (((!\sound|data_index~0_combout\) # (\sound|data_index[2]~DUPLICATE_q\)) # (\sound|data_index\(1))) # (\sound|data_index\(0)) ) ) ) # ( !\sound|data_index\(3) & ( 
-- \sound|clk_en~q\ & ( (!\sound|data_index~0_combout\) # ((!\sound|data_index\(0) & (!\sound|data_index\(1) & !\sound|data_index[2]~DUPLICATE_q\))) ) ) ) # ( \sound|data_index\(3) & ( !\sound|clk_en~q\ & ( (((!\sound|data_index~0_combout\) # 
-- (\sound|data_index[2]~DUPLICATE_q\)) # (\sound|data_index\(1))) # (\sound|data_index\(0)) ) ) ) # ( !\sound|data_index\(3) & ( !\sound|clk_en~q\ & ( (!\sound|data_index\(0) & (!\sound|data_index\(1) & (!\sound|data_index[2]~DUPLICATE_q\ & 
-- \sound|data_index~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000111111110111111111111111100000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datab => \sound|ALT_INV_data_index\(1),
	datac => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	datad => \sound|ALT_INV_data_index~0_combout\,
	datae => \sound|ALT_INV_data_index\(3),
	dataf => \sound|ALT_INV_clk_en~q\,
	combout => \sound|data_index[3]~4_combout\);

-- Location: FF_X37_Y19_N55
\sound|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(3));

-- Location: FF_X37_Y19_N56
\sound|data_index[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[3]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y19_N30
\sound|data_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index~5_combout\ = ( !\sound|data_index\(1) & ( (!\sound|data_index[3]~DUPLICATE_q\ & (!\sound|data_index\(2) & !\sound|data_index\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index[3]~DUPLICATE_q\,
	datab => \sound|ALT_INV_data_index\(2),
	datac => \sound|ALT_INV_data_index\(0),
	dataf => \sound|ALT_INV_data_index\(1),
	combout => \sound|data_index~5_combout\);

-- Location: LABCELL_X37_Y19_N21
\sound|data_index[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[4]~6_combout\ = ( \sound|data_index~5_combout\ & ( (!\sound|data_index\(4) & ((\sound|clk_en~q\))) # (\sound|data_index\(4) & (!\sound|sample_flag~q\)) ) ) # ( !\sound|data_index~5_combout\ & ( ((!\sound|sample_flag~q\ & 
-- \sound|clk_en~q\)) # (\sound|data_index\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_sample_flag~q\,
	datab => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_data_index\(4),
	dataf => \sound|ALT_INV_data_index~5_combout\,
	combout => \sound|data_index[4]~6_combout\);

-- Location: FF_X37_Y19_N22
\sound|data_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(4));

-- Location: LABCELL_X37_Y19_N15
\sound|data_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index~0_combout\ = ( \sound|data_index[2]~DUPLICATE_q\ & ( \sound|data_index\(1) & ( \sound|sample_flag~q\ ) ) ) # ( !\sound|data_index[2]~DUPLICATE_q\ & ( \sound|data_index\(1) & ( \sound|sample_flag~q\ ) ) ) # ( 
-- \sound|data_index[2]~DUPLICATE_q\ & ( !\sound|data_index\(1) & ( \sound|sample_flag~q\ ) ) ) # ( !\sound|data_index[2]~DUPLICATE_q\ & ( !\sound|data_index\(1) & ( (\sound|sample_flag~q\ & (((\sound|data_index\(4)) # (\sound|data_index\(3))) # 
-- (\sound|data_index\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datab => \sound|ALT_INV_data_index\(3),
	datac => \sound|ALT_INV_data_index\(4),
	datad => \sound|ALT_INV_sample_flag~q\,
	datae => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	dataf => \sound|ALT_INV_data_index\(1),
	combout => \sound|data_index~0_combout\);

-- Location: MLABCELL_X39_Y19_N9
\sound|sample_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|sample_flag~0_combout\ = ( \sound|data_index~0_combout\ ) # ( !\sound|data_index~0_combout\ & ( (\sound|clk_en~q\ & !\sound|sample_flag~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_sample_flag~q\,
	dataf => \sound|ALT_INV_data_index~0_combout\,
	combout => \sound|sample_flag~0_combout\);

-- Location: FF_X39_Y19_N10
\sound|sample_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|sample_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|sample_flag~q\);

-- Location: MLABCELL_X39_Y18_N0
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( read_addr(0) ) + ( VCC ) + ( !VCC ))
-- \Add1~6\ = CARRY(( read_addr(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(0),
	cin => GND,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X36_Y18_N36
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( read_addr(2) & ( read_addr(4) & ( (read_addr(3) & (read_addr(6) & read_addr(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(3),
	datab => ALT_INV_read_addr(6),
	datac => ALT_INV_read_addr(5),
	datae => ALT_INV_read_addr(2),
	dataf => ALT_INV_read_addr(4),
	combout => \LessThan1~0_combout\);

-- Location: MLABCELL_X39_Y18_N39
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( read_addr(13) ) + ( GND ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( read_addr(13) ) + ( GND ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(13),
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: MLABCELL_X39_Y18_N42
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( read_addr(14) ) + ( GND ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( read_addr(14) ) + ( GND ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: FF_X39_Y19_N5
\sound|aud_dalr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_dalr~q\);

-- Location: IOIBUF_X4_Y0_N18
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: MLABCELL_X39_Y19_N15
\bitprsc~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~2_combout\ = (!\sw[8]~input_o\ & (!bitprsc(0) & ((!bitprsc(1)) # (!bitprsc(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000110010000000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_bitprsc(1),
	datab => \ALT_INV_sw[8]~input_o\,
	datac => ALT_INV_bitprsc(2),
	datad => ALT_INV_bitprsc(0),
	combout => \bitprsc~2_combout\);

-- Location: MLABCELL_X39_Y19_N27
\bitprsc[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc[1]~1_combout\ = (\sw[8]~input_o\) # (\sound|aud_dalr~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_dalr~q\,
	datac => \ALT_INV_sw[8]~input_o\,
	combout => \bitprsc[1]~1_combout\);

-- Location: FF_X39_Y19_N17
\bitprsc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~2_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(0));

-- Location: MLABCELL_X39_Y19_N12
\bitprsc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~0_combout\ = ( bitprsc(0) & ( (!\sw[8]~input_o\ & (bitprsc(1) & !bitprsc(2))) ) ) # ( !bitprsc(0) & ( (!\sw[8]~input_o\ & (!bitprsc(1) & bitprsc(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[8]~input_o\,
	datac => ALT_INV_bitprsc(1),
	datad => ALT_INV_bitprsc(2),
	dataf => ALT_INV_bitprsc(0),
	combout => \bitprsc~0_combout\);

-- Location: FF_X39_Y19_N14
\bitprsc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~0_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(2));

-- Location: MLABCELL_X39_Y19_N18
\bitprsc~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~3_combout\ = ( !bitprsc(1) & ( bitprsc(0) & ( (!\sw[8]~input_o\ & !bitprsc(2)) ) ) ) # ( bitprsc(1) & ( !bitprsc(0) & ( (!\sw[8]~input_o\ & !bitprsc(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[8]~input_o\,
	datad => ALT_INV_bitprsc(2),
	datae => ALT_INV_bitprsc(1),
	dataf => ALT_INV_bitprsc(0),
	combout => \bitprsc~3_combout\);

-- Location: FF_X39_Y19_N20
\bitprsc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~3_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(1));

-- Location: MLABCELL_X39_Y19_N24
\read_addr[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~1_combout\ = ( bitprsc(2) & ( ((\sound|aud_dalr~q\ & ((bitprsc(0)) # (bitprsc(1))))) # (\sw[8]~input_o\) ) ) # ( !bitprsc(2) & ( \sw[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110111011101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_dalr~q\,
	datab => \ALT_INV_sw[8]~input_o\,
	datac => ALT_INV_bitprsc(1),
	datad => ALT_INV_bitprsc(0),
	dataf => ALT_INV_bitprsc(2),
	combout => \read_addr[14]~1_combout\);

-- Location: FF_X39_Y18_N44
\read_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~61_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(14));

-- Location: MLABCELL_X39_Y18_N45
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( read_addr(15) ) + ( GND ) + ( \Add1~62\ ))
-- \Add1~70\ = CARRY(( read_addr(15) ) + ( GND ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(15),
	cin => \Add1~62\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: FF_X39_Y18_N47
\read_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~69_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(15));

-- Location: MLABCELL_X39_Y18_N48
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( read_addr(16) ) + ( GND ) + ( \Add1~70\ ))
-- \Add1~66\ = CARRY(( read_addr(16) ) + ( GND ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(16),
	cin => \Add1~70\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: FF_X39_Y18_N50
\read_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~65_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(16));

-- Location: MLABCELL_X39_Y18_N51
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( read_addr(17) ) + ( GND ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(17),
	cin => \Add1~66\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X39_Y18_N53
\read_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~1_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(17));

-- Location: MLABCELL_X39_Y18_N54
\LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = ( read_addr(15) & ( read_addr(16) & ( (read_addr(17) & ((read_addr(14)) # (read_addr(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(13),
	datac => ALT_INV_read_addr(17),
	datad => ALT_INV_read_addr(14),
	datae => ALT_INV_read_addr(15),
	dataf => ALT_INV_read_addr(16),
	combout => \LessThan1~2_combout\);

-- Location: LABCELL_X36_Y18_N42
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( !read_addr(7) & ( (!read_addr(14) & (!read_addr(12) & (!read_addr(10) & !read_addr(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(14),
	datab => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(10),
	datad => ALT_INV_read_addr(8),
	dataf => ALT_INV_read_addr(7),
	combout => \LessThan1~1_combout\);

-- Location: LABCELL_X36_Y18_N45
\LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = ( read_addr(10) & ( (!read_addr(14) & (!read_addr(12) & !read_addr(11))) ) ) # ( !read_addr(10) & ( (!read_addr(14) & (!read_addr(12) & ((!read_addr(11)) # (!read_addr(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(14),
	datab => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(11),
	datad => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan1~3_combout\);

-- Location: LABCELL_X36_Y18_N48
\read_addr[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~0_combout\ = ( \LessThan1~3_combout\ & ( \sw[8]~input_o\ ) ) # ( !\LessThan1~3_combout\ & ( \sw[8]~input_o\ ) ) # ( !\LessThan1~3_combout\ & ( !\sw[8]~input_o\ & ( (\LessThan1~2_combout\ & ((!\LessThan1~1_combout\) # ((\LessThan1~0_combout\ 
-- & read_addr(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000001000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => ALT_INV_read_addr(1),
	datad => \ALT_INV_LessThan1~1_combout\,
	datae => \ALT_INV_LessThan1~3_combout\,
	dataf => \ALT_INV_sw[8]~input_o\,
	combout => \read_addr[14]~0_combout\);

-- Location: FF_X39_Y18_N2
\read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~5_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(0));

-- Location: MLABCELL_X39_Y18_N3
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( read_addr(1) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( read_addr(1) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(1),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: FF_X39_Y18_N5
\read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~9_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(1));

-- Location: MLABCELL_X39_Y18_N6
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( read_addr(2) ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( read_addr(2) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(2),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: FF_X39_Y18_N8
\read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~13_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(2));

-- Location: MLABCELL_X39_Y18_N9
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( read_addr(3) ) + ( GND ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( read_addr(3) ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(3),
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X39_Y18_N11
\read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~17_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(3));

-- Location: MLABCELL_X39_Y18_N12
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( read_addr(4) ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( read_addr(4) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(4),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X39_Y18_N14
\read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~21_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(4));

-- Location: MLABCELL_X39_Y18_N15
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( read_addr(5) ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( read_addr(5) ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(5),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X39_Y18_N17
\read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~25_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(5));

-- Location: MLABCELL_X39_Y18_N18
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( read_addr(6) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( read_addr(6) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(6),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: FF_X39_Y18_N20
\read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~29_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(6));

-- Location: MLABCELL_X39_Y18_N21
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( read_addr(7) ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( read_addr(7) ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: FF_X39_Y18_N23
\read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~33_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(7));

-- Location: MLABCELL_X39_Y18_N24
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( read_addr(8) ) + ( GND ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( read_addr(8) ) + ( GND ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(8),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: FF_X39_Y18_N26
\read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~37_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(8));

-- Location: MLABCELL_X39_Y18_N27
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( read_addr(9) ) + ( GND ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( read_addr(9) ) + ( GND ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(9),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: FF_X39_Y18_N29
\read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~41_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(9));

-- Location: MLABCELL_X39_Y18_N30
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( read_addr(10) ) + ( GND ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( read_addr(10) ) + ( GND ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(10),
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: FF_X39_Y18_N32
\read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~45_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(10));

-- Location: MLABCELL_X39_Y18_N33
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( read_addr(11) ) + ( GND ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( read_addr(11) ) + ( GND ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(11),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: FF_X39_Y18_N35
\read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~49_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(11));

-- Location: MLABCELL_X39_Y18_N36
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( read_addr(12) ) + ( GND ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( read_addr(12) ) + ( GND ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(12),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: FF_X39_Y18_N38
\read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~53_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(12));

-- Location: FF_X39_Y18_N41
\read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~57_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(13));

-- Location: FF_X39_Y18_N56
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X37_Y15_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ = ( read_addr(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(14),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X37_Y15_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y14_N30
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M10K_X14_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BDF5D07DA3BFF46DA306DEDD52CB71FEB5833FEF33FE2C5975",
	mem_init1 => "A3BC4050FBBF09EF2E54773122B446EDC28E2202B715A6346DB1071669402EBBA02DFD2022BBA7D0DDF1B038647DAC63B7B3B9C89C22100CE7B543DDE72FE2FF12EE425A2938777F2708035AA83985ACE0EEE3D2D870F6229783E0696C7E130B01F190DC73CCA7A156CC0BD07DF740B73AAF083B8090933DBBD99C6795A8672527C2838A32C57C6A5F33B5EEED03EBC730BBD10E535121D1681E21EBEE425F9F16B5B99ADA6321046DDDA7D7BD74AD23DA6A6DA6409BB9EB7217BAFD8274C36170969AB85F5094807955CE1FCE8E853C7977376266B6453429AAF418C2BC47781DD286D5E5C132B09AEE7BE80C03CF3BA7CEB313BFB2BAF7E2C5F7F27BDEA0B5",
	mem_init0 => "7F539B23B5AA4E574E388569C8179E2B27E65C62A94B5CD3ECD3E1A8E90BAE203988E4FE98D4ED0C522EFC5C4CA43E25A4B391743E98A6E2ED262DE5F3351DFFB15C4AB0505881E60A86FD20B7263EDAC339F2B5300154D5B525394B8FEE5B62BE8830CBE2776456C10E6A009468618289954F1063C8A96E0637B5291499C2814C4E834CCB37AD422C47F8F46A43685030FEF4DE06AFAA5D7A52C54F437C1782176BF7159D1D8817345AC00F9924618EFE8EB39E9E6D56EB546ADAC9F246CDDEFC1647BB4E7FC524E57956DE870D1AAAEA3AC6876D274FDD4297E0C8D054D8806A414974C628234A470C3FC842FFF668EF93A6B2A9AAF62F8FDC6B241A87F609",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "181F6E21B94F7E6133FC16FFCB918353AF1D69D859D41C683F413A088C7EC95A81217F13AACB9A3567253E1CA3A8127F00BF7156237454C352FEA98FC7E4681152631B5874A45C61CE8386DE0051C66AE862A5602462F0706E9CF3781B5BB87DEB7477E71291C3FD38AFD63182D1FA5638BD849743266A4C425547098E2240B71438AA42DCBFB7C9ED7D452ACA4BFA9D3A88BF017D4F966282026D2C6DB47635AFE3ECAFE2023A85B662C2BA592DD8896C28F45172A8224CCF30073AD7EF077799C16D98EFDF0A848D6B981421322BCAB8E183FF4BE53B3201112202692B3C0954F0C8C8BF6AD601BEFA31A62D9059D5D0B24E7DE89DC21B4FB8F9F6334D5910",
	mem_init2 => "8919F36FA86278A7C7E00AFF5E784BFB7F8D73F9A4C4CD3F0A8A15A473D6703CAAF114CD93317D4FE900A55EA2CFBEE3DC729334F921200E41D3F2D2F3DA52B0214AD7E988283F775E3C58B2390258697AD18E20F5DBF88DEB4A591E4380D56EFE9B7DF8DFCE9A404CE00F368BEB4EC2EA4270AEFC328A5416C82237DE52E4C067EDF561F4B648C337B25C956A164F6CA310F2F93A36EFEE215632DA1E475E75069531A8616E150E39D4921C91256EBE47384207C35F78E7F6F64A69C104320C2A30979A295D3BDE74B9C1044726385CB94C7C6078F8BCDBFD9799CF57753F216E4FF07D388B2B61B8F3FEB9E06F262B40903B9C835EC14990395BA2F3EFFD4E",
	mem_init1 => "E84C225EB5EF708938C940FD632342C16F0B35C6150AD4D85563F68D338906D0615DC2532A0115EC25988AFB098493CC990BEDD44A49F6A99999BB37ECCBACFD0E43EA8DEE00F08166AFF5536DF6783AFE661624DD47B7D6BBC74E347069F580A201DFC4314ACEC3DFC0E11ACFC0DBDB3F05F0AB7E3BF64AED90B65FD8BBE51E91829A93788D6E1808A408A8EB28066C88DE6AECB18EBFE62F4FFFB4A86110D1A15109678069C646236311C0638D550AB70C3F61EFBDCD7D0DBC0D02509E7B902F77A4B8A0C8A10DD0F41931B9D9474872EBD8CD9E64432969504C15E66A589D765FA556567960F871ECB66668CA36880AE5F370C432E2F1E98C3782A8ED8758",
	mem_init0 => "CB3D71FAB05BA4B87D402A9ED7DE7635A5527E814C3433410FCA341610D2161FD5B456EA0BD9D6A33B3F2922E00B24B96A17980CEDB7C40C345091540BDE2B46735CFFF339A62B7634C01221B254BEED6D1C035B7E5A01E6B1E1775331E4E1A9BA2A3F3C353E72D19497BAF665C728342140C3C146229C6902B6F4BC0ADEBFEEAF3CE4973B82170F0D8E0FCDF080626205AC05DCE5722C240172707008166F9F89252AFAC102505C2924F2A49AB27A67D3CBAA7719944B672CE65F1A6B801EB70E059F72BC8B969D86B2C38C34AE5D723033F99F415A0ACD5E1EF59A6800AA380F971587482566D1FED10DBC2F4B733AD2AA8545E811CEB2B692C7DCF5A5D3F6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\);

-- Location: FF_X40_Y17_N50
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4));

-- Location: MLABCELL_X39_Y20_N33
\aud_mono~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~44_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~44_combout\);

-- Location: LABCELL_X37_Y15_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ = ( read_addr(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(15),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X37_Y15_N13
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\);

-- Location: FF_X39_Y18_N58
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3));

-- Location: LABCELL_X43_Y19_N30
\aud_mono~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~2_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono~2_combout\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A57A4187C75C1E8855C197BD86DEEFDC5D475C5599315EAD1C17135AE54F9EE3E759B7B37DF0BC89F8197E9A256345DBDBDFD6A97F4694B761B4B1BFCA3CB6728B8EAB0B11FAD7A11B6702EB1A11890C85D77D712FC24B21FFDC36C57C81D0B8EFD507A8CF42ABA826F1EFFC1BB52EFB9F604BF8770FEBF3CE27834B0B0B20464F2A27E9C13EAF1EE54746B88D5B6BBA9000F962FB3A0FB8FF95386C3327DC683908C1A3D5160B44BF8DED6594DF8BB4047CDD780C5DA174D63963E345BED2FF6F382ECCD17074923B7DFB336A76D05E4CDBC51210C95E00CD52A6B6BB8EF94F2951C63642F4F8A1357589121AB684A6B5AE20856628F857AEA01AED5AD639A4",
	mem_init2 => "3CCBF38FBFE97A888ADD37D320FEDF9360E3F5C7EE9791BC63A6E6A84EB55BC89B484601D3B117DEEF722D00A99A40E6763294A115A645889F18089886C37F600014650E05DCD804855ADD1FFD2820F24D5A8DA3A64A70657DBA9967B4E818791EF3C50678345AAA47ADDB5FF316E4C163A0400BAA8F6EE770741BE38D556EC8206AD4B04F125288143128B47A8258AB107A15322CC5BAF54B92816ADC19036C102F272354C5B1F144479F63CD3C180AA3985A680F7933F2C8B4A02337C4F599C5E967C4ED95B152B501E8959A66525726D15833A50F85EBC838617870D060FAED5CA315EC3A4D14CD52F7C2671ABD2ACF64EF68235B12A624227B5EEB62B3DB",
	mem_init1 => "5C016960A37AB182A03F850288C0FB85B062514231052DEA0CBB1AD56B1AF67EAF5A1604EFFF480E519CB6631C06CABADA1D63F52BF2258D225D1EADF5F9DCDF9A8B9167B6DBE34EE36C80AC29FA1E32E0C457814E4D249EBD765675AD4B047382BEF9481AC04063CD1662B492FA5F64AA24C76384797A5C9F6FEBA9431AFCA53FF46ED9B85B3B923F619174604E503EDE9C507F81A97F9EC5E1BC2805195AD27B1795B10555768FF5BA5C5B73081CC02875134B840E2CB100C40C4FED251071B79D80A46F0650E6F259A71CE279DF9C258251B55AB233D9E82184D7FD4EFB3C8AE2C5B51AABD9E26A35A02BF4880DED9A3D513573371CBD7A020277BC7B6E43",
	mem_init0 => "C1231EDB83368B3087C76A526326F44917DF9A1619E5AA706F73F5338472FD5383CC6E552C4E95D4EF19782BCEC92AE3CA8DB8039D41C6741E51CC2BD924D52E5157215ABE2F609CD05A823F8E86F2B8BCBAC098FFEC2AAB8DFD65F39CA09BC8184607611DB5C65F6A03A5AF0FD02BA55D7E90283D9EE136D8D3C5EB9E21A04E92A03BFBF9B64F6C6EAC45E9039ACCA2411FA0CF45EF3EB71A71F81D8C8912F9B7A8F34D5D3302ACD0DA3E997CE7694F4D9C19FAE6005BDB7A108EB04328070C5A0C4E609A956B9EE4CE98A14F53044430003790EC14B87DCCCD1EB626FD5001BDD5D80FE71F8B4353388358914C5EBD8AF8C84DF4AFCB3534B38BDF80F71BDD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FEE8DBAD6D69CF2C12B416B8A3D36BE9D1FB99CEE4B1BEF46834156B3F31AA11DCAEE0567B1BFD5C2A1BFF15A161EA247F90092FD4A8C1D42BE5B31642E57D1FFEFAE7397C75BC0C9DE6A79B06E2C6DCAEFFCE4168C901221B2D173CD3CE91DC99527B66789568B6C33CFB973FA117A90FE0E1F1C9B71CBAA0C23F23BA80EF4A6619896E44B26F55885448F4E0EBDA298812D42A66EE86EBC43DB1AB9EE8D8480F79C29CBD18F5CB5269C32DC3AFAD5E293247A40F8F31487CBEF7586087A299F9C5E2832ADB6A9AE7C18FC1D2F8B8275468544D7691FDA6F6427656561A28AFDBC6813F02A94ACE6E19D0CD68C9E1581C52B0B9383C2DCE4123DEAEA749CDDA",
	mem_init2 => "EDC30735D39924806AF6453CFEDF9E73C40FF3A8B439D915EAA0D4ACDC1A30874ED9C158FB0D00529BBD0B59662794B4B40BAAE8E4502927F402DC346CABB12568D970C1E33A2330975834DAFF1BD8D1400910834419F01EF2EA0C20B96850C4461DE795D60C73562FF2D11B2BF491E6DD95C9CA3920CCFE49B688798D691EC6AAB2D997CC189ECBA7B7C8C45E06DDF70F37ED29891EEC6E3166087CF3858E1A65AA9C31D6831A70BE4691D5983ADDA05AE5E47AA73B534F0A9EF0FD4072B6C08441A59C6D091257E1FF1ED088F791979BB15FCECF8E7956C4689746F610E278D55E091C4335F90AA33053FC7A6E1C2A81388E9B85B5A26B75B84FA0A5A986CF",
	mem_init1 => "0BB7CF358A366460CF5352F689A3B81FB61AB59D1CADD0BFCDABDCBDD44ADB9D11056C74C9D876CC37C3946E1BBEE827DEFB4D1495E9389BE7799C608AF04A73641C45EBF06C8DB201AF6E3E8F80B3811E4E53F61843BE03EAF0EA024518C287F7A750F1B77922FD66BDD475F482F4287E0213181DF77D5529774FAEF89D73109DD401A705D5E9CED88813DD1E7C8FE0958FD830295DF1495CBB71AAF287A4C44C06C58B6C1B9D7BA07D497C283873757B622282B8973E40523C512172EB314DD57A9CF7DA6F54FEFE15C646C27F86F3FC0F2A91EEEFB6CD51CE859B892C94727DA66906A30983550E22A7563FA258C788DE9B36F3C5F5D80DB2ABC5F4599DD3",
	mem_init0 => "C11188C703E851FEAD561441335E2C1A08B9DDAFD285CB967DB9136E63279A99E0A0E03D5FF29389FD5F8DBBB1887D9D641F5294FF0C95BF57C4DB4C8D59FFC3588FC0F079D369D3449E7013D7936A61B7116EF761D4A32B50F6ECDA793A8AE8A05428C81680A31F41032881A6625EE3E0C745EF25A86B77EFC0D5B258FED580630822A7C254B48031B8BAFDE3CA5213AA729EFC4DC540583FA6C847B98D9852F4EE41AC9E15BE489CAEF686EB2C4F61004C90A0BE37BD8D6E533037F967A5076A5079E24325F05DE0F6FFEDEFF506A8F706B1FEE67C2FC0D37C935FCCB357AF90E42330FCDD49F0C80F7F45B60EC220B77742A7587C6B93D0FE69B80A1252E4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CEF6C3F4B94EE7B0537ECFE1CC440F0BC929FB124C35BCDF99BE3A89EC1AAF4E3A0AD1834981B8E0D0B764C12151ADF6E09261227FED6F202C7CB158031A93525E5350B330D840321CBF21E4214A464923A7D4BA8D348F5C8FF6C5B80241B232766283B7A998DE1CFFF341BDC8046D3F4BA1E8A4F3E7EFAACA47D620B30BF172352D2EA1E6FC522D26932040F6B1AF4079986CC5B66C03C3D6AB2285025506D9EBBB9D37928017303972C046D462A495339C7B9E0ACD26633A1AC9D6618BAB7978E0D6703157B9F3E99709F878DE18DFCDFEECDA620100BE2711513D3BBA24B3470C880A15C139CFB4EEEBAF3015A962E079DA80BA0DFE5A1F22660682FC0425",
	mem_init2 => "3D4E8ED464234C4AD12A4E3A231E44D2807D327C363510D66391EDF04368DC04DDEFC5AD9C6C87A8BFF10624B214B95120EF8C3393D3587D070F98F7FAAE5291E7C314EF9F04D3DA6704897EE2F53E6A9E544A18541CE436E5F9A0B863BC60CAE33E3E4CEF978DA8E0C82194E15AB0A7E54EB6ABAD916538348BC46A917F23FBF08F6402D47002AA263784B3801F3891A545F7F3B2BB63302D86A783E736489B7A92F08A2AF774EAE40967EAA3E8E4B3D632B61E2B49512E83C994553A3A726E2569307D53C1AF587DF28AA185E9A59572833516B5BB2C3B2BA16F8D513C6FCB14E31D255D27ACC9C884E959010149153287E3111AE486C7DF60AB0E50A2854A",
	mem_init1 => "4B8CD220AE42D781690FC7E7B722348B2678B548792F472142F6E9D6AABE69B649649CE34E803A7396FB03C3FEF1129A49CDFF9CEBF248454D99281D48B57701208DAF93A68EAB8A37390697ABAE0F04C0BF0EB1699C7A34385B67280CECF7E7EE491574230777399BA1EB9C681CA14031D04D003466AB12231FE58EB3039896873727BDE1C41994B06F0EC5A82CD25DE9E962CA9D486151E8D40350AC6B9A29813BD322396FEBE8E5F79B45E35B2619C3C02C1B4A9C36D6D606F30EBBBB426168E73EEAA90477FA2D1F3B2DCAC45F07B2ED5F09E4EF7D222ACA001FD302ABA4AED81A890ED71C3839A6A79432C28F2154351203FAEE40B5A0E8FDE540A9C8B9",
	mem_init0 => "0D6437B39174FC66ED2568AF6622ACE61F62B6F129DADFF918A5136C2AC1091B22E19055A9B5C376872C8200C83DA2421EEF6D0550381D703FDF8FEA5395D580FC3729D9BF707B89032C9111821A77314B57A67FEFF5F4D5CCCD7375AD46FFDABF04F1F5D85E1DCF83D0AA7E574DE850E6233B2E9C0F81FBBB5432344B4BC7A8D0A0931AE94E13CF34736AF8662205CE39B5ECE9903FB1607342FBB16C61BA123474E4539D1A8C1BF746590C4F670A3B9223C70524A23507BE5ECD9C7CD40AE0AFDC0939D75DD24C56F6A5E7562342C75586FF6F49045775D986AC1A06384D8A542E2CB5A253F6704C6AB180ECD4F9F9941EBF8D08B67949E761A00816E9BA31",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F00BF98B6D9DACCDB22C8DA2859623C6433A380463ED0EF235F857497DC9C1810E3BB0552EA5B8932C9F3046C96BBA1B33C3315A01F4A4E72D18BB0FF4E53B01C29FE2D083EC1A904BC8CE89D996E3D2AF57945AD42B52EFAEF25CE6A1156B0BD30CC3633869B17FC3E13D27F9360DC56A601DB07A01624593E903F7B13907BE095BFC8541F38108BD8A1DC8B380D0A3DF8B06F15E56C92BE02B527A17EE18024DBEC7F40AC9A80365BEEF158F7ED40CB928DA854E110EDB33C163D8AB3E128C35993FB79A4D70D0F3137D934F8D01B394A30E12809C524EB71533FB40CFA4ED4FA0A412D098BFA6FBB05C87E15A3C3898D20BFBF575F7FA009721274A9FBF49",
	mem_init2 => "B4DC54DA9621AB6B86F34C8CF678CD1AF739805F6818A7D64EE73375567BD76B4ACC9C34012CB602D985A66ADDF1C4720F9B621218FEEB827A21F9D0379C35987A25E3E46D833CE44EA3B3D0853539CDA7A985C59A0A1354CD9BED58D803FB2367A59A6A7B8A0B0ADA230FA94B57441E029EAF6181C397F00300070ED37D790038EC2B4A8D59F2EA3B1F62992BE442DB1179C8F1D356A16FB05EB4F0EB4FC167EE1D3689BE6CD9F9A4B3E133018B15D94BF3DC2CE314CB0CF2C1C2E3465D0F786858054A68272C0749A2A2E7AA24D6134D86FD182DA675BDE4C6CB8367E871916F1B313B57CAF52AF70BD2FFF96FF57DC4ED394273EB4AAEC7CE7526C57A1EE5",
	mem_init1 => "3C14AECA71E5D00F51A1A609E27278730A273A750EDEAE34501F05510657A319C27034F2CBC273957A2AFA4E0782669094FAD6B11FC2E39F5ABF0256CB0BC85DEB7B8489DE0EB0F6071E0EABE85570F3F52FBF2578D41E3C21EFCEFFA413E6FA3EA2AE4298B03B551CB0B59881D2F6E5A790741B27179F43718A318ABB85D4BC076A781174BE0E25645F859A7E95D1A88D852CA3116D99DCAAAEE4C0C3C9C14D3F9EF859C74B234F9C7D1AE320ABB44FA399A26984AD30714126C9787A5574F3B298F04F955A5857AD61E9FC340D2812C38ED5C18D03F3583D7C31CD05E5FF025045480194985956896D588438591C4AE6A832334C1504B76867C9B058D5110D",
	mem_init0 => "7097B614736E16AE2489ABEC1F07DA05E58AD9E668888221F432FD9511C4BB8FAC2DE0F3D64DE3E2182ABF6DFEB623EF03D28354BD9312C8BF5564D8A9A06CD7EC8361990FDE39876B5524960FF93FC9408046C097C5119D3E2E3CBE703B0CFE47F29DF6081B07A3B099208CA1A98BFB09FA437575CFBD9D08BFA4B678700BEC7E864C7B639680AE8B6147C0A990ADDAFFB29BB18F8EDB4A9BC45AE4C167EEB8BDC75292E32F6056B5844191A21267A545A333640DD257B895C06DFF458794B0E678BED91835222A050261B8DE79AD9D38E843316DF1AC57D8F324D2FEEE36C59439E7E1A78AF20C412CB895BF4E9BF6E6C91C5C73F33D2A4671E9D6E31A227C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y20_N57
\aud_mono~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~43_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	combout => \aud_mono~43_combout\);

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C909DCDCE12C30C598D2019DD081B3AF5190D0DAB26BE4791147F60BCCCE5FDC7169CACCF4CAF4A692253EB9D980DB11508A1CFA580CA7337DFF3D6449E06F6714D223ABD7C54EA1E81A24AEB09640F246477555B7F39D9BE657B9E100BAF1C86F7E1B8941C3DA7732F0A762E47FEE99451C6407D4308394B52F20EC81E46D9E9B24E7C4240B507A93448A99FB93B56EF8E752C671C5C3A8B96B923299C8F3C40D41196BA935A44798A9C19B9EB68FE0C055CBCB61DA5031B0CA5601D14C1A517F6864DC2EC02AC3B396228C2CC5E6AD76CF0EBB32CEC3559DACF14D82A9B85354AB063C9DB888042102D7DF207A7BF006205A73BD19A1E1472E6E8E023760C",
	mem_init2 => "14A8BEDEC8674DBFA0C4A20455B838A37C117FB8AFBE2DD60D1E548D7BAE3BDE6D4EBA559874A06C346D2C54A83CD86CDF3885E1F037F17093AFEC58449C5E2D41E36AAA812B7356EBE256BE6A9C760A07867651F4ECAB80F7D132998726D175C05A868F4656C414AECC01FEDE57F8E3F6B0D5877BA843A0E864016949D367970C33B3AA55CECD4CE911B80084BF7AB0EDF468C1B7F4198FAB8C926AEAE43ECA93AC8DF12A16291D0145879C7635002DAA3F3707FCBFD637C09E2D847BF57B7CF369226F8B956239FA407403065E2B1B695019E6D16CEBA71C192D6557381F4EBB76DF73F27C84348A0003DBA4F09AF87BE24AAE98928FA42E3B49CD6EB0EDD8",
	mem_init1 => "657C87C7FC45ED85E1E1383497C2DEE2BADF2FF67909FE37A4C0A08D5D33684EE7051A2C61F24B4A1E8E4CD859E25F97C1EA3441A90F6BDB9391A481CFFBCF7BC14BD783C3008126BB45954FB832CA21D1CD686829D5682284F1564D363815BC5795BB8D0FB957A676F609B1E2AE3AAA07D68EB553F230D43B82B407D718D72EC72B4E8AEEED8044D8A44AA73CB3EFA1876A4FB82B4B97EA7C87A753C5EF2FF440A1B78D46D4E8D739D863535B64218B850082363641DC9D37E3F45FF822AEF216CCA9CE9B64AD8032DBC23C6D132CD9599F1CE756C3D1952C96FE92EEF6FA74A57B6176D87529ECCE24034DF4EE201F07DAB8C01ACD14FDF7476576A15E56EB",
	mem_init0 => "5EC795E021755F83C2BA2C1FFE9E58E7F1F507D521F17A4A098625D3F0B95B1ED5EAA2B428A5EB3D35C7C5AF36B8BFC2916C4909BCF65EA58DBB0F4C8674BCC405BAF56AE325F4672D89FFEEA90CC2068A72273C97385D41A61E28CF6FE7DF04315C259DC2B6D0DEBFA42D46911A30284D6EBB69962826019AD7A917C39872A586D3B062C822EB929DD956B1CAFAAA23A5529B146F692CE7EEFDA2344DDDF8FE151AA56FBB9232AEE3B8F9B664E5D0828AC5F90C6A5CF8C323685C375C652AF0B2B92DB119E442BD9DB09A02F2A31207AC9EC674FC72A3D68669B34C5500790425C4FF915B55F35F31458A86C84F9CE1B9393A967A3FB415158E176C1A02BF41",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5F8807744B43042C5453D42124E754A367862EDCB569FC56316A343469C24A40C899867459D2AA011B164FFB59D73E380E0FC8CE22C873B9B17008B3342C3039D94A8F598EB91A5391C60850619DB0C29A2DFE1E1F1E652AA4AC53F9A484E98A16504B926D6D631EA40D069AACF898744F1671B244DB698214C281DA3A5F985CCC8A21E11B1018DA25E4E2341A6953C9AFF5D31A9E8D878DD3BF6AD12B3A7ED33165749532D8C38EA86D049CFF6B22363061B474F2244FBC17CB32C1A89374B16C696564A44B7FA7945E7B080C3E808B922934974BF8EF17BDE3ECD933257F0771387A36845285BBE00BFFBF34508E08E7D4BC20529FC1594B087CECED4C5D2F",
	mem_init2 => "BDA7BF32DF92A9066A36A3FC8FA09C70091EA37392CB9C8BE338CD2567DE2B2DC2261F4E16E06B40CDC20C17508709AF4C29943D7D491722A9129DFEFE3B0A592DC31077A598775CBAD07FF0103971EAD72D8C3ED4369F9E18406DEC00B201B539F67446931BFFB5AC65550B0D64508BF77A3C59E2E0A71E3B9F26F88F01EF7939D054AE2F598E71C215A6B0492699ADF75482D87DFA922DC772CE55335453E827ABA955D4AF93189B4EAA35EBF355DDA0C00B6BF544E13C47E31A844BC5AA39231BE53C601A007A2AE961F884717951F04E7FE816537FA3495D3410BD3C60378BECFA2C8BB87EA4DF6BCB16D574B7230B54970489009BC05B0DDEF258F0D421",
	mem_init1 => "976F30C8C9A94E769350BE736E9DB4032D46C4F38494CCC8B78B8AB4C7922EC75654D0F1E0A9EEBE73F8524EB70320E8D4E9673ED3250EBAC51A82608F6203D045887153176891EA1208D0EDEA4196F6708073471EBD361EBF6E690BAEE465636E4524D9C18FFAF81D5D0817A1D7F57E4049ABD553F906A42FF190425A79675FC8FBACB5D253F77723D2E1A4B9E524F055F1BFDC1243B1696B6BE7BE5D1A6E0F100E740FBDA79C82809988896C0D1B19812CD9D3D9F08C42269DD4E655F61870CD9301A4A98FA11C02DA9210F59856D016DF06E6A28CCDA815A6BD5320FB87AE1B952F9EC687316A87F9DD3AFCF51F14DFA72627DE2BCA8B11F8969516F1C4C8",
	mem_init0 => "BAC90654174F0C6CCBD4580A1841FC24EC7FBBC79B3E97438850A89A7B78F826D2D82133B7D1C5F90DE31CB25EA415B49853C56333576071A62B5483FB504AD65BF42D1EE2AC3A2A6AD3519891785F9250415BE82FD64D25B9F4635ED2F3FFAA63CB0B8BD36E43A6C97CE29EECDE9EB4A6F604DE635063E8EECC01E751B013A03D5ED1C2D37CB874F89B44B2197C9678E5880D6AD9F80802153EE4AB9A6C172FDDD03E6B7C9438612AA39D20138675E7C69B0846B9AC9E34856A41C273C7DA7C480B4659D8CF7E11381B5E0BEF9C06CB94DE698E0C9C05FC5DC28DE658458832C7754BE5E395E44B9A5307315862054F7FDB5140D2E657A7D454D89CC334BDCE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BBF696740A1039ED613F42726C4D1CC4338162298C87848C8E7213A649422D76AEC178947E0C9CF280187451AA9701398AFBDEF1653AB3034443981B3E3DF0CB6CC670D0DA428BAB15876EB0A54C2207519DB2F63F5316460DE7FE7DB703130BF9C8198A9299B7851A267795937F3F392DF7AE0D28A4E1BF034E0E6BE024C4F48DE52996033F9AA52658CB184164F47209E714BB9C3BE80A9EAA3CEFDB07F06ECC096BE7749B701E652F829D9169A767868719E8AA17DC3D84F87E72546F7AB0D64854691885985556977C135B06B4D538FA80CE6098881CEBCBB63FF01AD07B63D925350998CCE99BFC5CB99B5225B3AB5345FE1C048BC3BDD67CE1D2BBA2C9",
	mem_init2 => "866EE444F8E5EBADB684D0E95B8271259DD1E97047E8A5773E5009FEF9EDBACBE71E02EC614C8EE952A5741BB86127AB02A06BE107723C0D1FFB94F8890C0AFDA6F95805ABCD70C083C13D06E7B9BD6795E01279590B6DF8D74D67D1894413600ACEFF4F8F3EFFD402A22F82C219B24EB0526EBFF2837FD08358DA3290CC0F8CB389DE150E68E1B42D6ACBBDDD2482D2347E899656D5559282C0A68D42820B55AFB0A34F903DA2AD22DB255897E5AF47253D06F2E98B37867FFFCF258C4D46A930F2E6C822BF51BDFD2E378654F380EAE3CC3F0530E313941B3E18FA93CFA25E6ECA9DDE22540523C092F26C335140D8EE2761E839705BAEE7DEC8E503C24037",
	mem_init1 => "9431A7EB83B98FF5256E48EB7BEE625F07DA976290DD34A434069867014F229C8AEE3BBE23D45F36EC13098DBE53D06CD39F38892C7E1C4C8BC3E0A6A3800527807BEDD709FA40641A262AC3977F3BF7C7C4AB0A5CE0C1C74FC57AA596BD8A2EFEEC23E90097F1D678C1A93B854D0A832A9209746DD1D213192A67A474EB73071DDC4A0C98C238619A7371DE62057C3E0E836F559DF01403FC75E9F5AC671A18FFFF21108075AED958175D83F96D32AE8C0BBEC56F2F66E9D87C4F7DCD5C693D83729269EF4B174C67452B9E8C154BF4992BBBC685ADDE88FFE28AE581E1E04433D95BBC95118578C5B1FD1340FE68645ED5106E5FE00E0D6EE8B468133B5298",
	mem_init0 => "4B4A0758C8B8B1FFDDBE692531CB11F55D045927D482E7AEB669F20B92440C84B86DEFAE5C423FF62386DB377DBBB94ED75174300F5F0CA5E172142BBEE1C8F461A25B00A2E3B32EC28F700CDFC351CFE9CCFD85CF449218BB681D551A8F2646CEC79C00C0CFAFCD17F9F19FA851C54627C3CB69BDF770C5ACFF2D0D888E8DD4E746FDDE684525A1C587F425C7F8C6DEFE50F165CF8FD90DBCF4792C440689ED7B69D25200ADECE577993DB2FBEBAD4F4298B2E7E8E2707C8FEF674F277225E3F26C87145D9E01AE6D4FBD2ED068B7550911FB55C400F8F137E9C313254FFB98179791901745C68A3E4D79E57CEB0276242BF4D803DBE92B945B08F4B8B5DDAA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "58BBF05A335F9269CE6A21214A60E0F4ACC2B2E1CDD479B30A8BA5285D269C9FCBC3DDA7DE3BBAE069886E08CDC14F3206488D37987A90146AE95CF19C1709242A163EA04F88390183B481830FB2F456CD9CF5EE8A9FB5AF8311BDE1A0D2DF0FF690B36332A646D115D274E7B112E042049B2D0A142F75FF72D57F92AB25B1F8407F6362B65E59F7A35B318CA1189BF04F0AE97F1D1DF8F3F77BEC9B9E35A7EF3E300DA9B807E2F9AE6C8DEE4DC84CB2E686C6E5DF825B3AB5A334163AE43FDB9918949B1CEA3CE7CEDA6070EBF5AC41B5E0C939A47545235D442B163B06B895E5A431E2E671763D3C5BFA4A994FADD3272D5D861BF8C017B3479B91AE5228DF",
	mem_init2 => "F0D173D47A990C87705F9CCB71264A131095BB8AD6F16EF1185BCD8DD054E4F78F121A3255A28C3959A3E9E4029DC785BDC09C178E78E4454B6231F4C2082AE5312AC228BC186D93BFF623AC609B26C89C3F3F9F805B7F9F48B9C3D55F885D4FB59D7EA14FED514ADE7F847B5B39F76E21FEED936CA66A46499FE2938996E1CFB7E0077ED7FA144E430DBA7B99D07DC6276912FC8645246A7A14947E1C8E81F0B63AA0B4737F07D24E5FFB160019F08B4BCDCE715E1CDACA54ACC4EDEBC85291414690754A17242AD0657BD31FAEB35051C7DE6C6CB2FED5D072D7D7DEB05B2B924874AADBD5508EEBD56F3E176D7DC5B3ED449C6677B975F9768CEF57BB3C5B",
	mem_init1 => "CCFF86855F789CC6988EA026357DF7B23424C003A1F3454476C2A4A9BF8937F3AAFEE2B06B8DF3697A9193626F16563B67032FF6EE09122D2EB02FF26C076E8F8B6B264240739FE5A54587A76ACB74A1DB7192CB1FD9127A1040EC462632F43DEA94C4F192EB28025431AD513E50C0C0444FDCCCBA6583FE955F21E335752716A43136AC07BEF5E95E5DD1C2C18955D08D01D2A57C11B159D0E09E1E0AE50488EC4EF953700B7A6B1103DD9B1AC95EF5A64A698DD19FCA181010CFDDC279B2F5C731A8124D3B999154C73F240DE72E24285E5CFABB655115AF54F318BA17F7391435672A90CF49172274EBE6157F8C075BE72918FFB605921BA9A6E74C5BFD98",
	mem_init0 => "DEC3F700D501C2567E13AFF5D5FB1B92BEBBF12ADD3E72EE575B544084AF47CB4BA9803185DD481C56A8D37071E379558F50949C7EF63B211EBFA6AABDC9C8A3F0475278C1E7B6B7C7188DC7A3EACA7E166610A366DB7E54DFE0AFE7FC0AA7E386C5D52D6EC4052D2060AC1928BC5D380B77CC5686F9FE9254596EBEDD4138416FD63846E1F6C04793104188F944445AA9DBF14955D2D4ED41D769633A9097ACA377647917B863D79B64153F06FBFE130D22D9C6B7B9C5E2AF68F28D726C5079B1408C4E03BA72BA278EE81327CFDE930255FF447EF91C6FA8690423090068386337E48521DF38759E5B7A1E6B43BE385DC49250DBF097BD448B8C75E27C564C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y17_N21
\aud_mono~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~45_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~45_combout\);

-- Location: M10K_X49_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A0CE3B7C79549004B5EEC12E65CA604A990E8B692153E94C7F226D20B40B5F47AC5B177C6B08892CD2E7B0B2622F8B1A002C2F2339591EDF6B46AC506ECB8150E57B1312ECADBEAC8599620E76AF310514DDE0DCE121DE927CB9432C6828628ED84AC2CD5557746D078A321DC1695F90A31D57D842E37A647258A1D5455F000C193762D9E119BA65C51C11A97CA22AB416BA0C10EE400FA3E8D0185BCC6CA94BC31CD02A7A01F02E2EDFAAF4531DA37B859FF5BB12C79D0093B4DE5DFA99514BB996A6E0179C4A8803D486608F68F8758AB1276A5815A8784C203022746C04DDADC3A0D62EDA2871D003D278C8909821581257514C6C69DFB91E509093670451",
	mem_init2 => "C2C17692B51B695F41D8EB3F8E4D5ED7F308AACC67515ABC3466E650FFEDB4B7ED9D31D014945660026D038EF6FC47459E1544EE26F6CEFB570BD4507D19954AB79C436DB344218BD6482DFE66A35C1774D88082B160EC8B5D5B5A935343621CBCB0F13121FCB5E1A7A55769D59C937CE3376990A56A4E47A074672266184833BFA9D3B768EDEA793B9AC9BDA4BDE25D1ABB22A3086F6F5C05DD598D25294A7E5EB289AC29FBC85184AEF45F52CBF8C98C3949C41F3562D6E44F1F79161042DAA7EF8F4D7B6ABFFF587911FB7F49F940BD5A7CECC002BF661E0C9A0F248F5EADFD7C66EE8D69466F77524862B960B000F4EAFEF944E3E6D91FE3A423C15A58B0",
	mem_init1 => "DBA6FD1101A4F6FCF6E208F9AB961436F18AEC91C540D9E8C014980C84731FF761A5351F9E450DB23420E79A6E2C1100B808561846CA8D40B2673291E4622334AA777EAA0CD2B09B584478EC97C50A3AD9462DE32D2CEF3C1182C3269EE32496FB41DF702482F3CF924D08CA5260D1A4FB2D10A4A4C11A67C9F1410061F9F643DE51CF5445505AF5D52D9D030905BF81AC7442E6674CDC91A70B9A68987A0648E0DC0B18E58AEF14ED8427F9482D1F49C868FCC8DC90777BE780AD4A3E6B07B58133EEE03344430E8BC3619B0098107CB14A8647B52A3AAADDC83AA850E3CFDA01737EE59CBA6526E5F76A01370A6124A80C7270EAD553058E63247EC5C73058",
	mem_init0 => "2BB5141514BB120FAEEF9BAE2C8D6099705725400A2E4B821EF2244FCAB9B8D15A1B8A4DDD2E31A77CBDCACE92D2F49B865015F315E853A48781EEB20754BEC27C1DD5C82B6BA2DD0422A51A9E0C4BE94AC48795969FA952404CBFAC067F3DF9A50DEE9E90F598681B2291E8EF70700F13EB66A3165CF0D50EB291BE52B75930306B5216B808D1B8831E0EB5AF957E5173779742E87219F379623AC07EBCFB180708340C148E1724CB6B66F9970B0B433005BAF70F075698D0676163ABCD6FD253C1613B0D88C6ACE79AF94993CAE6E4C88DCEE55CF299CFF5C686F14D90AAC3A2B817FC50E1ED37A6697FA36B097715BE1A6C917BB6D92B2DC9F4D59322A040",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C58B74EBB9C0FCA8BDBC98064CCA26D8695EDC0029ABCFE6C2770EF8EC4C5401A3949171483CAA183C7E405B4D1E1149B32212129A57066A7633E468C74CAB2DBF5DDC8CF452B23F7782E7E16A94021083168E76D3B9142D9A2DB226C41D3EB934FF3668489A7AED5E241153560900EE225C34150D15C7F94E36DC7379D991B45719E2BC1232A63FE7CA19BDE345AD18EC5F37AFB02EFEA7D8A7F5174D3B5412DB78449E77FCCBC1B549FB995F7601BB2F0DE91E4B25C9A9135018E6696991FEC57BD05D6B8FA1EB0ACEA0F36A89B02FF385FBB2577ED94B07C9273FBE96380E5FD992CA67E0FEC046F93E27A166AB4F23F32CF28CCF1F2F9983845A1023F43B",
	mem_init2 => "4B4D8533CE96BE31FCBC9BB8ED5FC471C5A199A4F3C552969F72B9A175761A05C15A1BE099CC5B852D9AF642FF41A49E5AB11563E10C18EA730F69CCDECF391A3E659276AEB8F1F3426E632326AA5D577FD421C8E6B316EFEC681C45631EF97D19A1EEAF5C5F37BEC2A81681D6CB4F1EC365DD7AE568E91E058C6F039CCD0126E4FC76A8F9166C48F4B840471FA23C50E87E0AC2C03C86403237658B8022DDEF0A2ABE2F5933FC033341472482A9C9400DD0EF0A4BF7A853D7E1A618F33766EEC5B38B9D54B10AE74CAA0D81A2926C34908AE408CF79343FED504883941767337BEFD2C560EBE700BDFC9DCC4719613B48392C438336B20B2AC7429200A7E07C",
	mem_init1 => "17802D5CC13F9DC33707D0FEC57B14C1F3886E5249BF55E4071903C34B8C6A1D896C80AC0E2738B44F7DB9D0E73CFD66C9C2C2E2BFACC0A2F894D65D891E6ED76346FC2997B9A6A990C27F68CFBD91CA49C56343658160DFE50D58F298199F4EF58E79AA0AA0B5A57D9BDCF7A990D31A8AA930AA0D243361A974968686B6FA94598971A876CB5369581F9E0A9413275F669EDD270FE5290D1FFFB03081AC2BA927EF5833B2A0833141506C573B704F922625CAED1F0087D04FF9AB2E38ABF7B5DFAF8008CE08F7B3A66D69AA3D7AB575870C9B452287A1F29E151947C5D15C41CAB3A79A9693A1C751296B681D64BB6242B402C7472A497F12915BA7A7F095E7",
	mem_init0 => "861FB3276773BD038CD89F39B1FBF4C332990A490FCC317A45BCC650403CCD317D21670C92ACDDFD76C0C134BE6733B514757DEE9F60E3DF50D5E0BA51C4DCE12D08C3D772AE40C087A32F8FE9B1F92C66B0A5727E777046E0B57646368D9A2506B4A0B59703DA628CD500DC6C88AA7BC3AFB98EDD02D1F9683CE447FCE2E5DEE3C173BA8C0DB56C6E1023A32CAD7B6F9CF2A5969F4FF44F48839FCBE6AC22000D06B5188B301328471616B66E0C5280C906E0CEFFC52D1A9ADF8155A48186325EA0AED9EC4692D7154B13A9512FE9F06EA1B67C1D863E13C231154D4E08B797CE791B93971BD7EC4F04B78FA5C0714D8E997AA337893CA6C7988BC7B4DA72A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A69D5CE50879F5A506FE398F8B75869C0679F15D4DD66B32D8B819FC003945EF88BE5A5047154A9779537369D9FA63CFEDAD40F4ECEE40787EEF4404DC41758A431DFF1A4972AA70B37CA0452470589E0AB7D5150C7286656D6C38FDF1A650A6DFD98DAE53FF4169D05E2D9086E455CBE2F512879065B005818A4213AD93BE92EE7823FC45021F96BBF1A8ACE796742AC0636C021F659A0857ECF203E64D34FB1AD70C7ADD307EC49E1257EABA5466B4DAA419672C4ABF95462CD7A6FE45EFF7A83352410C00D15DE6E06E89F71ECE0C338439F739E7E60398EFB869F171F2AA6DD39F45F7B6991F7F12835B9B9B84BAD18B34D071CB5000821ED42872375DC0",
	mem_init2 => "C34EC0D5D8A477C23E10C306A7264D459AF4BF4CD4795149A88400E5B756B34F75A04A2D83F28713E2550AA6333BB4C8151C8805E208A3083CFF03952540091E597EA8579F2D71229AE11906F84D2A2B0F2EB5E3776E81BE47298DCC72490C7E0DF092D3D30B692FEBCB9CE47BCEE3F880DA258B3A9DC83D1710DEFEE68D83BF13E5D4C54E1C7165A212CA54E9CB527806045A60A0331C1915C969A27224E059D77FE3F2B02957AF70C2875F79883EDC7163DCBCCD5814ED7FAA387E6935B53EA74B6C30A796508A6B4EEA2B4AA6B881222F4E37CF64B0028EEB518704550C82986A9700AED158EA25DE7542965C22828188641795AA6AC1FCF29A8DA9E87283",
	mem_init1 => "9E6B918A2B93AC917AD8D2C6933D177697F8DEC8FDFDC3690F288814F2E862F2C59B8B87C4AB64487D26523A8EEAD1DF1CB4D26EC8B8CAC2FE4AF0F35C96DCAA53113601D9A96D53E4784BD8B827206860271DCE2D46C4311303FC0499F177695A5D320B5DB6AF224D22764CBE0D80762D986CB950E9E75DD341185C36130CEDADD1A8C0B8D25C615A77E1C341B0B0F8B28DA5BF1EAF032749329E50DCBBFA045342373CB282F17011AC11E170AB5F4C6ABBA73820EB9944A24A6ED621F619C6BB7578A2D61A5724AE99DA9DEC0822D91109377DF689EBCEB3C12D3DA831EA4E155D5EC8539713517D15B89E8EF58688C93EBE7C2615723FD70B286F044D8AB3",
	mem_init0 => "7963A26989B33F65BDE34652BC39E1631664826B6A96913CA8E7C28D3FF8FC6F9DEEB6D7EB784CA56588E57D6574151CE239D1DEB98B482A9B28D49867478849EA1260E47F0AFDC87A2F4BEC5B5EE285BE336D37AA76F56EF7B6B1421CA47A585F59AAD0F7D092524C5F75C6D0FC0264F99CC7C56C35562C8E07CB432507A52D7C6B1BA4BD03EBE0237BC7BCF4515D2A630D061C43D477F6CCB972FF56EC0A2352E48C921B5259D4186049DC353538948935CBA9D794D1EAE1B4B72FE8B68F26B86C4BFB80F27BE372F251D97A94B0F36A0827C1988F51618D8E9A491B430C62B411F69474419CCFCB4823176E4445D06BEF39539C760ABAA4772766C255DF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FB2976BD47353A2CBAF0EEAFC9798680397DFFAF4E32C06E09198F3BDFECC9F60195ED059296733DF00F3E4A0AE128B258AFED87C49B63F387988CE674C60999001E70E64163F2DAA07F8B510998C1F0F2DB867DF3AB01F547AB40FBA41E6F36B8944C2536ED4E3B90779C7B4218C34BE795DBC21866E34EF767B717EE4F2805B2A86AB06C3437ABC2E7C3D50F7F46F263B5F3DB035ECAF6EA0A65505EC564C9D43DF46C5DF45F723496D93D19D10A57BE1022F03B1E2DE79FA635D6085328831A5869E2B149A9651D833B4D43E8DF62301F9D59EDD39DE5D6990C3DC7689716B452E189234489801951C5CD0E9E3315AA46BE5FD6FBC395779F143D54DF3C06",
	mem_init2 => "3B95F7A76C2686CF256FFC09B4472B13B1C54D88CCCDD044FDAE6759180B24D8CFC38A61B33E4CEA0A833CBEA3B4310362B38C875F28F365217339512E52204A2B0CEE5E0F4A4C1CBCA3F2CAE938EB5FD24B542C97CDAE8399B0D1FA335D23B1EFF19FDE69892D4087EDEF18977227D8BCA5AD3BDD6FAC1F3BC7FC51577405AF62EABA8E91C067646B7CA7DE03D4AB552E554690C61DD7EB5C8ABA48D6582B863FE8C2469ABF45996749DC82D34DDA9F60D52F25A8B6BEF1CC612C4F1449FEE4384656AA951CB353AFA3F6DCC235B3A3EBB2714830953CC1EEDAC1DEE23BD0D48493EA2363293C4D68907EAF994106FBA0ACF1CB259BEDF0228FDBB98855B78B",
	mem_init1 => "E9162BC845D54F22FCB17C62DE580140F8F22147EDC7EB527B0EFC11B8E2510E3577E38907DACBBBE8144FB3DE5E588C969DDDB1D518ABF4F1D9053AD13838A93A0CE3469EE65ED14A5F313FB977F15198C7ACE59DDAF3DB57A3BE12EF935282381536B003D42099B01F9EBCC2EF8EB56767D2E0D268BFC0FD06EF1BF30F878BE39534F52B0801F0B561691F3E90540D6660271C3FEA66F1801D7E7387F359E090FC3E2745A0FD2DD46D4969B716E3B54836EB115686D61529412044453C6C6C8AFDD74DC930D3FFB687AA637EE3C3AF3998C4BEA31B6262514F6D182DD2FB5E49FF293D240E3615E72F99AE0954108426ADC63FCD4CF7EAE2E342AEB57BC23D",
	mem_init0 => "8CBCB1B4CBD55FEF29A5EE58D2F77B01B63EAB9ABF3225FC80A88DABB2D08D405EDC58496DF51AB5F4A13064BF5DE7C9A56E02F9FE6ACBC708EFD71CB72944BE3C13D64C3EDC569EC6CC97D19DC0B89D5AF518D77A96AE4800C459FE2FA3FE1D6F95CD5C39EDF9E458C3B1BADC065C7B4D88814659E2E2B6BE267DE1F0CDD4E62CAD3231F501AAAF2142E21E745872EC5228806A9730A7338A45C668810EDE42C1184895FA063ED4B7537060386F392F4A203E7744BCBF7E28923E07CE34EE631B6861164D04F723983AAC5B2EFAF71BA469BBC6ABB8C6A7DA0574D6071AF13CE3D4E6DBF758890996E37D5DD3AD8F84B102732D298C182CA94F647F8DA8B589",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y19_N6
\aud_mono~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~46_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	combout => \aud_mono~46_combout\);

-- Location: M10K_X14_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D13E5BF614EDBF2E0F0DE64214DFDC7A080C8DF2CB88E9F80079352AF2CB0B03C4CDF018AA3551E51BABB54891F1CB38FC8B5FE87F9757FEAE3461FB8EE3379106D2DD0422CB87CA82748128CEB5005969B06DAE3343D344183DEBE43D4173FFCF5B423EABEC9A0E63C0D6E1E84F7C2C29459456D5842448B402F36AE13DB1993D55D679B95FA726A8C0CD5B347AAF0D86EDBC9FD4042CB1E5D0B45D3D71FAE2DEDA04AC5C963639C60B1D22397F6AA3C189DC8897ABD7648627148391C3476A568A4C02A724048AACDE5C11B4CFBC7F648008EC5A71D8A485FFC6EE8FD3A0BFFB6BB0FFDD4D4382EB13CA6C998BDCF2537F28E19C22070552E0878A9C85DB8F",
	mem_init2 => "0C8C034D9E10B1630057FDE52365B63644841ADEDE7CC9B2B02A881DDA37E94A0D84650A77FF137A186427277D345679ABA65284BB68F6F672C969F8DC4129F4837B0630A0C5FEB328E38B8F860D7BDB85D3FF4598468A5F7C125E8703C981DDC72993EBCBB0FC4743E4CBB67F89272F2EEED945A075B44CDE95C8ECA9696F4461481CDD925B22A0487C5FBDF6F253D066521E0A0338E83101C542BA265F90F3E53887D34BEA66B05DFACE9BD1CFA6B4549956CD9112D6745DC5CE372EA0DBD026BEA76BE5C17810609D919CA16B48A974EC53CB15D266495818F1379974CA60C27E4F1268C99A9A6C52A905CD5CE5D272D5A4F346537213A88E7A3B4B526A10",
	mem_init1 => "6C34FDC1110FA1B14036C9C2BA80A904B7865A3D8EEFD76824C98B6382930AFB85C5CD679D92FC9ECBC9EBCFC6E5FA95BA81F67222CE8DC99DF81C212E76796BC83AABA0684CD4ECA522B3D72D6A695B86B36AC57AEBAA969E766EE38F5A0AC1428111CC9A66ED3E00AD91492E247B530031992F8B014265BF9B05E7385BB1511D5EE9D27A9FEDB7C0BED6EF25CF09957D25FC3215981CFE588C3137BD59F58F5C507A50FAB0D0989B937C5CF43DF3C2FFD1D4321A61C5C931BF43038C5909AC9DE8D145D1FE18A1798575474F3B64A52E29FA20F082DCC4A83A1E1CA18099EB4D318B715EB91FFE6288464A6D21E8DF244B3F017805AF5498550B108978DF51",
	mem_init0 => "95BE811F5F3F5B5B1C69F77BB0E51BFEE29D30299AE8198757879F7CDF93C634971DB120B326C8B63A290510097DFB2A90E8AD6D01C1D13E005F1A797B5FA7D40D79A2CF64298FF005A87401524FF8FDE73A691D99E5C1E0F8BB6734B5A046FA6ABADC4D39B6EF6B4BE91F793D369436D3261458F0428E7D79F3AC824FB542F5B7BA63326C2AA360EC06EBBA6C3B3185F48F96CFE28B0A13E2198FAF2B796E91FEAB46C75CC1AD2DD2EDECD507036F49AD004B47506C16FB8BE3D30E8D7FEC4F1BC8F6F288C0C3F7F0FF3A03D523FABE17FAE573AD5AA34E94BBFE898173FE2B350C03889F3D777DDBB62B38EF447E2C5834A860C634F397D5B4316999D703CC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "060B20F916FC7F38765536B3147849E484A758D33B31A89759BD6A2119CFD8C677B451C183156F3FF092581A385BF8A82119F167805D7285ABEA7E2F82E756D2D3588CB028447BF369CACC9C7FD22679184B2BBFB237818EA2B1EB55BDE47587CEDD946EA482BA2DAD8C40E58D0FDB9C07D73A15F938C69A7703E4E2349954BC3DF901B87AB61B819C04E3158BF9929CECDD04EE002A85E1ECC022079752EF3E14B111DC6746FAA89EFFC2E8DB8F2CF65FB5C91C45D80E46CD38DC2D38B0A28E4DA7918FE836047ADBA1E2A1F45B8B5E8CA4F4AD5FC47151C5FDC2B5DCC488164152BC4F03A0F815675E62D80986C44FC315B5FB2AFAF3D51DE691840D9DA05A",
	mem_init2 => "E2A7121E0ACD70761322F1131663CF5BE2425D327862ED9DE6F897D090939804F6DDE2FDCF272B05303294ED27EE137C04FEF493DB495375F0346F0BEDF8C7200420E5A79BBD0E4FC85E3799B84E9B7298B327B16E8A56887D64C74EB1CF7712215A01A3A22BD91EB0F4C01E595273764F17540CBB1845E8B76DB08501E8892FA1E1D9C72512B1F52BD0DD14E5851A0CE131B9722166863A0EC3CE36F6322EA29E741AA37215BA7E4023E4BFB5489695ADF29584632D325D4428B5A05BA15DF3E85E6559C665721DD53095B54BDE021163227C9D8641959A0AFA20F851BC292CA3DC5EC069B2AECA22B40E46BAC0D17A5B1FFDFF8B753AE97D40FC07A1D2E1EC",
	mem_init1 => "D7D84A73F3ED10765874024959DC40601620DED70F86C654259B3065DAC31CD2A44478DF09F9FB684EF1AF2C090B3DCB9735FBAE7B4C8F5248C32EF2278BAE8B8C8703CF560D6DB5FBEF56F575D5426C1B2D65123445A3AA54C1ECBA01E521984E235A5E36FB1E093A69BB0857AC99D1B48924996D5314C0066CC34BC4403978A67CDE9FC981CC5F1D0EC81E7ABF13907E5C17CD98DD6DE9084E40F3FA89463AEA7555A145543F54E7E0C8AB7304DC17E3785C60B9A51CE9D290B265E1F7AE48364EC9A13AA33706CD7734C9C9D86F572962F9B45B619AC1BB3E298AEF60CB4F3DF0E4AA02F7F626C93415E09C617054908AFB3040F79CCB7B72888C1960AD7C",
	mem_init0 => "4C9ACD1A9D36C35CD24E9704FE2BCD5F3763C91A24CB59EFAE44E3265BAA952CDCBBB31FABB00AE7D7C27A198887BEE576E93C07995F01F22D2AAC0BEB3957F8190DACE79F66578EC9ED8BA9DC33C87B74D4D413C6927340E278468E6E1F7CB563A92283845B287A093CAB89FB92A1CAA66B393097DCB722767178F57AE6616C0465A18A27B57956035DE5A25C356D129D08D9482A389FE252929905F5F2BC950F6FDF9E1781A0F5072E9CB35518CE57697F0079E84E402D266BD57EE7A3FD1D5CEECCE3D2E2F8EF8FFF362F7D7437A7F5A719FBD97204271BE145772EEF4F40BD6688A52C46FC050AFC9C6A536386994477649E901CBBB9868ED565F9C52DC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E83EF13A3E3013B22D616702A94937857B8185A526C5F28D720EE11070D61AE51C903F47674CCC748E5B24DC18DBBED37D0BE012D0D4E99F0C5840796BFA4A3573F92B4D3EC3AFC477264600A3C21BCEC611CCB32E357956E3B4D1F6052005178069F2A4E1B0F5B31B818E2CB1DD58CF5E43B52C787B0D3C37284BBB31DE3C8D9600A2793EE0DDBC34699AA5ECCC13B472DE7F36C6482902E75FA91DD7B797C70DE1C46DE268D7319290BA0696983F72303D0CBEEABE07239E78F9B3422AD99CD1CE9AC6905CB0D6F92B58F43F3ED6EB58CD8F8C53381EAD32DF2B8784094CDDC8C70431E200715050B4067751BB364EC16C4643BF8A2F807792377F520676E",
	mem_init2 => "FB05994C99B015183E5EE515D202D5E8174371A49E28D45D98B071B96B9EC60FD0C84AC4C99D2B08721350AEF0944197CB34D502C659BED31F57786A403A4F0EC5EF87C6A15D00A363203B0D4C93665002A6651D5ABA83FF9647E86A59881AF98006DBECB3E47A328E40DDE80AAE1B3108B552A738BBC9E5B3AB47FD1D582BCDC8A06F1C00C95AC7D110EC144D04867F16B09A549E433DC1C42E045CA6AEF416387D898A54629702A715BB6C31CA0D9920DE2983166C148EF1AC38B61AFDF94ECAD730C39301443DB611ED1F1AB06DC6DE08969C8D4D6F3E8CA48FD1B6720FA41F8CFD2A52BEB331661EBAC31121E4ED897AA256EDBD221EA59E8F19B21F11F0",
	mem_init1 => "5F1DCC08ABF5D454C1EC053A240204B7FBC9C5D9A7D42C1E32BDAA4E882256195D686D79539EB472FAA21EB55F69A5469D77E149E7E0E6E9461C4502B58C729099D250A6B5CFE4C5E380B44CD40A384E2FBA909665068CF0DD8F01B40E2860D534BA5CD2D9D3E41CB2612C7F472FAEDDDB5723ED77C849644EA5E7F727D2A3C1EB5B96B610D874713ECD975FB314BF1DF8D93D2439DDA94C5AFF9734093B3A405E3B9B14FD2BB5569A5814596338B06039278CB4B6CB1C09CD876E63A95F526F46D26B084E30ADD78A21ED4A752F38B0FDE8E68B8951C32886849D6C40930AE0D1C1872EAE38BFC7E3946AB0D39FE5F1B93C91CF5EA9292A840B010170CFD743",
	mem_init0 => "5B4D5A3A0472CF3F237EC178B4CAF91C7343238D749B62FDE27B625B2512BC26051F7C13B3D694C98D1B62BFF78D06855C8536F4DB48EE137DFEEC55EB268CBB4F761EC0444F6D1013CBC21CA853AF5155743B8BEC98E9854E853AB0EE2F5504A11C3FA9DCD0FB998872CC9E8A980D43B7F0055FDD08DFC54E7B3A4404FD13915E84C4CFD93DF17322AA00584343B07C49FECABB940F9109A2E5F447F654BC3C69836206A26C42F3205EC31F45F379FB226474332048FAF158330D3C3533037CAFE37FBD83D41CDC11F1F93900A5049467AD23307FBCDE6FFEE4A4F4830AE8CCCFA7C5E81BC1BDF61C59EAF802DFB2519FC94E9C44EB43881C8B815EADCB005F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1090E3450DB949D926ACA0C1F85A3A56A274324510E8CD2E72B7ADB2149B32DEF0D36D0083BCCF45EA84489BBE33ED9235A3799DD66976F00BA52563D75D96F42E51A8A297CD2C50FE18F8183E345A09F699125807544629FD1122E93680D1CDF5FA069E1A4CD936D7A421490E4F169B6F200D3A2AB025ABA1A549534BF69C531C5E30E32ABF03739A22F7BB4FFDA7CDD8785FDDB5D203AEB652134B424152C6EAA0A802F1569FE58939D9FF9A70A24FABB55C5CBF5F13C30C2A7707551DF032F67EC47D953DF4B8C474BEC21F43F09E7A2FFAF7D99C2345AF57283C5EA50943B9D6FC45C9CC4E228D8B1B6B55679DA3122DE41ED6431A0A725546028129AD36",
	mem_init2 => "77AB94DAF755B8A38BAD1BE6AB8975B2C6B4BAC5DEC1521DEAE06F7E8DA28B8538463E67B51286B0E4DF9A554E6CB3012BEF1977C1AEDA722BEE3FECDB946D94DC48BB8045BE600DFAA29B286F467D6E3EDFA51FB89972D336B79503054AC22A2AAC321337404733AD94CD48E9CED87D96A7458BFDF08B09451A42CDFB11C196A88D4CE6028338E8A7D0DE04870A971CD606D0DE1DAF6D31AC66D0A9A2BCE6C4FC65BEAFA0F13A1E4ED5B48B993D5AE93BDF4F6098B7BE6ED6049ACF2E54ACB4E62342DCC4EF3815EB366C92BC4F07FCDF48D7A4E0D79258FFE3B4D4706307126755447A86FC24A6DC2E85ECECC742555DFEEB097CDA3D19B68E8166AE9DFFF7",
	mem_init1 => "E7C34DBE28FBE4B1FA679095EBABA1D80B90A0254F2D2D9CEB2588A455C8D8C53E97C18FB2C76DB2E8A1F49EAED7C28AE788A9FDE7CF1873ABDD6D63DB6149C179EA56D9B888FDC601E793980E96516EC7A3585C3372FBE878AAD56333E13D99FDC764B9478F682756D051F84034433B75849BF882A1750D645ACFFF0AD6A038887546AC59E12EF7E90C53DCD566BA211BC80D61E82FD5FFFBC9856BBE23EE94745F82EE6584D669309C4ADBB08988B48059AE0207C4D1963F7EF0636C80E45B59B5DF9B4A195C8D6BD5851A9C2086F7030DCAA4C7DF3A694217B1BC5838FD827733D5047B1A1B86D02432981FDB4C843C2A3EC3623DBDEA9363667FFBB729EF",
	mem_init0 => "0222A0DB258E8ECB041FC8F64C23CA388EC636CECE50E7357530908CE2D3BC34079841DC304097A2CD17669AD1B4FADD1CCB747C885C08F7714B9C88E61483D05235ED06993EF425F6D438D644C3538141E8E51DBF231187E763057BDB4EB86F7B26ED773C9B94E3A5F8F50EF4E1CDF4C8737C07BCAC228F765992367E661433344B5E09867DB1EF83A24EEFB721DB8C2CE70940C1FCF5C5AC4C5699377556E49B9346248D9F11556445BD44C9F99B8665E5F87EBF1578BFDC5B726FECB0EDF01AC6A08B34F175A2C814DFF89A2D69EAAC2C096832BA35B1C98C56A22D5DE832976677E905358DBC207E7227F13AE18BBA814941E5D25329B770636FD4865115",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y23_N12
\aud_mono~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~47_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	combout => \aud_mono~47_combout\);

-- Location: LABCELL_X43_Y19_N12
\aud_mono~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~48_combout\ = ( \aud_mono~47_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~45_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~46_combout\))))) ) ) ) # ( 
-- !\aud_mono~47_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~45_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~46_combout\))))) ) ) ) # ( 
-- \aud_mono~47_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~45_combout\,
	datad => \ALT_INV_aud_mono~46_combout\,
	datae => \ALT_INV_aud_mono~47_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono~48_combout\);

-- Location: MLABCELL_X39_Y20_N9
\aud_mono~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~49_combout\ = ( \aud_mono~43_combout\ & ( \aud_mono~48_combout\ ) ) # ( !\aud_mono~43_combout\ & ( \aud_mono~48_combout\ ) ) # ( \aud_mono~43_combout\ & ( !\aud_mono~48_combout\ & ( (\aud_mono~2_combout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~44_combout\))) ) ) ) # ( !\aud_mono~43_combout\ & ( !\aud_mono~48_combout\ & ( (\aud_mono~44_combout\ & \aud_mono~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~44_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \ALT_INV_aud_mono~43_combout\,
	dataf => \ALT_INV_aud_mono~48_combout\,
	combout => \aud_mono~49_combout\);

-- Location: FF_X39_Y20_N10
\aud_mono[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~49_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(21));

-- Location: FF_X37_Y19_N29
\sound|da_data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(21),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(21));

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A39AFB367A5E104FC1EED5BA11086AF9C17D370F3188D4F39279E55EF89B1D823FA747D01B2A65D891B170E9236EE8A289722BCAC13E2BE1310E285EF129157AA62E75FBB2FABA87126366C669790B7C1840058ABFDB797EB42AE48900CDE6E6482DDA94368BDAEF4D7A551289BE5D372114815AC90FE01640F94993230E06C8142074C03AFB8BAC66A5BDA323DBEAC178758882E238C80083B16908DC16FCBDF0001747D025C98DFC837E46D3B2835C5C4B86DA1A18D9159988526DA69C5E4487E7A449335AC80B2950BCEB612507436BD036CE3D44641E165203DDBE85E93113AFD91F7D2E42E99B2E060CC72131E9C03D7525C47F74CE7FD43E6E149B951E",
	mem_init2 => "7B750343BFAB406A89D4659607B4F2608E61BB062A6E39F1591AE508D698C7F4A267BE21690E811D1C1B08D4ABFC382D0734190F753DBFD3370F6EC762B21CCA7EFAD306467ECDAA24515E58E11A4B98C3E3D339C58DB8D37E5869754F59371BD5232C8DD0E2A223878C9A1B1BE74B4B8B3A0AC9A3FF6BE3B9202536D6DC50E5356E30B0ABEDFA3BA5110D1510694D2FF3D8F7D5FBC147F17D6B1516EF408B870E8DBEF80B9DE0C643E3ED0599A8F4ACF2CCBD33A18B72A17507A2A45D2F4D416CF3F80F626C7AA801378595C046CDBE4D95474C238BDDD1B60D4D59EF2EA1DCFC7365D2A5983F61D93AA5B0551E22E830FD2E434E455C59FD424B3DA188746A",
	mem_init1 => "DED0410BBDC86ABE7E3DDCE219993A9F002ECA8489B24AB02F1523D7529FFDBF3D9214DE66C3C0D7163AFB11FDD20B26C51BB968286B6FD2AA2CB55DBCF89AC15ECC8DA39AFCF5BF3E056BD1A47E9D308E5D28D34B5BCD50FC4DC3A2E77DCA7432D9BBA5FB60060C1D694D5BEF03B14C661316AE9F563B2077D3FA548A85BA5E3AD41AF97F9D484BA5895CD2C5F87D1AE685E4E8937543DBF8A612697E9F14C822C84A70DE8A01C9B64E5019BE5BF7360870A63A14E360CBA3537C4BD724147EB88A23F6CD262B58518EA347D6CDCCC3A7A2EEA85CCEFD70DEC4553648E6AFE648CEF9FF36ABFAD864A1211E213DA81DE23F46816019319B5987306E2AD478BC",
	mem_init0 => "603A3895546163A6D79F91E90AA3E003F35E4FCFF089AEE4D2EFDA889B72BB12792214018B002C7E2808D46B93152E235936C888617D69567DB32488C8043FCEC4566625207F643E076F64517AD5D7B19A6F1BDD956972B02331E5BA680D28BB329BE65BC298B523D4C3718328BBB70691C025C1BA5E12F7ED09ED1F28416F2A7F84DDD63D75065A56F9C2A246168951A2A1DF6A33F76E5C762C9E11D11F29A56E8D948A022C9EE3CD6AB09A48075F17818F511E9C1BCBA25F7A3FCE825DCB1E9B55D74C2230F7D86C1E8167E07E21CC82461DA6ECA99FEB48E27920EFDD0B96876ABD3BEB5E0C0EF9F58990CA1760382401729557A3EBB17C9FDD1F56887A83",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7793D3B1BF14FE6D47E87539936CAAD4992C22A0FDEBAA2823469464AD3AAC0EC74734ECC9E99C2F9115961E6614A45E5933F7AE5EB40EC0C4009AB4FED92061F8830334EA8C6B1C7AB376457A11B62133D6F731DE29D5897F6267D1B6D2C5B5413CF0EC28A9405C3EE0BDEA7AF3CBF78ADCB1C225F44A559F6AA2F3DCA920E6E3915B6EDB4EB5982FDE653FFEEB35268B990A12A0A1B7F468DA30CEFBFD9B9F4CCB6933D0282B7217147982AD15E31C305C0FE2E49BD84B04A17FCAE5033FD2E5B21913CA82CC97AC8042C1FD607B5E4B682EE2BBCE1558698B67515DA49C695F7853099747B611290114C83815484916F8C29E5001BC7867D92647F04DFDAC",
	mem_init2 => "783F4AE617CD902D07BEB977CA48AB276DE1D58F53C187E28DF0F1B1C9A22E1FDB8DE7B3DBC638AF966F83A50EE2DE5F08E1A39F7EFEC08577C9308D76A4B5D437CF7F6EAB923D4DA310C56172848A1A7F4A7636960274FE7AB60495C7CB859B43E74D37E93815B5AC815D43A64BA51B030BBD7CA0577226FFE5A3701BCA98DC347AF9EB1462B438408C9FBFDD705523D68A7FA2BA95601E72290226E9903C4AC6BC198E40E53701C45D90D260FA84D72258D7443AEEF8A1DFF2FFDC94F17AA720F31CD60A72039074D4AE503F88D71A3A8F863C7B65304256BA24183A7E07629C92C17A964C5D2E346D8F7D7911C738F325405D81C72AF8D16FCCE2615B9623",
	mem_init1 => "EC8ED0E03FBA7410B3E707E98F88B6A3C9F2F0B9EE2C0C20C7A85607F26E5D10A03710F3915CA85E99C94E9EDE4EEB5EEE4180BB5BD0B5613674CA4A30824D1028F15AE346D451419CC8ADC1CA86B015A334CB11960C3BECF33B4BEAF55E9FB44AFD0357D72C43F06918FBF67507D9B03BF1D4990F7D94090C0BD8B3C0ED0A1AC33D9C13ECC52CF4B155BC27028F122FB76D7EA217E542DB78BD3CD9EEF38937A5ADADCFF05C89D69387AB21DC74167585DB00A8D79187BAAC14342CCE5CC4D5B10C5E8F564F5C6C3AEBB1FC3A4AC09FA44BA63620D94CE5B00C6D112086DB89884CC5E63F3FC14B56926D1FCB20A4540657FDE857317030597F9A12C57F773B",
	mem_init0 => "FF7B78EBF5EAB28F57C581BF57D51004226CE2095DBF576F1CA2C23D39BB1AF0E188C182B10D01AE05FB94214DF843B4328F0DC2C7B33D71FE55E8240DBC4DE7427C403247531ABC173829CB3A6F17F2CCC7A5E4858567E94BFFFA40B51C9325B0D6BE646A42F22B507490439ED75CF922C6E2CBC85CB989183D8A98FAEB916BFC5E044602D14F4652D1200F169D1DCA4B578A248A5B4C1F81CEB46116BDE5FB391110474A7186403E7E6704B62D2EDE77D6C4CC5ADF41A8A7C0FC80B3C4356A6E229B8753AD208A6B0025650F845B547C7AB7BA162A6A298562A9184356FBA22A008B7658222A21C71A59EEDB9BB4E30C036B2B97EEEB926872CD3EBB0F1834",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BB4FFA906CE31B2DCE1E0CD627AB83A2E38172E699A8E202D4F4B847BD6BB496F1F7AD2CE5C98725750762E80015596CDFAD1E47E984DADB1822BABA133343E7828AABEEAE08BC0E60014303FE2F4812E2B470FC2DA4087039072D2184237D97593A0FE4062A1E1FB493897229FD6BFF0C8A8DEF38F991C8B0D568EDE851531766AA2439C95E44C994627B7AFFD13AD2B499B9C42EA710C79C1443358C9732779DD8530222767DA03485703898839F5C7CC68F14749A9691FA1CF7971FAAD6978CE0C485F917C18021DF0D0944B7F7109323061A1291EEF4AE5587375AFDD56FC7AADAF0BAC7D77B1681C1ABBB6A7CED951ADE0C23CE482BEEE2822E0F40872C",
	mem_init2 => "6A4531FA7744E78D2EA95FCE6DED6E6DCF4388E0974408C85D1B9714F1C7AEDCA03E52899F62AA87C5E9115DF35144418EB98F30D625E638C322A2D2CC46A9076DAAE88FDE77426C56FE0B4D873BF0107F35603981EDA5F68B6B5538EBE17DC66309DA3A758A5B2858A716AD783D5976374E4BA2AEB7E8128CB10A6880296203FF75AB9C9C80EF5B55335549CFC4B6786E802A299E9BE3AB16E5D978A2C5DFDE874373248E417689627FD13725F141E64E75F75E39D661AF2A95ABF4575FE432E34A8A6B3F2EEE731A1A998B853D37FFF45E889C0759B778797EA9E43B6213250A5B8C2E9A70CDFDEAFED83D0FDD1221E8ECA62DDDB588D50BFBEDA58D9C3795",
	mem_init1 => "30A61392CC35B0ADA910CD41D2B5F3F723AA8339D59971A9EC84A8BC39AF641AA88E3AC451073DA3B04BAABAFCC2F8B85C3AC4ED12396196BF888D6EA8CA4CEC1B78FA2205C43A599EC99153E1EA69EEB025DC8BCF1C54BE787EF53287B36A5EEFCEF22E5EFEE730CB7FD4AF7B5E31E3C124E2625B2C1ADFD44AAE510047B0A510B78E77BF3FF2916291B3BD31003A3B094F83F5302BD9855F7C4501D376A83C0910F2F5DEB54D93AB2C53C631A842447D375DCA7DE10A3A6A22D730CF77063A53D37F946734315C97D1E823BF625C85538E06992349A7AB095C453A6A6814D8D6DA0BE7B41AECE7FC5EBDBE1537A9BA9B3EC998725FDA1AB20779975829C0FA",
	mem_init0 => "DC487A40FCC2D5177859EFBF9E5B5C52AE542F34E59FBE4DAB370561BCB5C04D90AA2BF594274AB95945140C77AB8D102187EDA576EE2D559B289559AA6069733DD38EA26D58C1978A4F3F0E49D015B8239C7DE94E325D554B96ABC6468CAE318C4D1DD3AF10D2C7A2731F160BF98CCF6CBC0FCECBEE867F2B199578D3BCF5060E1BA9E5DD42486000A1B2BCBE0AE9E5F0D8189297F5CF343ADE772F1C2E62015C9D8C04A3F626476F46C4CFF7D882A09EBBBA2E2F5ECDE6C1887620DEA5A63842A42F6BC59A2558BF744B26B4EFCFEAE81FB3AC2BDEB64031DA6B1D0CE47BC8D1C566E84639629DBFB42C3915E1CB04E3792222B92FC2CA598A3680EA4102A0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5A0E2B2D902F389AC6AE7BBEDE2A7CB40DDCEA479B4525FEA9E3EBDD775A63E921308871DFE011C5D558673A406FE30F32B075B9011B5C2CB123EE27289043865CEEAFA8549E2F2A36E9DF3ECD9D37BCEE4DBA883C4C12CFBF7327E2C0FFEE2B6F6AE24D6FBD35E977E5DCEE24417BC56DA874A5321774583BF724CC87418CDE6DED757BA6935CA2894220F9DC5D024886AE645493D9E27F2BA47D8FE6D65D5B44B248CFE3980FB2695E22184739445FEC2DBD91B7E3100181275D292A1547B55B5544E4ECAAA719A6A451C26B59BE4536D6F446A2E8570D4AC8D53C6046F37F56DBD310936F22066A3144EABF3D14DEA26588437FA432F1D411C9B2748627DC",
	mem_init2 => "41191313F4BB7D1447936618E57E54380D0DF5C4E0EFBB3C34D5A745F4C305FB4E7A9BF3A270A58FAD56A7524AF2203113548051381DE9C78CFCB37274CE25B3069C69D2D401497790823D780ABC259A1C868B7AD254D0FD5A1AC0919B8787F71F5C42DEFC96C25E58597FED34178FF9799D123E4FB81941AB03071C7F0E83758CAE73455B45F43DA9361C8BF3EA43C8917A0659B346AB1070BA7594884B1D18766744B97241BCC9DF9C7233DB499AEC45AFF484BFE4F8A110EB6400C94D0D57E4FECCE4AC6C53C58E778CBE044CEA7885C8152B4DC061F254105922D050CA8E9EB77C0C01D3244E423B31421CDF7BC3B2FC8E03D5FBA7C445518882021334F1",
	mem_init1 => "E654941BCCEE92E4663F16D6AA85EC1FF98B2DB81AC9CDD92B454AA6D7E47DBD8E99881492170598BE028F6336F55D2EAF83A8E716DB850AFF90CE9F009CD7F6781E82FD343410880B60B8CCFDCA31463CFA5AAEFB5B6141C1E64FD33B8F01BE2D2C79BA70194BBCD6AE8BB60FC73E061E7C6A874A62674DD5248789478C9500E8A7EC65393990FDA6A78ED5808CB454994E7CFB801A608D9ECCBC8D40A7F0A4ECD18A1F6EEEC624DBE09508B9D2C16E13604F349602758B1132A0E1CFA2BB154C141E80A4F1CB6FEEE8A5BC1158DBEDE3A841F0587B5C80125D9F9C0FDFBA61DFBBCABEAD381AB948FFB66DCD710619E1F3A57AA18B9541907B092B607F381C",
	mem_init0 => "3EA8294AF7F5F2DD6F4B4C0B6F0D77553FD42F070E0EEB21114980F656507334703E982284321AD23837DEDF3F9B067D09ABF85DA241B8D70B38C5BA75BD908B9FC2F5CB504824EACF50BDE049134B5BC8740ECCD6BDF8732EE19A4BE5E6A247D6E1DA25C3CE5AF006EA0DDC7DF8B5674C6FCC9239B9E2537010428DEA4FD2A1F07B1A705CBF4466043A689D1ACAA60262E9C9F6CFE40B473BD60FE9B8297460BEC87E2D333C443F51460BB7657E2C2047F84A7C52656C8EB3B94EE6AECC8AC95044FB0F62A4D2B14A9A3EE1F3AE6F56A397ECE9B89E8583400A79527BF6E02AFA7E2056DA2E11F8DA5B152BA8EA16557426CB0B56D48DFC508DAA982235DA81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y14_N33
\aud_mono~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~40_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \aud_mono~40_combout\);

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A4F9E7B667845B55960DE7BF5260E1AE1C4BBE8E3FA7568F27116CED57097FC3962DA56AD24C7749B0021EA42FFB4E9FFF6DD64C5DC73D15C263BFFADDF46D85E669D51A59BF0CA004F9A8A668E551B850B5328A87BDD492EA5B3F1DD78CE52B7C89FC80DE9F9126D449C6B5A342C1F0A2A0E814498691B93C44178AA4674A3EE2E221E0EF22521EA72A67FD2192034B42743250171FB918C2CF0FCA0D9678371D9D1623B0CA08B2FA28BB6A1FC08116845F73CEDA2CCA1E4A620E4BB922369AE4F49F6669BEEFD9D99AFC74FA92D193747D6D6FB67E1F81AE68C024ACCE318578166472837897811CC633725D137751C403A2EA2A7EF89CF88ACB5450D6B463",
	mem_init2 => "3DB448BD240EC4C6C2945BB6A0989D9C12D4F8CD48C12D499E7330CADD579190CC6F087E9A9AE31F7392F9957D75F3B0AAA312D4EECE721871B2796DEA9A8F8D71D310B90EC39BACF23D1408386171BAD863C38FC33965078146F73D894FDF5BCE46AAA1468F9AD6CDC837B3A0341E4EBC56C74AC9C2D3FA5012A7593DE41E11FD7644D8405CCF92322FB9E02AB67064A9AF52F65C77F244A4BF25346040289EE31737FB139052474B0A522493FF9DCA3F63DA1814B88A60A82E66C1669557E0AEC59B3434B20ACA14FF82743E1174CEA17B4A9C865257A4B9BD90F79FCFAE030EDB5F34D9968A527139C7973998AF95B4AA42FC18CFC4037109764AE374D00A",
	mem_init1 => "E65598056A439A3C6458A58C06E7128A8DF34072B1D6FF655FAEABC05511311D6A6396C31EC6692A3BF595D72540668805D7CDEBAC35E1D0A177499A16B4FD00FCD0400295C763B39B4006C8BEF033E0AEC4F59F4BB61F505C223301527F8DB17013E5878D94378ABF2FDFE238998421C3723FE46AEDF2BE83E5E5369F8CF2BF315F5236E8DF89DD63743DD97E0B773A1CAA1F07BF3793B8FDC10F940886E7EFD150EB504D4B5BF9F3ED253CE985B62FBE4F70A17306EA519E91A7B335AA40DB4C82B39B8C74AD5808B08A227F1232A72D2809BB6617C66E6B4A3CEC82E2C85443ED67F9656233793D843B5097130356C8C5C2BFFB6E98FE12528E71E10EC0E6",
	mem_init0 => "8EA4658BBE8AE4946958D68EF731612CD1773538B7237EC969379C2C947C60E78094570804ED3E2CFB5B402FE3378E6202C81FE314E20047198288B74DB94AD49090C79D397D60675E6C4E8BC8E2B34F8FB6B2E709FED5DB9D3C62F452731F64B0DBCE5940B64502CC462983DA89E31D2372D69BA4059C3DF95660F83B858418F2E477112406444DBE9067B190D28975CFE4B36F8495BF395F522956A9BF52A4968A6962D37F308CCB0DBADD70D5850E2ACE23BEAE5CBD0A2380D758DBC65B27CB8A701C5E70C298B91BF32AE64849673EAAD14C81489AC6DB634CAF147E8D3FD389B2D59CD6007E111C87402C41D01A9C55073B7F037B33F3DDC4C2B0B50BC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE2FF8AF54FD7B7E83C6A409C2AFAEF147BED64E3DAF4813B6A231A261BA02AC5597707B27489DD09CDEDD81F2BD80D33C8F220FE1BE0B97CCD42258722645258F86BFD9EAFB81B1DC48E3F90BBE6123F877ECEB5B22C729ADB1757003C6D55A7154D7753DFACDCC78855649B147700329B63C91BB9BFF73C52CB5C177BCB97711081AEBCAD445835CFE6D392279BDA4051B290A121F998EE3C7CDC1E69FD8D528A1A3D66B1B3B43E8A685D22E734873484B2C7488398F1B5E35C7EFE0A1D99426AEE0F32365CD5BF3A533DF16CF4D51C33072B65813D5F319F090FE57D2EE8E38A41AD317FA6ADAB8B784E585A411EA41840648E57C6F6621C4D4943674BBC3",
	mem_init2 => "2134F41ED213F4F1CA3BA729CFE194E755CB9CE4AECC7676C0808B57BA24F9B8CC6EB70D2D6459279AE34001B00325D7550E3B38F66431CADC051944779FFFC661D6F02FB635F59D6C953AE38EAF2BA59E38C1DC292BB77C4BB2B916308F3E292DD6CED6C1F1C6B7A28830FA42455BF3D3DABEFA1B9171C5848EC2D1AA9608AAD5104AF45D5B26E880302CB80A85245467EB8676507C69858AD5DEF7B06237C31FA5789A96B44F390C47CF5BD6B19B5C8966EE8C31512459E581CD036BAAB6F1F316C54606CF83DB95E37B1EAF7989D3C015D4B7374BBA35B3F539BCB31C3A0083FFFE3BA877CA9BD93F9875CDDDD09526F025F0DE898B25AF6E6215649347A8",
	mem_init1 => "C598D70846443FAF7DDC19E2B99CDD87FEC5669AB1D3BF95EB7655188956274F8BBF253DE4BF54C8F6183B99035FE7D99AD5B047DE64806C64BE4CB081E9C65E5975BD872D077B4646440F8A522488FB778B32088E9D687FB619AFDA0A67DF491C39BE21F7C07CB7A2D78DD91DAE63CF00277B957F0169DDA9BEABF7811535CBBFB1AFC796F1840459E5439D8477D452DF3E360FACEA9A85431952CECD10B2E9A93B5ABDC0B58136CF68333BB8C6713141A86C8F36F0DE01FE3D08BD2E035EF5AF89CB92D61E6052574A64EE87C1509AA23AEBF690E17665501C94ACCE9F29DE0EEBE1899FE7E347B495CA7298E2F582ACBDC3FAC5D9C7D7B4D9ECA6E64B98B7",
	mem_init0 => "D65BF61B4B2870E5A2C0BF25343DE6BD1596CDF7DA3FA8524BC36507319B38FE5639EA708916B6DA472C8CE4629BCA3AF705C07C512984A7688DE2287D0E61C10F6CB2D99FBC7638B9B65C1151415A67CC15D023AAF4697682F2FACEF522454096D396D39A6F96FE23C15E090897D00598479455C125907D204CE407FAC0530BFCC6FA5A1B2A3E4C7F6764D986CE987787FD2055248A68A7866D4DD641B1295A34A4ED054F529530028E5945586CB8EAD544E2D027E36BA9183512EB8871F2D5075EE337C07A574A350510110F9FD040666DA1FD412EA5E321F7960C111F12AC26D7F6A01A7398955987D3986EB25ECE5A827B694B7141FF145DA2BB2BBE7292",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00DECD0D00D094F00E0BA004C9F74191F0C6AA9A01BCC02622A64CC88A3CF91F2D1EAE2669BABECBBE0501A32865C19C9E70C713641F5D7EF585079425DF9D714148DC8ACEC186FCA5817A4DE8096CD5C7340BE0579801357F5712205B8EF0AA80FD7CB7F0B56A0C19A2A1E727DA9F16539B077D52BD084EC9483EE8C62910CEC5CEDE4428CD99DBFD23849CA391CA04F73B60CEC0A078F33962B2C6B2CFB2E8C99A61C7D02ECD773B96DDE67076AC8D0C1E21489422A5B22009C24E17D34BE433156986FF564A25592D04F752FA6D4FDFEB5040DC47DFD3548826D907859DC10DB8BA3013927A968BB747DC0E0CAF00479BCD2AD02ED4EC08A79BC92F5DB66C",
	mem_init2 => "99F7798B57EBCE502BDE22B5C712A984D8652246EE057763AA93376A76CFABA99419873365E84460A3AC2FD51C405494F5747B2D934D56CE8B8B4B36FC7800F5E2F679F70C8FF64F84D1BF79814535A66F62E195E6764E2E9929FF4BE61E7EF4F50691A1C46F082A22C2F436B2BD47333EF5B3388D9EA10DD0CDE828466904325CB17AB8E5F38D918A44D353A7096FC1A35215749E5F691A5A24066DE3E5EA0E546D37A1B552EA4B6D1C4395875C260610FCD747025D5B8653C937265219386853B83E5CB3827F4F645FB548FC56FEC38FB4F9E5B47FA37643696A52BC45F554E1CEC70B1D1503B3572493E20DB0E9BC527DEBE6E850A10F6808439D237550AC",
	mem_init1 => "F39489FF2A649D0B77FB70CA11FB221E4FD561929BFC3D028FAFC4B44FA363B37F59D6B6EE0B7D5DE7E3A06ABD03AD57B7093FA32F366F2AE245F5DC2C459E2A42906729569F7A96DBE4406A87FF7E5BFFCF23A911D2103D93C1E497948F39D8CA46169DE16CA8838D4C3C788006873F4FAF643CF7AD179D60BB5D6B2789A05B5C72264E050E8413372642688974BBE4F4CAC9FFCE19840AD35700EFD27FBAA6E6FF5A561D26F99A75622F5BC2FA177F8B334B6D285F9BAB0F66FE1B750E1B3696C9C13B3533FB89F702125B8BF05E6BF1E9F87128C0B7FFC52D38243825CC9115608E688AA429CB5B9A23082AF0A5A5A7373E90263A384477CF5CC84F2629B5",
	mem_init0 => "05CC64D3BA354E31A11E64CC2A46B6077DB850AFC4CBC274A7FB19E167075A4ED58B6FAC0C2EA7DB7E281963699E2944CDE07D9D601A638A7D3F9B28918F677EC60812C4BE78D655098057ADB1501CEF1FDAEDA778AD2E21B8FC72BBF558EDBC26F28FA3C455FFD5F8BDE389CDFCCB15D8318403A7CAB5D946F22E53CA8465DB65F98C5180E33BA3D13DB26466A735AA573677068E4EC1287A63E154431CA4EB342743C34CE7CAB7C931BAB1E227AD1AEB8FAD979BF7EAF7E9D9929247468D24BAD8680242098D0EA0B95154D39FDE8D81BC1723EB9278A991379670FE9C00DB7066E7D5A0044909F9DCAB0CD9B65CA09F8F479E7F6627ACA41E4103538CD1C8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EA2543DC2ED1F2939996B2143D768935F0FDEE645254D0337ED4C8E2B1CB2EE407BF79618ECAAB597B647D3EA774A45F37EBA1A0522C3C28B06E10A760B1D5C6A4CFD43C4446A105F340C1BFA88E14BEE21D7B58DDA60842B794876710E4C0F4A77A0F3D1C15A28159B66320942D5AD184DB3D728F6180C423EAF3ADBB396925F763848A91B7E71D1EE010895914D1E39DB75EB57FC1E0E16831507FB9891429DEF43E08F37E98045879D539EAFC18C4735FFFE9747411F3F6E878D6A2F02551C683823989A1CFFAC2ACF63F267214DEC1DB2D09FBD703F93B8CFBB8E5F30E0B18119C095AEDB424192C1C275C5C1015779F8CCD40B4AE29DB5A1BB5FB5FFD22",
	mem_init2 => "121C4F7A793516FDFB381D60EECC71176B04CAA29BB164BBF152E42119F2D6815F6A49F29F4475007C0002864500658FB5A25A2043ACB76017032DC8D26BD3BA2C636AB9670A7ADF173B8C57DBD51B14E2962174DC5C5F2539915A76BFF6BBB2C4C7305BFFD368B432ECAF71FCA733DB12709DF44A21F4998A849C35766DADFCC6543DBC495757C3823D62EE544FF81004CF340E7C53917B3E305ED442E298AD627E1F3D59996FD4EF2B40ABBD829F464BAB6E59D17ADE524EA480C050955DD2E1823A68EA7D0E993FD7CAEA77AD4A8911D7BF0A3E0978CE9FCB9FF50E97FE76D6D0C2CF80D8C5566C554BDEE7D2294FF1E5853353FDECB8412CC60C1DE02925",
	mem_init1 => "1D99013BB8A35D5B4E83CB87721A3224E9B7551D7BB29FCAEFE414BC0419E327673F8F43C5E21245A4A815B835D05C8ADAB6C9D6F1C6D01A9C1F632D19E4E52CF3417B1B661508F70AC10626CA19E2A2195F068D109BCD7BE84B52154E3FE7E37E2FDBB228CBCDDFAB49EE596A3B38FFE4B5A5C13917CC2B698EFB53AE13E5D24B8D8059B24E99D1E7317CD2FBADA06B27B74FFED84CE2D30954A28969DBA08BE55D64808E1C6D2A717D6B7B33885B6B1B0CFC19A3588E94236B639DAA1DE989A60F40F7ADC12966BF1208BA862BF4563BFFEAA9CDDA6F0ED72DB4B6085A11C73F745781373687F500D27DEE788D2E821E50C5D767EA8ADF01BDF24339EE1DD8",
	mem_init0 => "ABB6CADC4108D4AC8FDA43D3A6299C208C68E9ABB2A66E2517616828B88CBFF5BCD5ADDB1C13F29F2795DFE7D63BC4788ECC7C5F28D0F1057F082C1884243F31B5BEF5D3536631DEF0BF34C5D0F3C029F2BAF2536F1133B00B32B37BF7C9F5E6FB8C0B25FCA8D5293E534973B65033911330066569C0DD2E2EAEC9F97BD380F9613E9A481FD9E6758334923195B81D1C6DC975ADD2C16F3B85FDDF307855322191E94AC6380656A9163AE4DC400B754AE502490294573E4FB2C6ABCA0968BD8CB47C7F80458DE9F730BBD80187FEEBEE67289F96C7FD1107B999E1EC5F1DE3D403192742B6A6BA556E19170D5D9A321F2A9931731D2E4EB6518ACDC9DD682AC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y17_N6
\aud_mono~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~39_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	combout => \aud_mono~39_combout\);

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D27695953BAC0C485195A66807FC52F630B7D38DEDFD694B8C0F7FCB2308F4391B53BBAE1D3BE0FE551B324FDE36C801890AD28754E8EDB3EC44473F4E6EF9115A8A65E6989D56EA6D34F46C051E586FDAD89F77F3B60B4DB81F5F08314162219378DFE7FB2C88FAA918D9143781E54A03B70615595DE7C9ADFDC496E689F42028082963A661819EED64E164064F3B33B2853B3A2DF91359FF2E50B62E0C34276D130C7E8B0B3059844DC9ED9E34629726AD398AF354EBEB4A2EA745B59D3618E3006936083A52FCF406CBA82EE5DE8F2D652AAA336C4FC5503EE555A068CECC3E9AFB8277D632B5610D94265060401617389E2BE68BF40087C9EEA52D34226F",
	mem_init2 => "EC6A7305ED4FC8230EB5930951D54A463AD3AEFBB9CA6CE2FBCECE12FA72FA07BCD5008BE3754CFC269AD02E415BE86767BC170E838EDF91B381E9511A699727750413E9EE0329C6973F54DE7A943CCA1578006FAAA5FB7EF5D49BB3D96495943EF96913B8147B874D0B0AF929B0BC3689BD8FA8E1049F80579174EC9C65D02BF1BFB85A4E1AE471614DD319F29CCC3B6B929CC55983FF77C122DD0C30E2DFE349EBFFE23CF52B28AADF737CC13174C4F3BC81C54B5D6160532B860AAA7D92F56C42367378FFAE1227CFC500FE494A1B05A1D3EC355B25C3859190D3305496B632C87541E644B9E20218383A848ED94816784237F8A770803AD9F642BA943314",
	mem_init1 => "A36A411D4D483901483359EF76216D23C6A85026A8F6B3CC8788DEE12CB99621CA3E1E9EA136E1C7D825447EA5ECED2312C22539AE0D1487DD1409C1C5D3B963B600477213E742EF7311BAD307AF1F082FEA92C456CA83E1D14833DC0A85AC4AA9C6C29C4002E0A43E4161DC2E5FDAB6111A67DC3E42B1DCEE829B807C0737CABBDD61E58A91A18750BEC12F3746173BDE5998BB406D121EEB523DFA54200B55B16F5F2478219AC58CA8506EBEBB4219233FD5CC24F594015A3E177283A12A6B799DC3EE409F0E24AF352A33A05C817D0C0C391B86545BA2E49600212DB36E71D624E4938501771CD8CF1DAC9A7BA5679A0C456106AC251E976EAD7CD17F10E4",
	mem_init0 => "661532107759CC2B54CA7A18E83DE09BD0C7A1B01D6D46643968D6E877E6659C2FAF7ABBFAFD464D5329DEBF38AA5AACBA02E5DBF0C3793766475F1476AAE9E18073DE923C3D60B9527127758D421E0FD352A7760F5DD3690F1076EA6F86661BEE1C7FCD55E6A8D5C5D2B2FD425B2C2B872A5F1525F69AB62F243ACB04E1EB9A2EA2CE7E9CA5B9C279A987BA13F20B456228F0A146E877EA5AC173B44484AFD92A51338FE29FD33D63FFBF3F299A0DE52FC635C7154D2AA5888AEBEA8BABA1FAC3DE684F8FCA82321E7DA6A92EB4CB28EB66109026049D1F3503693E154C835EDBF44B31C474BD9F2596EB2DCEAC44F1FA271C22F881572727A1E6492BBD9EF4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "778B590F0BD6BD8CFBF77C537D320B1D83A97B24C3FDA31B9687DA99FEC09A076AC10676AB2D9322D43153D43557F915A208ADECCF1B8E2B11810D2698F24A9394B4453DE2BA4A3FD7F27DCC074105CF146ACC465CCD648ADE8C34468DCF228CA41D5FADE44EADE8450F1FEB32E347BF1B76ADBA6510656EBD2DE135565B19CF234059152AAC6EA146A8245BA9E429F8BE712E0CFD5B40590029B69D529B8A60C688FFDFDA176C1FAC3D4E805F4CE3B2E70717E1A394B238048A4E0233088B970A9B4DBE2DBB189D795D886301DF4B272F8E86B4043F4F46D38950F5BFCEAA3C47EA26C71A05A3D50475B3F8437DD983532275C9F4C2170902092220E857562C",
	mem_init2 => "110706DD604B913D69F1D82E94AFB362ECF83A112DA3C31CA6834FDCFF57AD0CD7EA865ECFC99061CD8414C62D034450036F0334719304122EE3FEF6778D225DB50F4BEC0E6F5FA0F4DDC272BEA3224FD0FC04248940DEBE932E9B2E26516776763D13CD4C670B6683A5B4A567EB119F38BD52075545017801CC125628B7D3665BBC1E831962CF7F303A346B1468E6444E3A28BFED975E3E65324AD6BB38F6C531E4D707A57E0482A0BA02C4F3AE56B85553208D2A60CE0730A06C6913C5EE5F4203D2DB221BF073F4CCFC5FD378BF608F0FF8CB75ADE409AB8581797B7E7FF012C36360DC16EACD0853A07278D959CFDF011AA1C7A34AD4E323DA192EACCDAD",
	mem_init1 => "3D0717BC0D9EEC20B5E3059C931CFD8AD43C8AE9618A91069288459EFA9F63EE090DF3519A43FDC0772B11273DE19EBDC9851A0AD273C06693CAC8CC160918246401621A93CCBC35A4C0C0F5F02ECCB2B152A231EC9A8C8F7FCE0E1A69D538F8890AC82E9E7817B39CBC560F936943EC4191674DD906738CD59EBA9C805F78912255F1B8D6B03D3177BB8ADC7F66DF72B7111E9DA30ED5534B870DA72561C3F59B7FCF08D7C4E3C98787BEB471585540F12862892433879372AB363C978FD133A0A9ACCE2B3FA831E363D7ACA48BC86972DD161F613FD63D2FFC5B0E9996E4F9475F9FDEB3DD18CC9D4A63514A09E8DE6F6B71997604FE5F2E9A720FF6420AAD",
	mem_init0 => "86A2D94AA1A3C7DBC3BD57055025529FF23DEC51AD5A170D70AF9D191FE6F375844CDE3AA6252DABACE37025DC6472D6A0831AC6E0AAD4F0816EB08634E8ABF80BAE71608A93CB47D52A882238F6A35420EEB77263B822D72E3BAF55E1147000697C91A463FF0A8F498931D52F997476EC7116893906E314261A0DF6C238B70C7379B619848E6A96438F163A6EA24B1BFAB1E31158019B117E9AC29BB525B17BC558931A776A7059DF594AA1263372F619076AE602D49705FA0B63FFE9BFB57153AF96CCBE29F151CA044405D2FB021EEFCCD49A80651B8F386E59EA2A634F5B123734C40845C41414C93FCBD74BFB4627A7C1C9F138A89EEAEA4D1B3962B09A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "85B16DDEF30462F24018515B787F25CCD652CD5DE421B99118733D4A451EE2D529644057F51043855807C4A6EE9964730EE1D6B133EE9F080B9CCE04DCB44FD2F6DE2C503D76B876FB3416EBAE103555ED49ED74B99AD7BF22A061EACF8BE8256CC67B38BE601755115A8A8D4E9ACBAB7E2A57DAEE4202CCB6C2D2510C158EA53205FA73C8FDE5FBB370C04F52B23FED9FEA235633AA3E18AA8186F1681FCC3D06C23CBF183EEAC5DF67217060D4CA57B914709E8D5B5EDD0D2A66D8DED2AC9887E5E94E7EA7C500CE9E014918DC0DE6DB89C9F328DA7BE80355126502FE898BC419FC7DF944DB34CE20F87919DEF0B743218408570EA32F1F56F2D12DA65803",
	mem_init2 => "D8E2E6E8A0E5EC42D8A6552773826E54BFE602DE710BB9BD4FCDE93F920E565E174EEB5999ABA058C93DD02781F631DFE158D91711D7762CB5ABF75E24DAD73CE1F0D76EC0922E06F588A55313D8CA3BFC3F00858DB776911ECAA98CB9104752B391B459B6ABDAA5F70886E23B5128D4D569181D83D635B9E00C16E0F856ECA96F02C4D69FF999B7FA07002E24EBFEC7CCCF72B25E8421E9C6170919809634D54363DC6D7968E68169F42EF1E32069E0D58A11AD0E90A4F54B17B90DE22372F2C928DE7D9B57F2CC48C5D5BEF9857A4BE74CB9D0C32E8F8FD7D8B295D7EBC9D137B965717539EF0B53F43C3E13ED0D93F33D085D306E881ABF319C007701B4D1",
	mem_init1 => "E63E3E4D677FD1038D1AAA95CB82C16090F441D2D45685266F0EBD65FA1012F525F5F561640BA386C4B68C22B27DBC50226B8A708B15949955BC0B1AB676BF30457E2F2CA297A156496330649737F31C4DF2E5E09D15B010CD5CEF19A78D27036FA46E017AD7959BAA4D0B1E8BCBDAE58BE364385C0A8BF3E31BE301B1EDDA6E881152C3E0B94593A2EC3E0B3B0B47408A0CF81637EB16D3305AB8397D368109E63905043AEAB04E3A2C454C9A9D4A0448A7796382FE9AACE6B0AA51B6BB32088CC81DFB6D9D50F16A31BEB3BC9C8BECE10E8ECB90269E97E5EEBFE1ED0E8FA097ED7BD60B5829413E6CBEC4F9ACA0CDA9F1FB0CBB6AE5C5BD0AC0AB93654F66",
	mem_init0 => "7A2BB817BBE8F80C3CE5492A9F09FBFCAED1422EB4DA6396AEC523E15B49C9BFFAB8D62A80F9C3CEEF444A83B7A14342088B564F93A24E4A87D186046F33A288D3D79B9850252582DBA4E6D8A91A1F72B57B1217286F1B9E6F04F058B20BA49C81E43649010405934EBAEBA6E97DA11399CB706E7FF78E9C107FE8A8B4D5D823E428554425AEED98B46642EAB9497D2818886786735E8EFA9C78CCFED5A66E21859B405DE452E0DE476DEE7EA72EC99E86DAB009AD170F51E4C93ACA511B4DBD77CCC65EDE78582472C6E8484397D18E35E87F4BD14E7A39694FEBEB0F2E951973734279FEF1BDF9B09F3DB49D0EA37C88F49592AA3A3FCFF4287A711F46BC7A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "86F119202C83D39E86C9FC83F002C5C59D03AEBE6A55D562186591B3B35F92B945803F1B501CA83088829BC2DEF43FDE9A80C8B67943342480B5EA30C246CA4D990397148E86FD07CF4C8F24D1D469A28639D57508D231C6AED3769F339A511F92381C18E050B396B8BCB8CAC18A6BA324963ABD64AB3C911728E05E7BB6B9DB338ED312473A5ECD0C2F85858850A8E09B1C417C96695F499C7EAD725C408C85C3A9CF367F6E033F83EB6FF10431C9355EC62FA5EAD35B44038727514CA1589ACB0070275C82824DF5C168FBC8CC9818919CA520F72FC02635E4CB760777FE97AB538C16030094D310EDF4AEC3C26239B2634223D755586DAE50702AD5FFCA00",
	mem_init2 => "CE1C2E7C1231072866FFD265150C08FAFC393FD165D8395E70FB69F2887B54FEDFD9B16A3ED3A2B78EBA2D196DD72EF15A08BA03D439580B0104DCA4ED489B66BB6F3F023965215B414E1BD2E06EBEF46217E847A3171F91B0189BD10678515B716A6C704CD8FB80F620315FE6CCB275AE8A0FD269A55F41440AEFF2803860549CBE42CA7F6E2C70D1771F716014EA16A896DF2A71F334813A07DC334F61DC22D50EE5DF2DFC662D0E9B9A48E8EBA65ACAC8A63267BF5784329EF824382DF23DF7F503F8B51EF7AB6F2246F050CB37479195C35A6A84F098D76E3FDC8B0E885D9F354980438FBE3444DCC231208B14339176BACF4E20FDC5EDB646D60E354E5F",
	mem_init1 => "9F9E24A2DC754A29DCEA0B51652D1E258DBFDEC55FF68710367D339E6E3E55997F9DE29A0539B6B105FC8562DCA30131203F57077C00084BD378CA6116F2E43E30A1989E7BDF5E3C9392612648CF90DB12852BD71E92D0F6585B89666DFF3320B4D9AEC3006EE89CAC653C274AD3D15DB25BAA0445AD5EB993BE379B4433C7217EDF7F58F22115EAB04EA58EFDC79D32C9AEDA4E1D9E098CE6F37A60E4DBAF94A547F7D93326B12BD0620D8C4EC2077EAA67FBB26756A36DEC4A84302D86046245C27829BFFEDA08B6D3113948D8DA3E4EED1F41582E08F19752F6A36A201FD0EBFE7A66943F9ACC8F876D5555BA798A0E207C9FC1567C9E90984F24348F691E",
	mem_init0 => "24AFB2D83BFE5FEB1355BBE224F87EB9CEA89A0F7FA168096FFC2FE3F1CC5D8006E4770398C3794D75281DF0BAD0F0FE86E831615CDA61123F39D0D6E994CB3F803DF8395DBDD9451A16E7B7759AEEE30383A1F0CE0298675809011F1C5EB68D1520E9A0F5C9B44847780642823AB854C86AF810E1ED54880388AE944F6BEECBF6251DAD1F81BA3A147B2DC9ABFB68157F2230A6707014238269BC133F0B9CCAE5856D8FB9F04AB1FD7342188CBA469F15BCA656EAE2CE997211C272CE1F6C7B76BB5CFFA26EF8554401A571EA23CD3F2CAC9D237A1F014D9D585C7AEC0375993FC687960D0853BD604C3C3CBADB162C2FE2C81E651EEFAD691A928928BDA6DD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N0
\aud_mono~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~38_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~38_combout\);

-- Location: LABCELL_X42_Y17_N24
\aud_mono~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~41_combout\ = ( \aud_mono~39_combout\ & ( \aud_mono~38_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~40_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))) ) ) ) # ( !\aud_mono~39_combout\ & ( \aud_mono~38_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~40_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))))) ) ) ) # ( \aud_mono~39_combout\ & ( !\aud_mono~38_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # 
-- (\aud_mono~40_combout\)))) ) ) ) # ( !\aud_mono~39_combout\ & ( !\aud_mono~38_combout\ & ( (\aud_mono~40_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000111000000110000010000000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~40_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \ALT_INV_aud_mono~39_combout\,
	dataf => \ALT_INV_aud_mono~38_combout\,
	combout => \aud_mono~41_combout\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E6E4BD48CD1CD07AC40F9222CA214C92922AB61B3F384301941EFF241FA9089D1F1C781346A70A83F505A2890DF6012E2B0ED63AE72E3FF8F9F9453AB4A3F5716E56F281F7D82A372A2EFC0F15E55CB9C630643FB4FD335847E294435002B9B31C6E7BC876AE5D7B275501C9798B7CEC7D3194C0A58D24EBD3B0E160FEF346E32BCFD7051BC0C70DE301255962EAD9CEEE549A0EFF4AC9FB7E9E4387A62CFDD5BDD62546D45C716E257183AF4ED723FE2B2ACF2E69C2A3549E4007C867F6076FC196928D1F9F45B22607F14672C4660AF1C273395A25E2F60A536F81A58542311919C09BA82697EFFB531E1A171558094A1FD81FFE2417D2EE10F3910F3E17AC",
	mem_init2 => "84A47C86AC5BF3F9BE21F25F40896828EA03ADDD88702D9FD10BA1241E72E8B71CF86930517972021BAA6DE2EF3F41A5D792522029616D959F54862FA824E9C1DCB2A6292AF84430ADC6C5D927F12831FB61F10A2A0B1B59EE5F37850421CABC247DF1EEB3DAEF987339A0F0A68EBF204388411D0DE8FC9CC80D4750130002175C5FAF4ED6720D687873D8DA9D741F03FC014DA44AE0A6C57E25F016FB663B00C84007377F3B5B667B8E9B32D7AB3561E18C2DE6C3A947A9DC78D93C13204D48F64F08D50AF589A345AF3A32402636805A695435CD3C873CD12C1443E7DD060A88474BE4592ED5465B5D3E70814845C299551C4210CD284757BE7AAF98A30923",
	mem_init1 => "672969DEFBDE812E86D98C9969166C9C7E55127EE83D4C1FC9D447AA67373FB220E594E2721A765D77D8F23833CA0422B463ED0057C713531C35D258D88AD3968E3C05415F8A5598C29493B7F6F0ECB7507FB3A20FE7838D88A6F357A6A714ABEF3E39C8C61ED4049B6FB7372539DBA5428001529B7E8CCAD8A520111B79F3E0545A263A657725A89F7F9037EB2DE532D81172E915B48A0068C79EAA54709E71275BD0169FB1E14D54661292C66E14D904A52FC320F8A59AED30D0D4F65693FF552AA9A49FD6D3BF930A47FD3A90F96CB96B40461A7CC3F417FAA6AB7AB68EAECE0BDED6E363A1663B78601010A8FA03654C7FD08ACD03DDFACA73A3712F0F09",
	mem_init0 => "55496E7817D27E9DE96D146D4E89B71752A3223E96054D84AB4D277E8B422AEBFED040296B286E1A37535CE9F0E8589C03BCE8EA07DC35652AE8EC5B196C304A3BE7A81F18969A3D93D4E90C664138FEFAB635340FF7FD5A0051DB08627FC24A9EEB30A98160071A223B0366E28C76ACE582541F5697E81415AC8FAC796DDE2EC2E2435E02EA568084F83520667B048C53278515CB7765B872C5F3A3E7C1F5346504293B3362412937E7FE8C3597605D4FF93A7B0365961BFD6C3C8437B477BEEFB19C2ED0C585741A2C906E7F2436EF15B3F78EFF7D11E7569C1802F6A0E75A6D2E4485292B52CAF40E53957201614A1AE6D047D88648EA217775999EA2B677",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9246F2AFEF77C764C515E581359794926B1543E55540B29B253D4C2138F39D6F3492AB325E6D45A3EADAB4D4AEFF097E02479E490C1E76704E3FDD0D99DF66BE95FC6969A0EDB3F96277CF970CDD690E359F4A79F9056FE7CF566EA84452F74200E46EF3EC7F6720F1392E6155D97053F4AA72159E374702670A1489C11E7457C0D19408444190E9835DA08AF2917BB3C73F510E3FA1078A7CC4CD17D21368646FAB01A57933D3507CD1D7E2F857CBAD0E00223EA31D33A1C45C5380322DF725344F6B0311C7217001995CDCFBCC038628247BC6642B8C07BB4922611080B3CD4E1CA32D3A1DA5341DFE2CAF4A26DAF0314C6B77D456FD6CD5D01CD7B81AA3B7",
	mem_init2 => "516B919888CE58AE4A2F4E6933B0D69D60E2A5EEBC2D6ADFD63EF524CCBC551C94E9CD853FB9206A35A9E8CE22CEA8E4A11CE234BBCAF9994CE5C3205E47EE08864CF1D1077B939148261C64009F22D499D04E1959B82BAA306771F509DCBAC84506B926047FCB599D38B8CE2A1941A9868526DD0AE36D9764D77254B318124364A2351B1EABA96822D6EDE82A5FC07D646E3AADDE1260B9879E9AB640694AC98BC5DAAED5B1B3C090D5A1FB1A4F51FD046400982EBC87ADE28377884BFD5BE6EDC138A4D9BB5AE8F3A9FA6F583AA4D46D5B17DCBE1DBF64419A52AE9750BF5744EEEF8A8CBB86431092E13A848F002F20B84C1F0B6131AE04949232C867804A",
	mem_init1 => "D383E0EFCA709626B557E56B6E5E7AF4D34314FD7A6AB79DC6A941DB02992177DEF133927347DA366431443AF2CE6464A85C4B0C4E5C326C5C8DE4EF0F3168D9488CCFFA44D4BBDA82E204658942CDBA144CEA64E47405F43C76CDC33024141294867E807BC035EAE5BE84AF4539C4598EB8E85386591E6864DE289FE8B9C23F47E3D4FB6EE41909D06E186F5DE251AACF35130F00741949DB0297FFAE4DA373F069F86D8B2072ECFBA4098526D167B24055BFA667FD1C01901926FEB97E0C098AAD047EEEC87EE3B8889EA7FF773998EFFFC050459E4F98B375BAE113EE6C36C210D0997987BF3EDA0DCA09015E2CE073856F4544227716629690796D9A663F",
	mem_init0 => "5CF1E7E2C359C01D068CA9B5691A09D7E7587E42E1A1A9B24A621A20B43F3C2150518FE8D068896F176A5109EEA4E7A47CC665C7695ECCAB91A48FBA2DAE3BA848BF6E9323A599E0CFF1DEB70D833578FA7EB3F5DE908A828CED9EEE89C8574C29E829DBF9B258E26BE27F8AEB71B3DA2C10CA34E45011EA7299A52F2B95BEE6E4950AC9D7C5FC65B570EB3AADE559DF99627C99DE4AF56228C861A93ADDE95ECF56897009A37778572ACDC076A7EA510D69E29B525D00509B56AC6A9165634D668E8E50728A477B517B7B0A744B417AB95C4D192CC55252E93D36383AD823D324C78860544DB811308E8E1CB3B0049FB9AD41CE6D6CA9BC94ADD633D627E4AB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0CD3948437D5EDF8CD50F7D15C2546202C0157F0FC9462725B20B4AE49779BE754EC758AC2B902AFA458B8B9071497CF791FC530C8376FED7BC8C02AC07A7EC877BB547ED4B9246C5C911BC708B8D34A1C6C1185F6BEB6DC6C4C758F930046821BC0FC5EA341541CAC07DB2D90E5215031724B5B899F192712BB1D2712E3E2FBDCA6C65894ECF70BC5FCADBEF4F96C9763AB0C1B87FD35C0C482F0A32B9CCFDA2431580B1B9695C14DADA0E4BB574766CE9B9FF1120931EE964EDF19F090B479571924DBE648A531A0F059112489FE634ACB846F75470D2FB8436939B02F5AD8F6F8F30139D75A2A51F542A823511127A1A08AA9C6E4C53EA834E53F9F009632",
	mem_init2 => "598A6AC30D687650FBE20838AB70354C970645BE19D71FCDD60F35365653613B2FDDC07CA36A8189C5E8A2958F148751FAD300A775E4A42BF45CE183D92A3C5065449E55386E25862C7FF645BDF096FC80D82FB4AF95F4DB4ADDAF1B07038C365106202C1C90AC2FB472CA40FFA6C04EDA556399DD8A4AD734B46B7C1E5F7310BA9E6160103FEE99F6D5D9BC7FD8FB48A425C6DB3B486B63B6C802CAAA08C0A04FC5BDCD63431A4F2C60B770986949CBD0756ABA58E3F6828F1416E7BE5E88116B6E2C02632D87F75DACDDE271C2F79CC17D8B591AE48D20195713F01B56BF42064B5F392038386B2BF9324677F52EE49F91F4BC4841470BF85B998B3D4982EF",
	mem_init1 => "D85C2A3A610F1DC91DF081B5DF021709F82B6B871D8346B8C2C250B32D30F8EDF7FC077A50552A0A33D792BD5FEBD8BEA6A924EE985906A4D45D2CAD7E9F2BF8A1A0126274D17FEF3C8FDC8E41B107674C1414D359DB9D31FF0C45E1F6751CAB49F6DBAF9629ABEAE83E2D45C7628B49D6D4D5267075ABD828516F475E54F91F99DCFA75DBC8E0CEB8365C4B8650A1702EB657E4382E89D5B6A24196087349223E0CF5AA14E024DF10EB0B3BF1F4D2A71AB81D866E4454E3FAD21F63B92A16205EF343ED9825C4F6C678E9D299E9313F36A2463D99FD26D12A06285CCD158853C7A5B975D93DC077F978C56B7EBE97A27C67207129247F906CD168023B68B083",
	mem_init0 => "C4DC1B2AECB1FB19740AC984E3EB6FDF235CF82A51DB6F8DF395832D1DE66FBA39844B3C4F80E28423E2CE7074B216D8B96FEEC92E7346691E0EA08B276574C47BF7886F38E84F4FC0CDB766852861591841EE5A55F38946BF1123F90CF4BC58CEC19175E3E7DF8DE19DF578010FA6575E284C0457BB44BD818A0F24DBB512CFF11D0402DE71359D995B1F1C30B78C457BB14194614726022CDF4C96365C51575C7B6F81D329BFB48DB900B851A24A85ED4D3F62EDE70C8F66E5D460D8A2D00AA2349C44AA278156AA08BCB2C86537C6A8CEF5D5CC7C222A727C69C3793F54C871D32E706721731B04190403AEA7B1308BED0144D031FD0F97BC31267B1259B0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "52271C18019FBEF23247FEB4CC21DA13E07E91B10BED378DA111D30C31035BD8B38510C4B39A7DE69788E12E089EAC67B1F522B7020A4404A50FE00D128E4F77BDEAC6859C8D0D141A7CAD704EE0E2D4C195E2537A65677C2DBE4C1D504287FA85DC4F1F1401DAE52603389CBB1A73EFB1FAE54A43AD41518CFCF248E694EF787ABFCBA388D921E8D2B5BBBE6F467B85E54E20EA48C1EFF43E06F5B62D2A93F8A6940D12283C0B0BBF6D75F47FEC514B55438D0150123A8828641A24F64F27239A7D45359C296D7B7E4A2D03D0FBF6E896F530AF71F2F7062433EB2762E81369F860A9612370E6C1B609CD7AB77767CE8E4FD0DCEFB957854A8477A821638B9E",
	mem_init2 => "8FCB6B91A030FF8140F93B02D3BF69BAD7FCFDDDD9861C51D51C38D01435800F77D9C7154EBFB5BBEBAB78F02F583F668A75543192348A2EB8A36514C33361E396CBA9BA552AF0B5EFFC2D5BD0E354C1F61190C93B53F5A5B9F5FD12349E72F159A2BF8143B813ABD1BC7A826390F7600563422BD1B5AA4E7999408EEDB6045CC8C780DFF3007B3867D756BE1AF0BFEEFE154DF87CF7D9F66E94EB00BD0CE8A41B83EE4E74AAC726F9F623D71C81DA25EA28FA6F2B64D61D2D5A6135EE04ED5B92C9791B856B66D8B2182A8F130AF132C672F02501CA7D1156E210A6B388C1D7410B51B5D58EF7D12E404DA85A4E149F17E8D5231C487645D40F8FB30751FFB8",
	mem_init1 => "7CD8389095A3B077D2B6FCB5E833D3A2679C7BFB211F87CF528E5A0D087F088DA0351603E50EC226B278ABCDE268FE553DC9C4A0A53EE1E440AED9F07582561B08D7E826C9308224553C8D329ED9C208AE96DA48834C0006AFE88A1657166028110F7B5CE8A951327CFC1965674809E4CBB34D7FD8612E2470150A5CDB4BA9EC2AAE85F4C0D9BD6E478EA1A9E039073DCF86A64B0CE1D43B6830873F6A6C3FE4915FBBEF5522417F6E3743F451DBD78BFB29DBC02EDC0A63EB844EF74A75484497EC102AFB7B98E202A7172027FBE90D55CEDA1FC528DD3A798DAB05BF7241EA667BE44FB21402D92C60CDDEA31B91A0CAB30116AD611639F9162FBF442837F2",
	mem_init0 => "C151668002032D012478FD322635001646B427EAB9DD4E85EF29CDCE25069F16779C10A14634C65F834298B776927ADBBC11F9B321AE7EF7EC2BF934A6AF2D3558743BEE075738B8991BF5318A983869E894FB07385D247314637C160C1BEA1BEE71F6820CDA0A3C3D19026FBE2B231C4F602F342EE076DE77D3F37153301CF2AB0566BE4E02319A7DD7434AE8FD6FECE6844E9EC701F0FFED7253CA4B02BCADBE08DB11C9ADF4A0836C1CAFC76A426DF89772ADFF80F8DB5DD201929AF5452D3D0D06A2D31FC47AE343B56CE4CEE3921AAD5EB69E1EF57DDEA735BF512998159A169D12EBE2658A23444B0ECBBA393F7C7AB9A845B66696B8CB5C4C4499C8B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y13_N0
\aud_mono~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~36_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \aud_mono~36_combout\);

-- Location: M10K_X38_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000690B9DAE800FB94C91E2ED38123000177F9E540DFB18E566BB",
	mem_init1 => "7F39B62F1BCEC251635A9A512A459C0E364D0A205DA8226D60CDF9283D63107CA5E524610188242C065744CB0E83D2EF2C9A0A214650F6299F36EA190D723BC517872470738693A9C5CA1F8F916B5A3879C35FE39495B86C6396B0FA49E3BD55448B6D0AC0382F1A2EFA33BCDD487EED633E6D29571A61B8E6D9448A87FC5F90D86DC94BE01C795C0D4DED7A0718DDDB8BC9CB025DD5ECDA9B43C2A53CC467898613F38D6E59AAD892AC9E8BE3CC215DC8FCF741946F0421A99E09BC631599B44A7B71761C18377CFE89FA6028458D4ACB12952FBD99D279FD22CA687217F401D859BCE2B22D647D2ACD8C5863BFCA4E80551ADE00ED30AAA053761305CFF964",
	mem_init0 => "A44CC1497FA8868E03BF7EC0FDA63CDABB1EDC931C7F383065D38DCF36694B81E2EBE8214F6500CCC7F69489F554E1269E3493FB998F425092E3BC55500E95E4738273337F410BADCA9039ADDE30B00B40D54A7E5E59D2E425A94569DB64182010F9D0D5E34F5E58658C0F77110169ADD672F8CF01611636642ACC87FC603443DB19295A285A4C1C05DD7B59ABB86B91BCF3984C2D3D94D5AF9CC9B688A874EE7501F31DFB37832C7B3090A5EDA5483F3DE0FF6FB3F2CD4EF052CB733279415BF8F5A15293D7AF4C2D52565C41DCF07A014BAF240924EC57698B043CADEF380F944B59409CE48E00F918F6A16A2A25A2E791B887E1F5DA8FD128FE57788EF0D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "12EDFCB92726EDEB8E5A5264DEAFA49BA54BDECD853BC689AFE0431022FFFC01BB3ECF698E79858CB3A616873BF0B8DF5D2FB7713869834BD768102E2420DF390DC608FCCAF5C5BDABF5987EBE9EB86BB43CE50155A8AF4EEDC10B500270B3E6BDF52234E3D03DA7E76DE357DA93E32D4AD369C6A96475CF42D1F283032197128BBEC6D52D5354B5C677B5461B32126284F49C05B337B5F8796C366E11CD29B962AD98133BA2156630475A1A9C6445972B919A3B909DB7E8059BFB4A37E093269ADA544BF189602C13448AC9C9872E19E9F7C04A6D3E3C7C241C2CAE31673F25A4271902E2386221E631EE417AE4A3DDB3A7ED8B3E839C97DA560820B7AEB558",
	mem_init2 => "594F333F722C3C013EA4C1DD514FE8A1FCDDE876C02C4E3FAA6A1B42EB5405233644B2806B0C73B573C6BAF10FFA05664F3FBC3A4C65D17B7F55BC9A5601BC8DD6890233A4A930115D1E8897507B509216E529327D658FCB2383F59BDB1DCCA6B235D2F9562896C8D887372535438C738DBBAEE4CDC095BE3F3E9E982BB9B6232E1D49C59A8A0B04C163A86EEC8D9853B382D4E241ADD765F921807D9DE4CF3DCF1297AD9534C4E384F8A4ECA5752370663EABC52DEF47C47E95C9CDC047A2D048DF74202443EE01F4A45B180E904A8433F43E8E009CDDE8B45DB969442118654F88CF905CC5868D375AFE3C17856B2F7B7C7F1A2012EFADC1F211BF4AA00760",
	mem_init1 => "2F3D865E1BF997B7C30E33062396CBA4EEA3AD40135F87E5790289200093B806F62331F6122466A317249C32261724AE0F2C2EE658BD787EDA5331CCB390400B4FC88781DDE74743DA4034F4B6EEE5DC8CA9695A858F2B37E1316E292CE9A0F13BB6D75444C6499E137669AA0A9E7A66C2052716B6025078C1B84DD3C9BE83988CA25A77B6CEA147F0436D1AB51DFB916E7D9B466E86FDA18F3D8B85BFF5C66A3C82536E4EC7F19C20B8DB3F505D81AFF6A04B6E5DBF1C04E327A955201BB2828D4E5ADD9060CCE316A2F2E7A042CF2D1EC7AC3F90B8A3E93E702EB2E9954EF0D193118A92693A8CCFF968B493554EADD642BEC608A7FD736A41FFCAADBE6F07",
	mem_init0 => "E0F5D61612C86D3756A6C298EFCFE146C098F5E920130973922E90CE5F8D7B990210F398D3CBC925CD3E02CEC5BAD31E06268A0CA322731DD9F55428F9BBC4177F51CECB4C6C5BCF42FCCBE7366C8DF4303E93236A40E80977F1B00A1032298BC310E29B657934F80AB1CC3537BA00637BFF60B6B7EEF6C3748E7A03E4CAB02814AD7FAFFBE8F62924FEFA9EF29C27BBB6595AFDD834807E97D5C3CC815D6AD0F85BF600208AA7D6CCF10BCAB9A7CA560A14328A7692114CF0F0C7A513B72AE1301F1E1A65495ED0BFC9F59D4DAB75ED1EC80BC9C0567F1480FE16340FD149435C258459251E578F7AACF75217E43330A6EB07BDEB1C9AE18DFC068A84161838",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y17_N6
\aud_mono~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~37_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~37_combout\);

-- Location: MLABCELL_X39_Y17_N36
\aud_mono~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~42_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~37_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~41_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ( \aud_mono~37_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~41_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~37_combout\ & ( \aud_mono~41_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~37_combout\ & ( ((\aud_mono~2_combout\ & \aud_mono~36_combout\)) # (\aud_mono~41_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_aud_mono~41_combout\,
	datac => \ALT_INV_aud_mono~2_combout\,
	datad => \ALT_INV_aud_mono~36_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~37_combout\,
	combout => \aud_mono~42_combout\);

-- Location: FF_X39_Y17_N37
\aud_mono[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~42_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(19));

-- Location: FF_X37_Y19_N53
\sound|da_data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(19),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(19));

-- Location: M10K_X38_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9E81C6F0298EB76D1AFCD57DE4EA5983348CCD3F10C03F84358EDD3278AC919FF98E3C321CFB5AEE5CEE29D95F2CE117AFA30EA8A3169E7587F06508D208BB841DC06BA1508D94A0F841F13231640BEA96987E236002E121CE00FA1588F7676B1C23EB231899E3D1FC352068EF700A078033AB8D96BBCAF1AAF1C73CF0B7F008413DB45FA1AD3C378AE9263AB0C5B45FA89E470131CB161AC308C32297AB7B27BAE2EBBF4D4C7639328F88FFEB71B469641CEFBC3E5B985FB7D1E5DFB6243118A122829C978542A3CBC2B0E56F052DFD5C44CCE85F3CC3E09FE82468B2BDB346F8FD9DBEDFE34F709DD29A2C224CBD4DB7AC93F6234A1A23347902AE7B5C7F12",
	mem_init2 => "77FF523FDCEE49C8B32D669149199232020B8F5132DCE2D251B1280D7747134CF909D174A2A899B7FC33E8FD740346DB61CB46A2E0CAC1841CD547E05E84D1BFD79A9FBF4DD3A7B9CF6198BF5AC36DE9D9D45E816A70C77124A93A9C139AB6E7EEC318746C7DCAB996A410141B12B0CF9A38B397CE748B581235E12F3230D22681F976072D0A660D7889C1FB4E06EAC9E34707C1BE11598203AE937B261EC94EC01A59CA77ABE3D2D44D4F8FA41CCFE34BB9520DE988382C03DA43D63998878C56538FB30DD986E3BB9E2B50A2179B89F345CBD553BE3C73151F59589BFAA51C032567A393D1D03A9442FEBADC61530C42ED7C5C88E1EAE5763F79F9AB53A397",
	mem_init1 => "6EFD2D153C56B9CE6F5E9C918C683FA0E34188BB90D556403DB23647FC80D386782FCFEC11B3AAEEBD8752CBC5565D5AE3F81B13BF798EBF0ED13364949A785FBDB78571CE6C7A0B2C636A05DEC27E97B13EA4F667C9DCA1710C726FD8E4B26B0982E36AFA919B2B6163B36ABF15256B979056F3E50E5A13027F572BBA72346B66FF4A25904CB5026D22EE093DCC9946F556D4ED6DD303052CA8F36AF3DE7E1B8FA305199726CF8D6EBD531332B0942477745D37DBECEC1AB2AB6B51BD12CB3CAD450157E1A80F3F8FB1B110B183B8DC0006FEC0F7AD029ACD009FC6F7DB154E5196EEF0A4FFE05676AE56A37039EE53C43B7E10EEBA2F114C09739217BBF5DE",
	mem_init0 => "0C6590FA81998A617667B7608FC6A5831AE5E5B03FEC44F23AF69631D10503BCDCB014955586B200E8839F9CFF5DC862F862660F62C388FDE4F9C7434A2CD58CBBCF94594E87AEAE1B15D5E8CF8FEACE40F427AA6636FCA8F77260F7DC643F91345EE8020F11D26DEA16B477EB526C9148D71001BD7FD184C539D6E60A11ED3AE0B3A4FCDB6421B490165B8BA901D1B6CE94A297CBB741D87E35D318E50CCA08590B49964A531A7686C8E9A2DB6C1308CFC90410917EE6749D632A60B6A5CB8CAD6AD5715FC34F857CE517A6A6451D8E1EDA608CF0EEBCF95A288C810900E49A0E6C557D4B642872C38A4D1EB0449550D17D61E94DA9974DA0335CD8BA47B2BA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7D6164985774B9B1CC0DFEC3DDE9B96E255A679637049A0E89D2E1B993CAAADE416654687DFFAF8F3816661B07ACE862F206D3E17B3FE849D6ADCEA0C6220A3679E24AEE3318EE769394AA911A3596FA51628A8EE7E4B59361A5F06E8D404A24768D90660A76FDAE6BBF8077BD80EBB0234D9124BB75FC553D66954DC21C64A2D7D69F7AECD4D1F31F323789C152821AE6A58E47C999DCEC21070BEE4A77B15EE40CE948862B597FA614DED318727589C09F145770EEFB3D3B05952A6BCC0CA49747596C618CE027964852B8CEE0E5C476F56CF8D5FE96960A5BFD7F6A1B867C878FC8F068F1ADDE9901C97DD864643457D6DF2F9EC670F9E17E70074C3B2616",
	mem_init2 => "86D363D28F2E664E23B15710C04DB155E4EB350BAD25DD38CA109587334B0FA7AF7B13FC69753F70275C3D801FF4E2C1ABF646764DC7F2E58B0A96CD4905B531CB4A591FA11BBB5F8EB2CB550A5900C7597684F55D4F955FDA754CD3CA048E69EFAE579D16C018498CBCF039C10BE7705EA74D0DCFE1F3261FFC58793C264983A4311B63344982E4A580EB9C8D6914561DD242AC64C29FD325E12B0E73400070378CB15333D74479033197BE8486F420246A4ED5694285DA5D385D9D820C3C13C4031477D6487A8CE751AC21930DEA4EBD3EE0AD3C8A2A9A709372194AEA5F24941C976AAB0C1101E5E2C88ECFCD1C75B7A1E86D91F8DF3777526AA484AE492E",
	mem_init1 => "018225951089D762A3B1E7BB01B2EB300061CE55AA3CA0C7040EBA640078E392E424608BB5375992522B8590395C3F136BC6BF22EF75067F9300ECD157689676B7F7BF2B0FF2EA4CA50C62FA988C6D33C1C9A59DE99E472034BFE0EFE250C9183A39A9D1118C771CF396F984BC2D5771F7F65E6438C325A0FC01F8A47613ED209A759E6A908138E4AE8024FF9549E577FB9D56FE8B80CB55750214D0DCFA0523078C08E0400E19D637EA1EC74EE54E6136FB5AD6259A047FDE2C231580F02F8BB1CD6FC91CDD4371498A6F6F2B7F458F54456178E99FBD6F5F4FFDD1E6C6F7D4B499BF66862B2315B260EBF180D8DE354B284D4286A11A6CD90A1866F7D2C7B3",
	mem_init0 => "70DE446D72856C51A60CA11EA7AE4B9DD5D44C1BB6F9BAF6BE2571B43449BD8EC68092893C61145D55E6E51C7AB2ADB0D9C2B539B7EE2AE6C2572166763703ED8E922BCAF3EE8CD00DAC69A20D596E598424B3C75CFCA141841B04A903C7447A9B776A96C070E615F5364AA2523F49464B9DFC136F0E6B30A4A60AEA20329EA6DB610C1DE1C70905F372F10D66CF9827BA7B60D03D21D93113E23011547F11199D2083CE737EBC8807BA24729D4DA567876BA4C22D65999BD54D5944033F9625FE64621F251B71A0E210F100212945B32955D2D759461E5ADF235F1DA97B7672D000D2CB6FDBBF082D4AEEF80FCBDF545095C1892FD5BF5A39C6B00D9B830898",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CFA6F3D2D3FA9C568CB2883A5D0DE0B22F7226C75009E0D212E8CE55AEDF73DEFB236FC81227E94CC4D70DD62EA1FB24F2DFE12CA793AEC1690337D7BA96AD1303C653221CF208ECF844C7C153A3DDA3C278808F95E3D664638159878FCDD8069ACC599264C09A6654206166A7917DBBFD9DA1F78CA2B534F2DB80664CEC754601FA8D021071238717863B952C05589049F96B97B3A03D5E59E71DF5A40970EB3B432494E1B649168DF380278042CC1DB299BFBBDB7C73EEC07394B15884E829026C735CE01E2C1CF3A9E99B415790D8307CF5032656B1FDD517CB167025ED242677F379BECFBD97C6B6D8AD7D284638D14C2CCC3C62A6B4713D9F7B7C8ADDDF",
	mem_init2 => "E9C800D8529D2C57ACA0FCB504248F2CF11F57AD6B6CDE643AF78BB4934386D7A013E9E61BAAD21B0BC2A5CFD71EFCD97ABAC48BB13D416CC41C420168EE958A6EEACAF4E24E35C9FDC397BD0FB7D7F3C4119E239069BD4C732752F4D8E8D51C44BDD641EA6B88FBF51C284DCC0EEEC55BA180EDD58ACBC4FF2A1440177BDB24175536F62AD558AA9B5875BB7822530554F30A4F27D5386E999F89D22C35652EFEB316E79DD89D19C9579F78F498BB73D05FE5CEDA6BB92F4000D1D9C13CE4645C5D559E74351ACC6BEC7A0C8F96D80C4A193B8D052609E7D42C69F28F39F2AA299C80D3F691001CEB1FD35847706C37B43C37CCBAC4C82FF67FA86E0CF45C95",
	mem_init1 => "29E7565E660A636C224A5B1B57940CF0CEA289E02D431CA4969EC5C2807E72233F622FE1C8FAFBC10D0838978B43969347AF0EF230F36DF7A824891346C2F9264B0C461E9BF4E43B3755E6EC7CFEB2E9D487D73F0DBB2EA14F6A8FEA31912A9573CEDB5C0B4750ED3CFCC41D8BF5492CCB08D8250CAD2382D36960FF7B990A1BF075502C7F77E2B0E892FD5D8D6FC899C8A6C213624A5772B33384D08A888C30A238B5C1A2AFADDA4B053C655BE070DFAF2BE13A63C85BE47FC1CA989E40936E7C3AB0C03FEC22D76BC3E120695B062463A8786C3F77A3646CCEAE26EE836A293659C910C6D350C4B34AC2EE5151A2F76DD153E0E4850F454AFC518F0C918C99",
	mem_init0 => "E18128EC6606118B3DCBFAA5361F0BD31E35146CC8354EE591728A00D5BE5E0A02B2AEBB0A33EBFF2DD6C978E8C686914DF0EEA300E62F1EC3DA6FB31CB8DAE88713057AEC6F547605F93437C77ED8C05E2113FF678C9DD5E9237C78C43E4CAB6762E54CB3F4DD8EAA38D43DA7FBE46C60F3DF85F32E223544BC32013A4A1826777BADE3C574078C652688C562A3FD412B4F0DEC8A4D21313370C476B4E2F51BBA1B17A4658B393146142CA225D6C5D6E3E07AF9F0C135B4BF2C9988B42EB3EBC53AB144E0DF5E33E853F3771A8B4BB562854DF59EC177508AEA09C5D4AC4CB75DA690FAEEB83E6601B3F5077C9C330E9CF757980EF4FE44FEEC27E4B4CE19FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7233C1CB8CAD3D24842FFD44F5FA1E8AC7DA5DEA3CD00481DE765753DAF5B438222E7FEA1D86F8BD0F66262870B04A79DDC221CD9326AFCF4042E32136B35258A30241190C7A92A18A997023DD9F154162C160A6105C201680ECC3F3E1505F6D6CC0DDF8C7DBC3D04D4DFD21963ED6F888EF8E3E169AD556516971E54DD450BB8410A2CC6DB88E9DFF10BDF6D7B16DF5A4F2C0C004D0FA10AD208DE7C39405461EBB9ED64D732E9809057C01734C560E096B4E581C878DE14285D0D8B05B3E7EC778BDED69871E3F55D12AD0C821FB83196B733CC71E7EBC14E7BFD3F6AB1FD877C217F4FC455CE2FFD2178F7ADA41E3B7E46A5C880437426251BB55BAC7263",
	mem_init2 => "429F375C86515455B2B7A3F8E6D60FC7B8B6EBFBC1364F0B090C4C9DD1FD39583C368D27DD6B846BA42395E2510894BBAD956B67418BE11A1D64B839C6B2EC66B030BA8833D0586291397F51E11FB9A922CCB955FE495AC50DA257B05772845E31FBBBDB49F312F6E938C6484DAD33C9EFB0D6751833B5B7D0E20322562EB53F7A028550A21B4BD0CB0137B466D10383F2D1A850ED78447C4F87D6626BC12801FD8785CA3813F5124E7AE20F4EE8B356548558E1EEC87C5807105D50B3FF1B4D124E2E1B5435DC2EE50B34EB4EF4C381378E58608245BE9AE3E89CF14AA8F1D849B669B40EB828A9B0F605AF0E3425EC86C8AFC4D1BBB0438516DC0C83E5A51B",
	mem_init1 => "DFDBA989FCB0D1443F2138BF5827E08EBFCDEB5BF5D3C4804BBDCC2C9C401A35A036BB724886C9DAFF2181A5E291337260DFFCE34D98BC4524A7F5F5C4A274A33933CC680A6518E96819E7A3B3695B146C9E26DC050A7C46C5E5F05092F1508CE94CDB7FFCB24FD18182523B0492A7B8DCCCFA08E4E33DD0FFBDC712FA17D06DD2E2B69DB55537EC4BC06B61037B689060C2F0958635E6814AFE28E7B770F70A310E5F325E486A75560CE50DE11053E28C2A1D17FB472E03334AF7320D99AF21255A67B078E9BB0590FF18CEC479150420AC9920ED25864318920546D09AB6FD1C771CC93C6F6F6FECAC89E709AF501615AB77DA1827EEB7AF98781798002D2C",
	mem_init0 => "C25A2952AB0EB4FFF8D2F15DE9497439C14DEAEDADFBCB827B88716160BA3FEBAA7CCC8BC47E522A891F5AE38E19F74C24C3DE858D7B481C967F7D21523761EFD76F71A4B83847C120F827259E540ACD94938EB72A5BC8CFDA68E5F90D28935BD5CB07066B4F9B0979D79C0E5BD1C5F244E48FFB12E852B589BBFA8F767380A2A43608DA31EC4D52C856C5E060AA5DC54CB188A55714ABAD5F4CBABD0CD3500574E30A8662BEC748B7EF550A3C4A2ED84288A1CE6C248F92BEB1D4555920BE92A0279AE425BB33C90E54CC23A1B42A99D0FB267F88F95D230A063E3695AEE4AA07D069A3B9F82FBA4904B08AC06494D7B88B34993DF30C115CA2F443A107B032",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y21_N36
\aud_mono~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~31_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~31_combout\);

-- Location: M10K_X41_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EE1F80FB79090769D9E2DC202762112C4D08E59D77E5772B5234E6657C6E842511707854F55ACDE1565F76943083851EBC8B5EF35BB0AFD81D5582A331501B25907054D7300CB32B06A07CA6010307867FFF9E0B20AE4ECCA2CC97901A2AF15499D6D4182261DAB60FE2D413CA29DE300C1F260CFEB4A70448F41EBC6E42EAB566F433A6C9FA6EAC47B1E6283D7A9816B676B69854E17B1906E94F8A4D80D2633C01201EFE0960B36D76FA32A3D8DCFB1C9B693E6DDAE66B96B4AEFA57FC67BF5E51DD2327A65735EDFC31A9B52B5C95ED06E3A475B3E5DD70BBA989FDDAA1D383BA652D4E699AAE028778227CC9D9309038CFCB00906B00AB5CAA78C02D9EB7",
	mem_init2 => "C49F78FB02F328F4A9DC012C5E2DD072E097D48F8919812B8A3A26808E1AD56B8F7A3B42CD417AA5F28425B0C799E8732A0325A089BA55C71B5E24A7418466A70D1160D53529F996A33653B53AA8589F48CA591373C4C1BF9EC7EA0D6573514B1BD69ADCFAC844FDD0C2167B120E09B05A2B779363A9433C39BFD4FF57870D895BDE833F534CC16F377AF14364993CD0D6FB189649E5EC7EDAAD6A73831CE18B649947478DD825B3ECFA58DBBCB84E698FF494273727203EDB69AC0E329AB0A44E4A3E7514620676ED0463935AB17CD15EE102B3689E64265E021AA6AD775704901E1026083E07AE1ADD2A4024B22765B74734F57F1210C3E7D6009F2CEC9292",
	mem_init1 => "F4A10CD17462F2AB85F0FD9796598C12502EFDC495BB256649478EAF1E207606ABD3D17449C9B25CA5CA10BFC02ED9523440CD43E68C4510E7A31BD7B7179F7BB9629D3944A35F0C0B5AB79BC61DD682E6858FC618760522D48937B793E11B424336E83AFD8B82A9199CEF69F7EA586023B330BC486BDE9B9D8B588571833157C7F1B9CF9C09968F8058D057A3250A154B887642D364BC5D29B4CBC43C896AE62B88D86469280CE4E4FEA6ACB7C0A8E2054831943A425D43159487DDB7F4E35C3699F52293CAEA63D948F8DD637527518E56E9E946657DDF09B229B22746173C74ED610A99ED57A5602CD1AF7232B42B9B2BE514E97BE350633F032BC088747F",
	mem_init0 => "8C999BD76393239AA21EF220AA2A43B752808E8737B834E60A16CAB3C5AFD76626F680AE5B1F0FDDD9F0568FB7FAE968796D8EA1A40A1E7B12F25BBCE4C451701D8AA70414DCE1092C42450E6B010830A748F581C1362B86B1973EF57A572540262DA8FFBC96311E1D81FA42006528EBFD68878AB8BB6DB6615C250FAEC29F8ACE9968AB6BB0E56C4F5026FF718E022BB8F6793885117B84B96F47FB1EEA5AB1B732E8993A5ECE80F10666663F69F7B4B87CFCC5C5AE5C5986386C6396DECE299734FA93BA1EC5CE9F3CE98BD27601D9AFE31385265EEE90A0F8546F04E0F7D6008111913B02D72C02A8085029A9C0C71F8D5ADB2AFA6F3D9CF6E644DF441325",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DCC312FBAFD5918943C8E5913E874A564081D461313FE38CAA079332ABE1149F7C13E461F08E8B7E1C08A274A45C4EEC65F00F8A09045A8B2E0A13F0F16E7FE8D43898DD3997C1EF821E9126B0C7AC05624EC32B14FF546B8B0E98C228C595B0DD12915EFE915CE90E9A361A6971D81EC6FF13B984C232FA281645E1367613B2E145249252DBC1A813DED1B2DED611FF6428787B97C483F310F37B8703468F0EC671FB854E19CF2EDAC4B9C8A8BED4BED6CE96E0250F159CF4F092A2F6C4D44A0413187F49B96B403F58F8508A88D402B58EE8B9F74F09BA28C956A5A3450C06E06EFF63EC127069816BB1DAF4E5F176233EA59F59DC5361BD6EB5B3AA48F6B9",
	mem_init2 => "FD9303437024F04E4B123BD872AC70ADF480DCFD35B854DF30A5AC9194255A4E0A3855E1A22283ED5460B31550F561EAEDA387BEAC37E9B87C1E2E6CFECF56691C2573CCE4C6D6FDBE734EA8A0AF69C6E063BD9DD8E6C3A8AD40507491391B4D7EBD1E186C87A6EE22FE8EDBEF67C94843985464BC7C896CFEA7F0D075F544333A5529E86C654E40FF30DE7D7CC2EB1E0957DBF44A260E33CD8D2F89238126C4D608B9EA88E5B12D311BC53240033F2CD23CB7977DF7EB2BE9058CBF30741DEE663656F6D46D0FBC3A0A4F166ED0C6B11DBB78AEE12029A04DAABF8783557BCC030BF2801970C96DE215598E1436B103C129B7008ED77757E227F0B34C0A3B15",
	mem_init1 => "942026F118AA679AA214E61C6EF5E8A7E39EE69F5919552173FC7AB0988E685DFB9733908D087AC900B166EA1FBDA7EF1D78A802116E51C77EBEA260488F52EFEB816556E45D0A71EAD0DD296865314C866C3DE6408432CBB63B77877A024C0239FC919C93D5DE4B81B9A040E66B2A28D4FE452E0E0E6BE1E8ED6E5D7DAF42F7049750381FBF5AC9E0E6E26892606421AA0494964591154E55E86D55E32B74E5CF22FC488CEBC43EEAFF44257183C94271D9BF251145B9156BB268385C0EF8539420FF8B53EDAF34887340343B3F74C965749529122284994D0FDBED36EA653B907ED54DBEB2FF1092A16136D3E7102A8CCBCC189845D9C813BB8C5F97CA6D92",
	mem_init0 => "58A9E15FC422EA07812C7693826B222C60143B5DF9E034C6B336F0FAB8EC2FDACB509BF63924AB4BD3AB8345220EEE574B702B84F0739C0F777FDB97B6D61992CC93FC69E1C603709C79DCA437D70DDE551062C9A529930009CD4B0C44477E1A3D00DC63FC14FF0AC4506B3D0758D6C30039B3C4FE49377212046C3AA8CDD21DDB57B02067FA9D7C3207ACA87C4A04D63D14713EA376FDDEE005260D098F28CFFD66D9F6573BBF381670A3075B60B9FB04B115447A7C1A8FAB4605D01F71E6CCA7CD9424910A777E5A64156941DDD7ED98EEC0A06BD6E505F3214B14780CDD7723040CFE8FEDB951B468B2E75C554C8476FB3020445E9CA65770DEF00581B3D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6BAEC75534AF4938C3E112E2DE14CD7F01F05989317A71602D83E33050D35603293444D003CFD8C2A900F601735C938477F33143BDD39E91338297E5E3A2C163A87FC55EA3B71F2E03C969FC31578C42A0817D4CB5F80B9C5881E679C2D08E54111A387614F1B4F17F33DCEC6A6BD1B87B562806741E7E3DA445AF4B80D1A08001F68C9F72CC7A2E431CCEF41CEFD6B9199B20E00E04261680A4956177B435AB752AE462598A16241942097F67D2FA95A23D7ED0A8226D9239DA82DB240223EE092116FABC2261F1229B52A59A6DA6BE5EE357C9F4CBDF9B80878981E411033EE179F412CDC8435C05391D892B203B19364F86AA35967A702F5F20C1C9B6AC73",
	mem_init2 => "BF3BDC7056D73F98546C2473A14C889A480930C037898DCF7E1FCC727B2D76A461E1EACB03AF769BC97A194A8223608732C279A3A515EA4E2510E8AA0F362D008A788A14F701960D54C95EB7C6EF1D54A30CBE761C213000F6AE9A239F05C25AFDC3CF20121C03CA125B1365B2CF3D54CDDA084C2B6B47B1687CCA600A936AD7D983CE5920733A00D2629E6D48AE26247FF1BA3703CC6F92C39FF7894CAEA94B60CCEC8ECD4178C18C3F4309D54DA73C1110E06475C1EAA9E06FB15C70DC4304007DB5EB6FFF043F9917FFAFDC62C40C5FB4B7F1388992B64188F52AEFA87F8F66E0FF36E75651446D1692AD4B1B6E1922950BCF7F2F9F1074E7B5A8CFF09DBF",
	mem_init1 => "57A60231C98B1C68EBC33B9AD99C022CE01624A858BFB2B10D3D4631048777A57FC1603A880653C3C166631B72D685D7825826C847120E2C195AA129718C7F697B59F10132C73FDE5FE18E78C491EF471FD74DEB4ABFF20DEBAD4363A4EA3596246494DB5102F83847AF698F89FDF8CCF2BCC19ACF0E0E503A833F1E926AD149944173797B69F62832F585989586BB066C6B31CA5CC2DB0A34360B20100D726E731260DDFEDBEBA12D91DE0869F02CE2457402E4FB25ED109DBCC0CE6E95531C602D22B9DDCEF62BB383719F39763ADE94CDAA918B95A85A3BCED8764C44404BEF768330D86FCA12AEB18BC6046D975E69282071E0D774798DA5548F31224A25",
	mem_init0 => "DC3AB1F356CE5713EB5A6A0FF6965A64F8B47926FCC9EB07A94C0DEA9621D901EAAB69C31E61BC3BD48E4A76DEC2C852D3E07BB29C511470348D19186A07CDFCE7BE25516D2D824C4787F06192480674B7FA16BC57EFF85FF88918FFF1D3DBE8AF598BA2267DF48BF0D37E76354B4C01670EF2BFF0BB23A526C1792743C387308D6B2B8A8E65CF80226B17F9B7F9B1425B95F5A14C2313515FF23D9D712117A6543818A58CFCC20E2866EBC37E032E9C5BB22E6114DA789B770E22E045B1E635666D05A41D29383D4651FEB61D64B2E6CD2EFF4226B882A7CF95F2441517350E82C34807C056BCDA15384ABF0C6C7BFACE742ED70A1D3086AF7AE85B5C65A29D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EED9D3BEDBEFC45F6E911655BAF155A6365BFF09F7BDB37FE32DF8C594D60E123E34CC7EDD0EFD2A97F0475EF4E934D29543312788C3C38762D3F1095A15BFB7A0013B135077F5E38A6AED320D98A80B9633C81B1D9AA9E998AA1CF5936966B671AC74C2D0447094BE8A7DE1B26C0F48EE668CE705EAC7AE8D42589DB818101E0344074964890DA1F4A7A74C592111BCAE8C1DACA403ED19D25D89AA9AEEBDFBA4466BAE1146FDD85B8CBBA558E833E6F9DAC3B25C7EEFFFFFC5FD42857136D193EA1B27AD801916CC89D5A9E191058029FF29D3BAA3E6EBC801EF9F8C8A2126D6202726A153BA2105D825D285408F8D5E526F37EDF3BB2CCBB7921AD543A075",
	mem_init2 => "1CB1A09DC6ED5477EBCAAAA6C25203973F5BF68ECF00D0232194C61FEC18E3616BC2062B73C4CAEBB9E41CC83DA9B6284B2483599571477E8A815CAB78FFDD3F55064A98E4A592B9BB5EAB2080FBBC60EF96038922A95F0612DCCB4AFF5D78F901F89294CC73912F3C2F33A0F812BBCC5854915F7D0EDF8F144C5A006EA51340767014F62F08A9FF98758219AECF25BB0F5C3318C5C36DC33F336BE7D3FAE69DF5B4394C0214EE8981B53EA1EA4830B870FEBB4ED1831048AE631DD8D14532C2983F44B31C7F5E027B72A5DE683376001BC7A555D03B701DB345D57BD27685CEAA8CE4FDF933F24360EDB02586B1A28A578E4AE12B4B2C654DA9D464E19472AE",
	mem_init1 => "1933A23382BEAC08455BB9FFB2911446517AB7B3E4773543A48BD175E5021B931A3E94C6F1B1485265B598620C80652C0972A19D10EFE112B16D050F76CB9A61A3425D43F4882D17A59C8DF35BAEEED39505935CA284D175D943E3449BB4AE109C3F68160F5EA64FCEBF2754F9F4EF3D47411280614CCBDC9467DDE8610871F89759FA2A1577B6B84F9F7A803CA915E108461D387DDBB74E79A8FDC9E625B60115A0CB1EA4C417546112BE95CCF625909C8F1540446E6E9F483CC1057192CEDE1DAAAC9517C3A71231DFC3E87FEC760D64149C020586234BBF8B927FD74B8E98F7D4C22B98A255145D545316A04A2A744EEE87C3C126ABB43A6FB3382108038B",
	mem_init0 => "04A5DA24377E3D4E2AB4D39E33E4675024BB72839DD90DD9A8630BE929D94D80BBD6FDE83B7769E213D07EF5D1B9B67A2393ED1CEB59E26FFA52B0B0E00A90DCA0313BC74EAEDD515BD4E52E6847F83075D8358C2F054AFA8347ECCFF2EC20014CE03FD332D3EC7DFE82CA11803360C76C06463FB1D0315974555084B375B8973832A731D516EA37EBB0BD20CA4B9F5A10F1577FB8F6C8B8C3D429517F8352B452870FC58C253815D1865DC0AAD82E42D3B04B68D78DA498C27DE3C545F392CD475850FA55C26183E470ECDE5B218FB396B795F8932ABA7A4EDBFBFED7E5B378A1F6FBDAD69B91D7EC763F91E19F66E7EDF73F01207F189DB22681F2BE273F88",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y18_N30
\aud_mono~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~33_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \aud_mono~33_combout\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "88EBA330AB639CF978EE74EB0BA35C41382924C4DF8528145D1D309BBDC0E74B975EEE0F538526312DC75E012325C2183CF83432A2A0FC78113E0F3094003744801F75D124B9A17978C686BB18690804E77F6DFF92061017D817FF3FF8DE9F7561EA03961F007C48E148B1CBB86BA08FCC78CC5F5158FD4427E7751FEF11255FDDB2DE9DE2652ABC03F97F8537C898F7365FA57916281DBB739428DD910BB2550634D3841121F05CA0F1EE1BC8A56745F0B05A453D568F50383507D709814EC62C8FBC62EC805841559D8B80F0E3BB8B8731F708247F7316A9E9865E38112AAC2EAB9BC2DF194E1DD50EF908EB3696D66455D822DED1C7707139D6F8C4E5CC63",
	mem_init2 => "83D872EDA5B1F7125AE6FC80CCD9FCFF598059E1060A7EED155C5A4B71D4DB0AE265E92C0A57D6CC82D7347B9A9987D7F7C1B98067541143D0EB6F61536AAF1359845C6990F2399272733C351B165518CB6DB0DB57717673EA8834E0D3882AFF36AAC3D186A31193B61A7379FD9B5F0414AC1B6BD2F8CB271EE75F09BC7C50BCB4FEE1D73B68C022123BD532FBD14F82D2B6950D00B86423FEB8D366D48CC7C8DAA9C1A5483F5D57D1442BE378922FCF23C891745FEBDB85C7FC9F466F8661E571E65E41831C1C578717006F4E26AFE7F565B3125663D029B6F9FD7F6EB932356DD69CD78861A4551DF5D7B7309F24251C039C851F95D1FED8966BB1226B8788",
	mem_init1 => "AA6EDEB171F8EB8186D9B7438BC0B8100788C06FAB1134CCBEB5922E3468B3D00800AC935A0137326F65C29CA35ECB044B5EC77CFA149A108B19AC2C29DA8B63355C28DC2F4E467C87C3C1C5B4293F2B1E9B34B0F55A5DF19AA30055D9D47C7D26B0F99BB8F990FCF1F47C3B9D052F1841054AE5172549F368E990E1A93F034F22746591DB9827FE9F34633323037394E0446245D203420ADD59A9CD6245D53ACBD4D6AF2A66B4AE9DD6EDF022DA87E54AA139ED2AAD5F599AF702A01B4473D1680864766557BE4BAB437B23A4705B2CFD8FC4700150AD3D0930A50C55A8390E27C4BF0D5BEFE92FAE34AE142D0B92CCA9A8B0F80880A5BAEA084384A7EC1AC6",
	mem_init0 => "8155863341CA1FA0C56EDE5850FBD498902A389762B67FDB2E6412DD5599ACD5CA55F9C1D321DF76D69AFEB663040E813FD46781C3697362E7D455385844500CA66ECE87BBFB20CC87B387CD2ECAD8CD07CB56D8F77A3E5F09CEB654E8D399AF9F210F5FA998BE4312FE6BB2BB06B16506F5F1345D8ABAE7086E0CB80187F71D37801A2B2ED068D80A0E4A9EC39BC7139E3833FF0250C709C2022884843C249559ED76DBC013C61CC0494CC4C1B7EBB1924C6F272CE90571C052A4E18D2F628021D04817839519E7AABAFE5F39C558CA2E3F65B6BBAFBA04FB7668CEE1D636B3021299821AD3C8737DADC70C82FCCC83692E9C9D832EB9F8DB093A5773A3A64D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07BFA599BDF710E0DF649A4DA57C91ED12A6F413022DADC8137BB83F802769D9244B64048DA9883ACF7083B8569435580ED8D979835DD4C796F5D4C626BBDCA2596F1B701BD8120F194456E1290618BC2A86F13639ECD55B8DBC148DFBD6906A45DCAEFE9F3B27D299D830B75E30D06B52303C5BD3A8073B5A454CFABABF1BC343677EBBCFD7ACE285CC5D79360C0C473FA59CE2380D4F468827117CD8DEB2FF74E8DA569784D897A113BD958BD6B8F48EDF6E0C6B7A3B04E29F1967F992F5208B5F395B74621C878A66B907E05553BBD3C0712583FCE6048C4DD4E52F2A096F850C5FA58844E7D9BF8C24D951B1174AA5FFEA23480542A195C7500EB2021199",
	mem_init2 => "41F4AAA0EF84B110CBAFE9B1D7F800D4BDE5553D9F2E49AD918673E17400A6D917ACD3788FA54BCAEF85E5BBC8271489FA191DA923B0BA284D4C9B4A82422A3F02267437F5525A2686B09B009EC591E0A3CB65D1CA11322BDD3CCDEDEAFF7B85C2A3A9F7481F6015B56C96D9727AF7F6702F7C7C4913A1D9D8C6AAE79566ADF59C86ABAB8E0F39CFFA6BCB2D32F0EB8A80E0E35659CA71B7E5B718FE9D96F59F4C8111DA0D7AB117E06B423D7619C73AD153AF6457B5EAE9BC5206FABD09E7C954985CAC11628506085E2C9DE4E587C93FEF69E21D9321535B435D00B70FA12B51375F205D904232465C97E20623AD7D0DA624CC0642491891FC6DD41C873690",
	mem_init1 => "3CE19AAA0E997308098F352D0961DA96C75046B31FD42B61B9BAE19B004FD4F548EE26DE291C31F9B876C0D3F740E0C945BD4841FE3E91B95D43477D56CC334118C267123FE610753FA9D9478E0A15B3ECE98AC8BDAF206BD033908D677F02AF7E092E6D2AD1603594264F1872916049C35B29CB59176E140F4BAB8234837C07F69D303822895579DE2105D471CBE50CDC815F0700B853A1A06C59356D855D3D3457A06C614A389C782D05B29FBE4C2005849A2080919B4759C86F03457417BBD3A762729B773124FE38AC26FE306F5C85A34087128AD8796E60A5480986275687C7939142ADC6CEF69DD1505B08F55A3EE8222B67EAA39E5FF219284261924F",
	mem_init0 => "2A03B1275647F0CADCF5C380C1769B795EFF67159B9699E99B096FFA1F43FF3DBE811D7D80C47152C7D89532107661651E67BEEB101183921516DDE86BB616F26388C414E50766E89730178435A0A6D8038D96ECB2998B71F315C71B210CD493AFFF8630F95635006278ADCF43FF003E01DEFBC189E844B45B37368D02EDCCCCCFF2F67596DFDD477AABF161969F5D3F6D65CB11697C91AEE3DAB4174F25511A9AD38AEF6F080C02C03660080859BD1C1963DC476F74312E260268981F838B942606B16D6FA5559CD9926B96004C09237BD850A1CB31124CD96DE20018927D81D33AAEEE1D9266EA89BEE3E4C39612E28920D59872C07844B9B4123A61F0BB88",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9CF5BC323EEBF70B03CEE65E2DE3B8AAF7A3515EAAB4CFE3B347C470C0ADBB4C9E377B9FA44E0F39F38F81861D2A0FA1F22050A9EDDA5D707393DE0B1C8EB8889A974BD9697EA54C6230126D5619EC7E144C7F0CCCD65B0EF05C0310E41C20629D59FA131EF0C5C858765A2EAB9402124E2C159D623C3A3B666078C8D0CAD60AEAF508218E8E742BE16FF41906480F2E3162CBA884EE2B7E7AEFF44ECC5156FA1299E81366FC64AC453DBEAD124786C7C2C10D15775800D96ACC1E9C530AFF7082D9FF8213E83BDA8FBAF7F4E9164725FFAC211E2966690F18982B2BB70F14F4ABC626E3D1E9A39FBE76DBC2D72CF274EB3866C2F3888DA3747BDDD09177A60",
	mem_init2 => "07D316B04155A723D8DE4E2E004D32EF165586712F6ECA684BAB7E78B2BEE48EB638621EB1829B7D25E871F6E86C1B51D92E1609195DCFB28FA95EA376A762AB0E0EA9BA751F160228F84908F3CE6BC7CA0CC9B7E91E4BE2B15D70114E8316C6057ECBDA2FA7B19EFE6C912FCA5331C856998548A42DB94C27BF9750BD0B02F12638C75E09E2D0314B8C91F0EA1652D1EF2BA4CE7AFEB9B5E3130CDDD7DF494E52FEB3FB00A12B31DED8A7635E5639058A2BE4D5B2B73633ACBC5A88F1B84505CC0B0EBB311BDBC5A199678B91D31DD903F8474DE46C41D229240AA56E7E62FD9366B7BB968BBC9B7F32D61D979520059E9A9523A36E955F5F9A8EA8BC2D8963",
	mem_init1 => "90FBB0BE70DCC816DE1555AA69E8ED01486093206380A5743935706728F8DE5149E38BC6549610CFB16428A7D1EF0307DEC3A435EA4236B923959216647CDC5A353DD927E1423ECB49463B1ADF5DE2440B46D85E58D244B529ADBD4FF1B5E461215B317ACC3A96AB9763F0888B25FE437D6E3762AABF47F93251959836BD9311FD2EB0BB7B899CA41C1A6FB06D9D3F0D20938C782D1A9AE3AAE5800BD9BF7E2FAD91DBE9766F796DD9674542E48E53E8FF1776C31155173B8474475F6BE3B205C479C5D98549EE42618ADB22E63C260E119F80CF253C498876FD2E8BE269E24A9F1B09C1EB88CFC8357A51251B15C4BF21A23DD0F04C0218DD7B9483658BBEFE",
	mem_init0 => "A7C30DE5BF0F369010CE5E22F403A1D023AD907F0E343690433C0D1E1D12F5475395EA36D57543CDA436B6A18497487F25311657FDF0682272086FD0AEFB45413855FCF80574CE22D09E65E40E14DF8586A07301B58EF1D39E6145807CDAA161FF238649FFDD86661FC0E94C3BF8621C19A4D72910C0C13580BD8AA061BDF3235CC484FE027DA12AF8ED15B18C0E42930C890EE12B40AA36D0ECA2717C7DC9BB320C329B88F75AA0C424CF9568B1041339B03F21C3F8DA7208369610785EE49CAF30509D2F31118F6E27B2A409FE81A0AC9D18D4ACC91A43E832CC7040BE0213347D4A434597BD6A6BAEC40E04B784522CDD2B720FBF76ABC787AC793F870DEA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "09A1A6F04B1D991BCAE30A65C5F5486D1049BB4264CDC9D918F72E5BFF015EFACFED69154A6B793C3BDBFDA14D7853BF696A3E3A0E7FB2A31B63F5473E03290A454FDC14232A20EC981CEC5CACC34FD73DB30CA12C5FCEB3BBF2CFBB0616543FD3D711FA5A1CF449AF0FDAD4040908ACBA1B4F961B12D3CD961EC90000DDC67527EA82068054FA1C16C9AA602F8DA8237EDEF1321750C90E5049A5E94575F800EB581A002167E1D7E167EBCC223440FFA1F66855E8EDC3D577A835A66E8A4FCED405D88A1BE5B9EDFAD5D12F14CA2A6858DA0C06ABB2BA35E8D8E9AA362AD4CF0E7E7748EA196CE77F9B51DDCC65FC85DE24DFD724CACE879F595441AB91E715",
	mem_init2 => "F6081734D19A91BCBC835875926D92FC058CAA5BA798651259EB25522E0A562729A84715DAC6063AD2C53DE3EB8AB1D58E7D4C4403E06FE273AB692991AFA0E1A1550E116A412FB41809CAE67819643190F71C1A103E4CF834A5AFBBE7D8667687C7D43A2D2A420645596E47EF9972D9789C4B1761E21F2FB69B63DE6DA18C95F779DB7C312707A8F19FEBE9D35359AB4C5A3C6C35076061780F75BA0FBE9C10643008E49B3170135A49AF4F97413EC638BDA381F997F4D5F5817A624A7E7646CE0B50C7ACC1EFFF610161BCB7C4C07B3B4498504D89AA4F4956C2A45ADD0F5ADDCAEFAD71E8FF2E1F3B60E3D62306B2B3D802B6946970688488970A210F0096",
	mem_init1 => "8B1E1333ACAD20B075682EFFD2AD00399A8D49A842FEEF3D294F84FDAE466E8B6279299387EE589802295E458E0484D89FB174A4C25F2735F55C0C1A658A64595E8355754458FB1ADF5EEFE2F38FF7D5D8AEB73A75A1E2B5B91B242C29C86518881157F6D67E85CD3D0FD57FD5DB1729A3FBDCE57C45630678E5BDDF01048FB6AB0038F9F2E9B60AEBE665F4EF39435E2D9D38059C92E6498638CD94B20AAC289228C03B6A805227C53555603801CCF879D054F4CCBAD5416A1D53DFDC9D54485393655B1C09424A4DBBD897DCBD8365FC7ACCDEE7F748035CBD241299D67D0BDD43F11EC2AF26A79A5D9005E9C438CC3CAB1642D09CBAD21891E32366C2311B",
	mem_init0 => "78496521B0DE48A75AE1E40D79D4470274987535B3D440DDFF6553433B2D862ACC9AD4F3C0C0D5CBB48CE930D5F4FA0F722044D66D878B5339BAA0339D754755E9939F2BA51B502ACA59BD9023749EA0DCA4D00CEC03675E1DF2BE8167EDAB38A32F294EABF509348A5CE01204FA5160CDF258A0CE8B0C59F67D85808EE8FCC34DD13301663F9787B463B60B76D4748831D1F438D4166335B95937B7AFEDACFE391E9864A552B5CE3D98244BA3E6DB6CB2447BC68CF4CE68BEC1AB16A2473B57388CE82A6F83A991F818F7FE9717C5A33C6630465FD06A8FC39A8F87A9FCA69D0514F5CB4A3C57E01532CDFEFBEA997B125BAE5E3AC1DB11A13C5A01119AA24F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y17_N15
\aud_mono~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~32_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	combout => \aud_mono~32_combout\);

-- Location: LABCELL_X42_Y17_N48
\aud_mono~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~34_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) 
-- & (\aud_mono~33_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~32_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\aud_mono~31_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~31_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~33_combout\,
	datad => \ALT_INV_aud_mono~32_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~34_combout\);

-- Location: M10K_X26_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6457ADE1D35ECFE941BB3E7BF2C0D93AD136769BCF6715915161A9B77BE6CA3E1DCEAE943ED91624AAC867DCF02477C5AE44CC240335371B7A1B181080A0BFBB2F2513B5DEBC03115120D20F71D0E4786CF72FEEAADF7ACC66736F90DF6AA3CD8D968151E06291EF09CF1572A4B0E1411A99491704A05B0D2B587EA3FD28D0610F0CDE7914F0D30B3A82E96F2DCBEE1199052048CFF96BF6CF304031601DB8D22057B6ACF2F24CE06CE57FC370EBC9DAAAD74C7F738B527E1652BB24733108F34BCA7685AF3BBE1882F305F81D8B657F80B1BCA3378968F53D63DD7B3C5A3A3DB561E1B8A3239A5CCF825DEC54DB82996D6F2C19162B712059AA8CACA2E06F85",
	mem_init2 => "D2BD3D8C363A2F580F43EDFEA56749C752BA747F9E322FF17C1A4F29A6D52C5E07E0BAC39EA9744DEAB2028C5928E6E92DC7787FFCA2DA644E709A99C4A0EF8560E110F53F7EBDBBDB7E10E96434A952DD0EFA7E0772437B0A846BFFB9D602C96CEED55524DD84CE7B7C8351B439BDAF20FA3CF4888E45116B5500EB1B3E83E63045D89CDB84851C0F54BD016F544B5835AD6EC9232A1AF996FF068ACE3216275A02A40F4D9D4CDCB00D7D1527161E9FEE8D96A1F3FE6C168FBE6E4D131AC7BFB6B5F2ED785F694A9B759C2279DD22C9051CFD0EED7BD8F2D8F085827652EA57FE9126E2EEE729E5FC7B21BEE52CF0EB42DB9237CC3CD00D3E8ECD30A4D255F5",
	mem_init1 => "A51522F8AFD842CD10F28A1F6AAA252F991151E40204C60C4426372BD7527277964479F99758C6C1E27AB08A63D91731297881126A5F937A7FC0F0FD2ABD21D8C03D0A4BB394528FD20BDBD393851F65D422C383E483F84651D3FC898817AFF566E7E5EE7782CABB55CC731031E317E2A5C8E64CD21118C878D9A582685BF66A2C9BA8D306F84864B3F02073A9D9EBF97DEFF7FB151EA2B0B16D17CEC1D3CBC61D0CDFA80C66E93D2889E7B13A4045032F161E85E6E77390B390E7F8E20B6B3DAB2DFCB5CECAA0843AFA9558C2B18EB3CFBC8FD00A2E95AE3A63F7D493208F75E6C99C23320DD18A2157D87E87A031B58E04757331F5E1DFB726059DF29D28CD",
	mem_init0 => "DEA497B259185744563129B6F477A9A87D10C14024CFC9F98695ECCA51752799C6F5C6DB96BD5474FAF1030EE127596ABBFABAA2149B1D989D0FB595A7968615481A667667DE3C0A583D568665080D6961F59C33DE6A8BB23C0361106C21E97C24BC38071548CA9DC07686004C7726F79C4670F422F20A536559B9FF8167FA1AFA2376047B5FF92DA4A9BD77D5C0DC58FB0F4EF877CE9DFBB6B133269D72C17555177AC6BB50B34C775B56BF4D0DD2C616B6CC9FEBF90489BFB91BBF34069845716CFCA497EB0CF7AE66C950C4721F0920ECF64F909822FB3F370CAA7534FAD3421BD66FCD5FED49188E5D938126B385FC916E32C6A0AE6377BC7786CED5EA43",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "996E0BC19F294024E2D4E56414F1067BF25857C4127512460DE312C3A12B68EED0E8EAA9A6CF1BA2FCB9296DA526071C32A83CDCD575B2A9512F73483206377D4742631DB936A3DCE2CE9779A56ED9D9968D72CE8D40A618FB99B9F88E217CD790D592BE11928D1631C85C2AE7F3E2291CA0F38C8A797E33589664C2CFCDFD56F23B239703998167EC370507D915FC20C0D9C87BB1346C5B1ED2D4607D93579F6C27368C0AF57E3196494CB00171A5135C680AB55C6A867052CEB02AAC4C461335A54CEB20194811370BC4C15F69B3AC1DADEE3DA1373132BA7FC7E766BC52D47CC9AC384F3ACB03FB71353C9AFDF91FB170562423395CA880D449274C19BD2D",
	mem_init2 => "5720DFA98DB60A3D364989A8580E07484DB4348E155EAE8333FB7E6E7F39373BB4EF77ED49F620D456325F436EA0BE9E5C29D99BF6D256DA43D6607ADCF51A842D0C6579546033D1A65B8FA7F520A6DDD61CE689B34096B0B82CF8492AE04313DFB694CF32AB42151756DF6577B86D174CC0B32E49D074A56284B922FDA0CA032060EB584C376F5BDADBEA7310D10A91B7093D79739371085F4439EA042892D5DF75DC7FD7693F5392791A22BD419F51642EFA5E03A87E92F4F11BF4C3DC9D68292E6D9673AECCB128E683F91C9A76ECF1C882B3DD870261ECFA09FA4BEDCBF523812F334B7882F3F5E742CE1AEBEFEDF62B4331ED354477D0694B054818EEC9",
	mem_init1 => "8A5DC1A68B9AE8F8C4325C3A79C64340777BF66A2691ECC6DF249931F9CD1310D4B1665A1607347C84BE78E059530B353E7F38610A1F67ECCBFE1C29C0A13A897F25650E5077B78DFB56EBF658AAAE56A21CAD038845F38D18A109ABD0190DF02D53F58E936D7AAE58E2C33B058624E126E9D3AB56B23C6A0FD6B78A8C4B95FDAFCC3BC0FFEE29765E677EB0EA594ECA18C0F8F7ED3DA71A8B20AE2982E48B275D12EBCF5DDBC7DD57F2B0939A5CE672C559A31F64E8F1ACDB213D53FD4A70B9ADC7FF82B838CF44BDC2795541751C41F77B0C435EA1CB8F17FC15B23A47E3D76B0F286BE9309E8B25C6468AEB8709915B7F87C5FFE930C5D106B80EA503CD39",
	mem_init0 => "05C858E067DFAEB94313E57ECDDC9EE578A65930A5FFB9035FEB98B55EBBD8EDF8265AA60072D03B71A712F22AE6E379DABF3EE0916FE10ED28B9F5BE2401E6BCD8A18AA83D516F2445495AF385FE9D849F9E3AEA2F60B6E7D10A284B645E32EBE14CED79D272B403F3EEF71336FADDC63F08E623196295F477A4DECDDC324713F2969CD783BB867F2BFC1C3D28EF736DBCDF6BE8D5076703C587359A26EE918CC05E43EA684E0AD7AC214A86B20A0D0D929EB88AF356949486C7A840A9C9DE792B1825405C7EEDCB37539391BB24257EAD9BD03B5B77F1B66833C38B4F54FF37000A70FCC89FB0D263A4A860A5694445C21B1A99687F8E3182B94697B5B5B56",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EAA0FE5ABDCFE4CD3E7608EBF7F727F67872B3AD9DEC3107FAB9967BCF4982199AEB5E6815A4FC70A0CE3BB08D3CA611631E4B0D4FC3E52369B42320EF4303D301AE3F21AD512C4A237E6DF8161E1CBDECD931AB277EAC181EF54A901D9149273E001EBAAEAAF41539F82ABF42330E5BAFF90BDB259F35444BF46A2B97F3E99CBDCA693CA990C8BDE2C76C5C4A796E33B67EB7CC6B1AC23EDB85B4E16DF2A52218D24E0CF9CD25F5D69AD5D261E77645EEFA0E0E785E966DBD269FDB2290BCE80CBFBE6F367F776D6DA080645B3D4EA824D65C6EAF29AD8890FEA826386B58B9CAB9DAAAAB192FDBE2661B8291722E09852CB0B633D315AC17267E7916692A1E",
	mem_init2 => "29AB7FBDD769EE15D504A620E4483B60A6E48BCA7E5B5D04D5AAF25BFA30DDD25584CCB0FB3FEDC313E182F4E88313992D72B751C9EA5422817A9AB0562B0AFC321139EAD0380ED3CC6D7B7711F31BD5302C513E40F632F484CDC91050433D75D8EBF2A8D27BCDCB5BEE42A56CE2D5E832281E0F6CC2118C463FFC4B86072DE6791EDF11FEC462B31A809FCAD4D8F3830C09A9019431CC0D2FBF1360040CF701C55BB59358DE2283BAA9D26FCAACD3A029B6F96499E9C3B3FBC9331B16B33575C36A9337065575A1F9A9018F16A6E9705A28ADC20D02290478CE6BA2E35C91E0EB0DFB84BED446ABC539D9A24C03005D78D570536782E1FB0882E1F7D11C4F14",
	mem_init1 => "4420B7E3D77283B95FDC912A134302869C5216F4E661FEA643189BB176281CA70F21B4BB7669852597B853D1B2998888CD7519F45FD5302357194D2581EA89D78289F38A883DA419E46EDE47BE86FE1AEC6818AC741FA9C7794AAC86BFDC8CBAC19BF3694FE29BA55BF9143D780F27A5DC65083FCBE0E5100922B5AB1E7748AA59C63E42C9DACC4E1F11A7EB663DADE1AA3585287BAABA28F7A6B9376444EF166B1BBBEF91F3F8D3F193282571D196D8B47053F0BB2733EB9D0779F5B3DD25E284E961A164CEE73BE60727765929382D722C476074F79FB5E9F217702780563226B1D8A9A2C5BA5BA314E36E57046939C71F1A237C934AB896621EC87A95E5ED",
	mem_init0 => "FBB72C0328EDDF3BAD0505385D272F2D9C73B1D3C71C3BFDB8BF448BFE8FE2EB679D078E7F414DA9CC28401370B649270C9937E3EAE141129EAE3EABE33995F0DD8388F35A37D4CF65819585EDB708D99C464BC86EACBC444903A98DCDF7893554F3674C29267761682D0A7749375F31838196F5D0BCE045EC6BB8A73C79D02FB1209D2FE86A6E33897CC3652570617B898143B1637F4378BC70079791D88B85FB514E6EF944F45CED2856885B05B8A06C694EC2E0AF9C046F976E7D0C3D55D51FB0742F49C6CAE84D2E6DD14774C9A919EFE1029B2F2BD0637746E786BFC93C50691B19E8A9AE6B2722BA98F56083AA6203F7EB447F2A852A5865188B25A7DE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "29D333441330EA4A8662E913932D985732AD2F5C30FB5804618C4633090CE848DF4208821CB7EFC7A6F78AE956E06E774EB905B693514DFE5D7AE5B7A570B0C15D67449EA9623C3C8B1A5E00F494CBDF2E389151CC200D119BC56C21243DE635CA437AC50659AE73F9E97804EFC467CD5AD1C127792F9826345DD00F9364850BA34AA254A1368DB2ED11C2102C8D5681892111721513A59359707779D7D221A9B5303B7ADB20977A9F0D9370982655B25A9978BF4C18C01D033B9D8DE3C7FCD5248701BF87BF1C5FB6ACF91552D70BB4C298B69BB94581307FC37EEE58CCFAA2936AB8CB504A419D9368135E1341C0C480E68EE9CD010D09C6C75F195E366582",
	mem_init2 => "5FFB87999092C0A06AA42A67EDE0DB55F1481392338DFDC9106427E3B3ED9C789678B044DA04569C5C03A0C9819FBD607FDE74F927F622D18843DF350F6D96E2AE6ED2FFDE3E92087CB0BB4878578C0568E209BD3D4FF88871A69355B6FF009E63AFCF9764D5AB474CD554953A0EA2BDAE474DEA30D4E5432FAF1812BA1AF93FC3DF4994E39B9454A51C9F778F2E5A32154FD9491D27258AF5AF0B5D654A19A711535C6F29376CC375D320AE74B48B95BFF715CD22C93FA832F4D9640641D167A749BAADF2F7A509FD9BC14D99B1B9D44F9927C9068AADAEDACB0782F61D0B3A78062C38CCEE924B1D629E0E7542CD6C249E8731C0A8CEEC99EF1B3C6912563D",
	mem_init1 => "43026F887156DB41FF4F32CD8D082396CEE0D4380EBAB6E64C31533289DB56A6543A67A0056004D023B13742B09F3D25A6DC3C0B41C9C0237CE396D544731B4E9C1304DB4A3BA129EBEC799D491EE2416C63D4C4DDE3C8F81AC179060EA3E16B286F5E4FEC7AAA605CB50F08DF87E3BD591542765CA51C72DB5CE45FCCA5746FA388504FD5D9C847499468C5D6AFE50B4E38DC61FCA5B4C3D85595B1E87FAE7F2E8CD6389D1CE1926C1FB97A6B5C826A3CBB011E57AD287E6CC8C2BF9F1B9601EC2634713CAD8D28C762F3A4F53674500547472CAA1A9EB317C4F55D588A917B5678B43560AC368419A295E3D838A6CE950AA318DF06DA8003E98D0CC8F68C96",
	mem_init0 => "7D1DD827FEDDB50D0AEC8F248F24AA3E8B1EECBCCD11BEBA9A5FB68A04BD0B0529C6D6E96865DC18BC5E833A9C33F5D5CAE2A2D8291EDDF5C193EAD402D84AD99B72FD9FF2AD0F2ED8DB5B839C95026C21E4674211FF7A4D89002762ADC7EE9ABA3D6ABA4BEFA7C195A5B5E0FB71D8F226E8372095CFFAF00D248F98E0FEA8EDC0BBC57BE6EA93E072F7E02A0AA30914F01DE9013526FB3396F9FAEE7D5432E8B9DCBDE4107AC85B8F5A29C7E17302E72C09E9CFCB55C377498F1E231F44F4260CBA99D10BA90263CB2A763CA35423694A71E58B9241C0B0A98D9A9A5DA375C8F9B49ECC866C3F7C68F93E2C5DC09A219C8F273ECB911D7153F3E12DB316EE81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y24_N0
\aud_mono~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~29_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	combout => \aud_mono~29_combout\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000798228C7FE03F4EAEC867DAE607DB7AF27BDC03EE4723EAD07",
	mem_init1 => "CF5789CF69F2BBEB28D19EEDFF0417E335C4920E7F2DF010F0FD8F8DBBEFA06C8CA6F5796D2FCA0E19B39B5561B72833C777087D08140CEA873BA3E6CC51E7F26AB58D4F52C62EDF90FBDEC2C5DF914013F8716C7D7B6CCE32C2EC89CE0FC7FF662D72BDC22374D1EB30D90BA45C58703CCF463BAB9D7DBB4D66FA7A7F634C1B06C65E07C00D026354DD9D315F6F75101841BE2E85F07F9B8CF76770E592E951716599E5FE8D6D3F5DBD497BBD74CD3AE9424CE85877C516947FE4325E11DA3BBFBA72A33E0E9A0DB275211A12FD129A629F8F056117BB1AF75BBE96C94BB1F557D618A38B8579E459C3EF780530466B699386AF91AC7AE452B176C09AB25193",
	mem_init0 => "72C1607C153DA4DE688B6C36314A61CB83CDE30FFFEA23390A0A881762789FCB3A498FB74DCEF16617C3E9775615597304E76541547F1D56DEFCAF9ED93BD9CE7970F40D52D7EB80EECA793E59895DE30CC3DC1F44F6E48270AA130C25D7F94BD6FE76339078514CA295A6D7B8A87F312CD7F9F5B7216D100EACE68EA9CFC3DD64A94993E10B07D46945CEFF3157B9540010D22F51FEFD120D4F3ECE61E58F39B18D0939724D77E94A54B2528AA5E13B3A3ED3B2162859DB0FE630ED9832A519BD16653180368BB0B54DC954F330B3009DA3D0689FB63052FB574A04384FDA41A386256E707D0A34D23C66DA93C3D8DF60505EDF9DAE082E3AF4FE8FFB514E0D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "56985A06DE8D456F8E6D7EAED9D7983F0C13D2DDB9373A375D194C99820B3DF26ED92F1974D18A60760BF3C94F0C3A0D7323129AC3AE34BA4D2AF5F55CF182C3A17557E156EE9732B020EE6F48EF9976068A5AC7CD1DFDB96A8983C1F68E37C5744305CEDCC50BCA81DDB2211AE08831CC116AF1EC8629A89B8217F3A9DE7EDDB823533FBB8A2EAD83B0C710A0A070AF00C7D9A3261F0960E6C40FDA0872526BEF9D6C756AB8FFB5A5B509AB4084941DBC5B3587AEFDFFF57B94B41F06C6027662332590054B6992E6DAA1ABF340D8457F5298FD0CEA62A2F93A75E05E764B7472F51A732F2ACEAA41DD11C2950012EEE3BB9016AE8BAAD0E6F947C2E45474B5",
	mem_init2 => "245F8686DFA87226FA2B9AAC4651C7B6E8A1AB498D256B3D1CFA4B315FB683F26A4393E28D8764D09E6EFF60216BF537BC5BE08F4D3BF537F270DDC672F31465260304591DA11AF06D51B82DDABD62CB5BD4E79C23A8FACCF0946845F9243C61B9EDF2E9BE7342AB8F9EA26D2EA9173E1112C5A48BAB82B011C012722DBB40AEC7638191FE512AD62D100EB73C8B19336428B6E50F04BA29C8C541B9386FB8C65EFBEBCD3589F80CFA32E1CD48253AC113EE2896CC9A8C4143254569A3919B41BB4E02E23DFDF26E655FA44FBF7FF30B619FBBA877EE93955338F17547B1CCD3BAA4D1BCCF4D7FF2FA52467AE989BD151FF3B8910431EA3F1E0AE0FA6B184725",
	mem_init1 => "1DF313167B1688AFBADE66F6458CDAAEBDCBBDEAC745D5D7CEBA03C0F365F58733E21ED4E1475E0B01EA7DCD8DC26D349F6097475CF49BC07B24B160F83670D343FD403794E115254CADEA8AD2EDCC3FAF3ABFAF64C75D0E0B350A272711477B6111E0906F36A52E8EF0A96BBC50304C094BB67EDAB597D787B3FA2A76FC42F28C352DA876150B8EC4DEE32EBE2A469ADB6EC40C2ADDB38506D96032061E23C8CA0C52A6F65F0B9AFB0547F9BF9469CA16441073690A04250B667CF5221A5C7E73A1B59800877BB78C65342549DE1AC9F32C8E76AFF159A88A3AFCC1968113E3800F82C1E955123C72A260DD9E1BA9C0C546C2FCD513EB673C3AE94AC3A8CC0A",
	mem_init0 => "60DE52D474121889C9E17727B7A0E22094875AE984AEFCF89927060DDE73B8A8475CF554E5F501D94C60128E900076C0C3EE4CC93DB7298407B14EFE1B1A9BA7484C3C9A4124F05ECAAD93818839A895A96A0D898513ECFDB39D3E3C9A2159A598722BB510F8CBA3AD66318008DE094184D8CC4C128111C2FD012DA517233F28660A49158FD558328FCB176D4E33D3CB9A3851502EB6992664083EAAA69BA12060E7943A7E6FE9E7DC9186927E58302848DE6B7D10304A69A3576A4BD7A8A59125769C4A53A20C3A049F4E803847E8868169D76AE4E07649CAC7DC0E3D584A19529601EF3A5ABFAA83175A13D6195441FF7949D5590FAC55EE6F2FC60C2FE276",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y17_N33
\aud_mono~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~30_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~30_combout\);

-- Location: MLABCELL_X39_Y17_N3
\aud_mono~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~35_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~30_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~34_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ( \aud_mono~30_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~34_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~30_combout\ & ( \aud_mono~34_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~30_combout\ & ( ((\aud_mono~29_combout\ & \aud_mono~2_combout\)) # (\aud_mono~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~34_combout\,
	datac => \ALT_INV_aud_mono~29_combout\,
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~30_combout\,
	combout => \aud_mono~35_combout\);

-- Location: FF_X39_Y17_N4
\aud_mono[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~35_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(17));

-- Location: FF_X37_Y19_N47
\sound|da_data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(17),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(17));

-- Location: M10K_X76_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D3508C006679B6A3A6F753EA4A8A3DE68FE9B71CC3BCCE7C76E8DDC6CC45D5E93A1745ED382E53398C33E61CE312977511BDBCAA2ED96DFEA13E47ECE65DCCA1251DB0F069D4380DD8E1028B88F0697187E06E3245817422BF11B264D42E22907D575E516749D5DC23485EFAEF600C7F7C16ED89149EC6AEDD733AD079C0BB162AF42A34A3E1EC3C136A94308C03C24B6A75AB24CB9D78DCB6357CB86FBCC8A01D008008BF1C55632DFA645D68A5854AFFAB21E674834C4BC313FDA92A31B28B8779227A0712FEE49A6D5B756911088807A1AEE76A23DE0BE2250112CB3321399EB1B5CC547948CAAD8F65DD24E597921D0DD97C4AE0F7F0F16673141058B7BE",
	mem_init2 => "98AEB96916B83615332334F4FA535D425B7011DB1AE356B82EC41BB0309FB154D3D1D8C825E1506D739730B2AF7FC53C1DFD1C909F2E08F785F28B27F8DDA286AF5B66CE1B56B724D26BCA824C0872839396B5C606D9BA976F1D26177227EA21942670F78B4C96D1EF6CBE9058A0ECE39C6823021AD5D40DD297101602016886782F56A938CEA32CFBCB4D19B07E8B1E48256A85B2C18452C4F4F4A28D0383F0B43771E73A2D383610A6AD401D016EFEFA9E9E8B44B79B92509906F4184EFDE330FC07C689CEB12587D73C418C5C5C6E5831720B36B0EDDCCBEB4DBCE7F39E3E3026CB93B5A43937B96C624DFB0C02344E29505CBB073EA1AA8F9B647BF7D09E",
	mem_init1 => "D7187313C7C8B0A16AD9696C4C45E08D34B4977E90E8A4ADABA2CF6FCCDBB765DDD11E22C9EA4D93E5BC6541E4D29389A2EF446BAF8473C4E0E01A2021FD619CE02673D1A53A1FF59AB1EC466658CE587A73CF78D2AA97D38952DFB8C510DDEFCB57D88CC2895273DD4DB355729FE0F2E12223766ED6D932202D181C19B52A769C13677D43913D8E16145E35139C1AE652DA84C14A212292667916F0CF5F3A90C7A436369ED13C4CD1FC4D5E841DCF2FC1C5B5F3986AF7949B90F9BF85F9E2B003AF09BDFE599556DC6F965961ED86AE0DFF1BFFB7EF295B2DE5D49C41DDE3400B6F1BF98AAABD9995FE3D37F5DFBC8465B7A0B92AC416764E11B9D5DE754A92",
	mem_init0 => "C4E4AC44CBE7829A311EE9C18511AAE558D5D09BC549210A8DC57B77AAE35B2FA25C4ECA7BADFA1CACD1DDBBFF86A5A03B4CE6179E7B601B4CEF304F2CAE13494AA0795397F3946CF2EC3D9D26FD743EEB2EAA95AC5BCD3EEA9DE0F3A30B6DDD17D9ED83C5864717FD37A0128C61D02D25D1AD6BA47756CB48BFE11E2B569D53CF1E8ECD1E4B27DD24F27C5A284B145B87AD4FBAD2498B7DAE94C5AC23D6AEAF83624DB6924A25F1631935FC7199116D6DCFEE019E6D32B11FADD8F9DDCDDC7FF98C9E50CCE25569CA93A2F728CB73BC76A3203175E80B48F75DEF67C69198E02F682FE6B45C624AF594B2BB03892EEE578DAB3643DAF8B394A9E6C6D854ED29",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000926B4A71C62B7D7155330719AE6ED95073E36B75AD92C62DE2",
	mem_init1 => "B54875C0F731896ED8FE8C38044506A9DF03BFE4D8D42B4643CD5574366FE211E11A8A569DD078037D149F66D12AEA5E1EEC96B60A2DDA9AE3A7CF4CD3A71D85EA09E71C21D7FFFD1B88C70453953084E9DCC458AE16ACE350FEA47F541548034EE3B0DF70AAF9484340E578350C5BC55499F66FA4B7A456D0ABF8D50AC5F965CDC2C9341D483630E37C6BC6216ABBD7201EBB12742B0AF27001B5F847BCF6298439B06EBD97B771F320193D41A46375FA6D8688434B639CD85524848960B31A1AB2D9DEAC027B075CC89DC4CE1F6252D875FCE2E6016410236ED821D4BD30B245959DFBBF71BC3610A5677A2A74FF5F0464CC11080796D14C9DC74F18B6DBB0",
	mem_init0 => "1BCD666E3A421425484E8D5822D7D96632826C5DCE79B2A2C3879AE816313A4A6B93BCB85FC5AB4996EF69E242DABB78BE4BBE99331F3F4F1A4683CF51F02A38CF399597F071AE2FC5B936F3C3E21AC1AF2689699003E3DC1907BE5567AD65AB8A75531C7BCB8D9845574856697C04CDC38AAA65B081F4F3A6A360A0329A5B6974F83AA96876FB9054BAF89AC8D413FB274145B296ADFAB177929B65AEAD699ED820DDE83BD3F99D073A7F30A1A63BF6F55F12CF8AEAF120D7D8B701D0835CB7B504BB06B987DE378331DF776A0688BB9C5A17799A06EF11D6B1BAF88B58B9F4456638BA6CA6FC41D5D381F98D74B7191C6ABA92EC3F10993B43ECA453D5FE7B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N42
\aud_mono~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~51_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\)) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~51_combout\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1EFF2B32EC225019C35579F27C4A84C40D48A18E54FC734AA060B0E750F9E195E9CE0AB03CF4B50C0CE31A00E3E2A2C701AE006CAAB3663005BF83DF33B01C358FCB729410198049FFE008AD80794C037E55447C99F67FB8616EDC3CCDC76E67371833BEE7E60DF3660279A01B38AD06CFD424403F5B431B8E29EE6F1920AE1A82C0002897EB071D0069E324C900D3298C0AFA8360735C06C3D6BD805B0D3EE6A25C981BC87F4C86CCC1F36EB1C3B451F6FD7E7E36D8519F916B50C0AA854135A018C734F8D874A67C336EA8A9BA99F9FF32633B82C377F242DA0A7F5D227FE6D9649369A3BF68C55153E436100E5B5E5AF4B9D30A08D9D2C29B63FE29565558",
	mem_init2 => "D73CA14E64D9AFD46C7FFD9B42B58E9755D5E145CB7B65E07FACCBE54D7AC4C241ECA6AFAD48001B99615499D13BA83ECBEA061AE0193B6BD52DC2CF888C52A3269E5E0840A944B80A2D1F290A9BD5A9DA79B1EA6813CB4464F331AE3AA29D4E81FAA141F8D7A0114634F4CB93B0D07E6865E0EA8BE1D7C6A176FACA2580F2E4C4EEAD822D00280B75AE9B580193849D96E8B89832854975B154DF92C3900924D407FE6DDC6100D7BE054875CA531A2F3FF8620C78752B81AAB638EEAD51B7C18C58A001B17F952503F75215E3F9D88A99E7E33BCD349D8EA5C12202010A9548FF9D304C6DD7EB70E459BEF2AEABC3289B0AF1B5719855461819AAC97F9A9A48",
	mem_init1 => "A1D577D5066C2E0E42D2AB18D154A228CE98E30E44F95D6DD49D85B6768250EE9D3C57C12B653CD5909B0F28B789274E6319AF4751D51A0EBDFAF696E164205EC61015A2AFC32FA3649DEE14F2B738C6FCFBD9EA440B177A3B361017E9032950B412904EBD31D6F1571A9007F4EAF443B145E6C29B58A39F1495F0ACBFA9F890994FAC91CD72699C605AA9D96FF81217047DD7E118D35A0BA5EB151F80463EDBF39884D14F3F1C795D47868830DC4FC73D4D0A079E98CDEA1F40CBDCD583A613979739C522D6B6114B95D40CDD214CAAE1205C5D89729AEA9EA8292247A8971D40A5BF4E254D5D9E03D811CBED9E534848D6A968640B1F0526CD30942B4513C5",
	mem_init0 => "C30F60CC6162739A456CFA90795BCA05F0121AA2A9278983B8B4A9E810455289835DD31BDB6C34AF2874C554E0DC13D554B0165E3AA84D4DC33E0CFDC85B6E1A1843DD183E5EAE588D1E53896F33D60612FFA4328453FBE976547DA15F1FA316207AA70F6C5D46F63558F5CCD49FA88FA5946A3C41E442F45B457ABE540064F9C619FFCF01FFF00647CF1867FC7807FE061A7E38C67FE3807FC1FCD9F9E719FF3877FC0FE6CF9E719FF8E11FFE18347E798CFFE780FFF0F9B3F1C733FF1E03FF800CCF073C83F8701FFE006611F1CC3F8700FFE0F131C1CF27FC3803FE07891F0E791FE1C01FF1FE48F87393FF1E01FF8FF367C0C64FFC700FFC7FC99E071A7C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "963108EE482D1DCFCA2B03AD385018559CE35E703AF16EE8BEF5D5374E423C119245EF1A10A97124324BA0D9B86E4D80524388A15C44F56E782A4DD64E228FB5409C7B7D8F05C0063BDEB797DF641D5C7470E719BE133FDBC8B55B6FB947AA086DA435C149BCA0935B5928F868A682E8CEE080D391D27FBCDD1E65AA73420698E9A2BE74C822BC7F3E0D02CE596CA55CB953F55CBB67ECF5CB46EBF26E10FC3313951AC33FDD3F476B21A41751DF4904387881C89BC2C90BAEB07146D3AD954D358D71E53CCAE29CB79B21DB425DB8F66F8980F12ACD73F06D1055126B44F2F91D8A24E9EAA2E4CBBF36FDB4E4DC2C62723BD13530F23F1EC88A9D1244A7BA43",
	mem_init2 => "8540E8C80776B99ECD7006B169DC1CDA5BE01F62C9E67A849CE7D8CB0AAEE7566EBEBCEFD007C7AA3DE93DD69ED0F768892EBC03AC9D01DFE28E454E56E3B587AB57E014581DE2993C362BA09E7519E05E9C37F5BA77657614313BE195BF624B60C98019EC61A569D39B84FF6A5709A51F50149AB59033AB2EEF99F5656BECC7EA4B7D45C0753C81AD5B3BDB21B7A16CF75165D82FF618C6884A2311973B9841F712B1DDB2DE3C790C6D18511E80E298BD8D6A85C4D5479DC1676E7483D1C48F12CE12665B5453731909DD8E4C2AD112D7796386A50B974A3E7530A9C11848CB710D92DA1DE89E0DBFA50DFA471067358AA03DDE5CB93A93A17104AB4F32A1FA",
	mem_init1 => "1B6BD15014C332DDAF425391456769B1EF068108AD48B105A4C7CFA421C9F9836F24DBFE18BBD18F094D5F88B7ED078827AB984E16208695DA7A9D83918DEAAB25753837555AF6C6EAD445235BE391C55A38D5DDFC40C582345D6D82F9A2AEB4FA5AB6FF4A45E727D899F56039CE8B5B45A65A471C94F86D0E74122D4E48FA1C74FA7B82D437DFA623BBA6D5E727840315F6D67D90E47FB5E15FA26612066FD5D463BE9F4F1FCB7FC12AE3C6FE0D0F9EF1E655C4F558D1418C37D5885862CB0FA7917C7CC3400D64A2A1A4CD2022350B978272EAA8A4F818B61902A153BCDF86206E85D113DDE06B68E4BDD75C405DF5E998C69A1A8947F64ADBD131481048A2",
	mem_init0 => "8A8A388849188DA488A55ECD2323402B45A7EF9712EFF27B832BC96937F431C6AB0C3505485BB78255171341B3DCE35AA5BDEBBD9E1C8333B69767C8B704369E9548726509A0A2B4BD85989C17FC764858324E94D08140E35894D3A1428A27E4D43E556390E0CAF76DA40D4B416FBB0EE7A267CFF79EB0A00164153DF247F62F51B1FCFF4C4C90CFDCD7F0BF7AD27433B568848C41A9FE2430292CDBB9369AA4390B24EC5096D58D7AE48CE91E833B4DE81F84408E9B91C618A44046FC614E6B47A1C6600C6E8A4F10F2533540AC96A6CA6950BC4CA374F77CCE16FF13DEBA6D65606BAE264BC4E667E79F2831058B72FA109741BBC6FBC02ABC623CDCF993D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F64C5837E8B7D8466E1C4D37FB7A7BE2A56D1CB55C193A92CA125067A9C25AA2FB8B2C35FF89FFD680A4E45FC2F7E2E9527691B5CBF4C639FFF64D98C15D73B124848B4371706FCF862938E4EE4A8DC54D3354210D7E66AAE876DC67C8FBF2869999C9033615ECCA7F8AC559C1DE1A26A4567F7734FFE440F103FE73AFBA53D0242607523835E1E6C5E8F5DFF1B3869E624621AC49313A37A025B95BD7ABBF7C4C43A758EA36CC822C8CC469547A4FF9BC23DDDF13FEC39603ACAF03EBF0645B967FF9668D354B74FC2CEC30A7C316246D9729E1CDC9FE11C12E7234A9152175996F6694961BE3290F279F17F18AEA45A60D58E8E0366A5CDFCABF6D24A2AA90",
	mem_init2 => "399B2D01BFC55FF8131B94DFF63B9641DB29037DA80D067FB8F6B107F821525109D566489A8009F618A806DBE6387AEB78D11BDD5AF273C45EE5AD8F86AB978FC7E0623B41C0F425A704353C51DB8B4F824284574454A94710DCC2FDB4C885D2A12590C260B34FCA2471AD5B89D8938D0A3B02DEA34C9137802468D09B0DA1D374A432851D2C53CCA15AE6D21B91B23F7A12580EBD4507FA6CDAAFDA86B5119507E264FE8E965B18D8435FF24B32590985DBBEE3D282ABA39862CA2BFC2112C20A11EF5D2F4BF8A71F2EACFB915074BB14DFD2B4A5FE9472ADCCEFE9A4F0614FB1E579412198E72463442EFEEC4B57987D7B6C8D1D81BDEC7A9E058F94E06DF5",
	mem_init1 => "EBAAE19980346F7D6F7EB3A019F92A6734BF3726AFC477B494CAE663260E15AC4816A5DC45340CCCDF6CB6032F7F3FBF46037C5DA7F270EC35F7C9D38ECC6C25C8A1CEA93671F938112AA4C09E9143F57F1E1204DB32C95DFB3626D53956534C3BA54006B2C6021BF8991328240AC040DFD7DFE97D77C7990AA232A1A1311D9F9E38252B77A9494ED3CF4B5C5FB83B5482D888EF4B34F35660D2EF8EBFBA372C158AED0CB2EF1B03933D363CF5E14C8BFFFD8B0D2BC08E7B32E4EF42FDEA0A9ECABC1738F1E436B1D0577E49CA3D8049627217121AF590C193B55E77305F6B94ED061EF89ABCA3349F490CC2A756B8BA49977C060FCF7F197E5731AE324C245F",
	mem_init0 => "67F5D75A4F492260A7EF45920D721A5ECACF2DED284CE438B18D8DB331B757E82D7C13BD1E8F5A41B83F04DA5F98E71B53739E0A6D8C74F5EB784F36BEC62EF1D4581218C095409558668B36DD4B2DA26959A2E877244B37BE648BC80B9929F232079E69D7A30B6338EC3A0BE77F46D6670EA5484B28FFC3F0718F40ACC245F016650B19F1127DD07370A2A99DCE2857CFAD707B7A9F9154C3990D377582B181416D006071EFD05212C9DA4081C2B65A62B6C2123B3B92C7116878373636700D6CF891963331ED94D0F7CCBBAB41F0F7FBE7F8524157B6D6C3C47C786BF3AFA609986A16146F46DEB0A27ECE915FC267E221B3FA12250D2872F4F2F8E7972DB4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2A93D5DED9A2027BF5166B5AE04485E0FC40E1741338F022285B1375DCBBAF075A565E83EF45828D63297F045A37E83C5644B16F4AAA508864A6544D9FA93DDEED3F1F6CFE01675DD227C672D9C92F89B5D8009EB73778E468894A5E972207B8D635D31F8339526444587C59E63181993D08C04998873AA40388C00C3142DE5F793C02A62C8EB0790C82EE9C90F1061E5FE841E389A684AC7410DFD412C2DBDCD9E46B041F4499D9F0919D313923C67AB1C7770604F38F1A83ED3DBAE17E38C0C52395035B3BA0D22B398CB9CD0A5DF90D3F547A5A517BF3D8B0869552F2878022211DAAF11E206D752FE9FCBFE275B5799A2B139512219CC9F239B6D196DED8",
	mem_init2 => "E523BCC311EBF92FA359FE36E5BFD72F41B5DE2A5C26ABD2753E26B8CCBE69D3A20C93A5AE386764EE0BCF269BFABD5C7485DEFEE61D546D2E930BF68ED7678CCA7E30A1B73B9231BB1FBD86897CFE832948E5F42089FF3A39ED7929DCF88AF08FA74985E32B712AF7B57C6746FE6F4184A260CD8FA9A1C774F6BC125428758E7750B92A4086BD7F2033D2D63CA1CE74D3E17AAF91A6F009681FEF3602AE249536288B115DBF5E76223595EF0DA45D3D01F3D06493D63222BA670EA8C53A56E0B08A8E86775BD734A90A7E251BDCA7FD57DFE68ABADD79C8AF9FAE8DD4E5521D95D113232008EC0CE8694593787ACABDFA6CD83A0E61BF69B6EC826F435C2F6A",
	mem_init1 => "44FBB1F9F7E73841E024E066C7FB47513D5C64D2D500EF3E60E4904B43C75088CB55903BD169CB36656A15AE44D8AAEC324CE892304FDDF0FDC1C7EC36157717AB1481D8E846F0509E0D3BA51A755A2A2928255D51CBB7C75681BD634D7DA735A4342C565C0AC2ED410CAD9D8690CD89556EFFE38EFBC49728455479FAA2A2B3FE3B4080A05D8CBF56BCAE453D6B006C1E62BFF00674CFF628633144BC0CE10D5181FFFED3830AF01FAD963CE3D69A3BF80015CF41AFF04AE598D96BB29200FFFD36134F8689A0990E2E8664801FFF994F93CDB9AA7641E5DF86D807FEFC91CA8DF046B82CFCBBBC48C1E1F0E5D8913E6CA8643FA78F9B3007C2258209AC3112",
	mem_init0 => "4DB91B99CCCB1F3744AE7732CDDEA45C626463CD6361A915CC3158C7EA04EB8C9FE1593BA5E1498F15F03324F90633E61656EC40156038A0FE27FC98437E66E9DCFC00ACFFD3C662401393EF8CC5B89E7017600A78DBA8C5A27A8C0F1FE7F9FD5009431EBA40E7B09F0022F3F8C02BE7939C30AC05F7E8F86B1301F6594D21CC057AD8B181CE2F533C2C8CD55B2C801096AAF3F16216ACCD96122B0B13F235421DED87B96A617EFA5591633C1EDE4CDA27D352302C0EB4D873DB9FE81A5BCDE4F549D98CCE9D87C7D3627E413B0099257066C066A0018A6B8E3736BFCCCB500CDDF194CFD11B873D1659FCC6B59E6643923064391037C33681CE69583F27F152",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N36
\aud_mono~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~50_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \aud_mono~50_combout\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CB6337518B661933783D8587F22D46CA380AE84B6E6CEBB8160C147F863D55E97DDC9E1D0EE928818C07EEB010F8F1C23626B5DD870F9F4BD6F8308C16920DE101E05FD72307D3A942BC775B37A5E2B44D77AA4E3605299DA9FAF51637507EAEA627A382E9F8D584633A349556612D03D3E126705E66A89A3240191F887F32E87DE757C2DF99B6601CA0655D7947D017D59B8C21DA696856137C81D02A3CAA79F955FF90275BF291A5BA2EA4D62668392E6EA56DBD10FFAD7E6ACA372DF498C2C9D3A5AE4B0CCF204A0EA0239AE862DF9F3844FAD00733750536CF2B69D815EA4C6EE4C6DE63FCD815095D5A92E862BEDE164FA34DD34A87206FFF32A0384DE4",
	mem_init2 => "231103CF3331CB1B174EAE138122C8F79218F97F4AE886BA9E86B4500145D96B3E38B0ACA323DFAC52CB65A06C68EF74CA1470FF390F38FBD82F41FED555E09DE3AD668F6273D98CB5DD7A69912CB75E379B9C943D6A0CF432657F7183EC400E02EEEA8D6D5F13C9863378F35D545D88C244481C7D9FC1136C59300322C4381FE1CB427454581937F0427B05414072E1AAFD7609D7CF0201655E5233AA97B209804233116FF45C4BDCC3D648A1B997731A3D705EA4F79B61C31246521C0598D2A1D3DFB6EDD214CA2FADE2D286351EB85D16C4B600006C6562F04BD488213467093A68CF475831ABE8BD3AE2C06341E0947303BB583A1A7915BC3A92A0C73CE3",
	mem_init1 => "493558CD4F9F2108473DDD5623B090B876931CA125B0B1B5F01332BAFB8E6F3CF3E26BD2F2C4BE46B3A9F3BB0BCF106EF86A4AB7284CA6276AFE470E11B9F1C36F1D0A9B5EFC16E89A4593D45F02F1BBDF984506A071FDBD60EFDD5778A0263F56BA97724E6FB862EA7B722104D5F4FFE8BDCDADE122D22B8D0E745A53421155D6F560107BDF6A0BE7B695E9D601685882E686569FE738173B77E6621C0148448753EED2290150ED25CEB4B6C68A94CB1267267E9CEFB5FD255DFF6BD613B183E02945B9B635589148CFCE14B6A0AB07692DC74E7C02E3AFEF2A8FB85F0C616581EE6F582DADB9AE3702F95D9F3C09E741DCA3D927B17252916D191A48B94012",
	mem_init0 => "05D907949E7095CB90BF3ABD1125619983457E1AADAED230D0E41B6E51BA401ED4DFD5ABC7E8AF3FCAFCED6D8A87215A15753F5BDB4A694C99F3F08214CD47A2A5AFE1034E0E21299087A3B4A2331FB2102137397BFF413982A2FE65E3CDA5DB102764FCBBAA6A7777544EAF866F382E536E23C21CA2C023B9D2F04B6DFB9C67F184486ACA9B5190E99F95BFD9EE49322B22F699D0A31C86E7C859E8D5FCD0C3F1AB7F17F997A1EB36D1F2FC7B87B4BA11FED9AE1577D3112991B94BE6099C428E835F8C1E95D24FB2982EAB0C53AE83D716C9BABACAE394DFB2FB7575087517BFD10B365073C2479F743727F69F5DC0FA0BB546302F62D194C3C1287A723BB2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "559373397BF1561CB47EA7203DCB833C6904CEA36D61A572BF0B659E8364DC57FEE061F0B4D7689ADE7E454D0BAEDA619CBE27C7D275F60E3FB43A92646119F14B9DD9EB5B6D48E2C6B6AA82B0DC1E517CCB0879631BB1ADFCE4D26E4815356A221A2473BC4EB7A485DF0B8E5103F1E6844B4C3B5FD6A1C27D25012BC3FF7AD8F1AB1E5B778DD6BB7226699A7EED401380898A56666CFFC255612DE938FB6E94DBBBA02065075718EEA44D48FDDC911197DEE3C0E15B786141C01400E3B7793FB134AD08455F9A15C0CEC8750187E1BE46C67C6E16DDE8148C8BC369ECD31D8EA0175CFEC439F639C7F93271C949BB9A17F0BA9B18117176A241D9E74730286C",
	mem_init2 => "2003C28F40EA6FE60FE1E47D9C2D0BBA5F3249C5910C367B96D50F4E199067FEF7897466925498171FFA0E7778715F7999DCE21395B522BF9823765E5EE418606CA9ABDE691F390BD0CFEA6116B13A9AD45986869F2A791B07A3E03A5716D91A2223610E159F0F6EFAA80625587B5048154A567476DCC0EDEA6FBEAFCB96118AA2059257C8716FFD4E01EAE1EA1D1AB4F2C9CD93C27D61A7E1464E83CE5252A84AC3CC1FA28AD9324D04C0F8289CF0296B2C6E99DA39F3BAA4FB7D8EE8050BB19EE894EA9A1D72FAF3D3F6C290A989CAACC25A786AEC6C52EBD97AE208AC9E74641E988D211031EC4B199C69F671A7764193AE5BD0B3D61AA20F799CAD376593",
	mem_init1 => "E63EE7F792DC971B1BC9AE33FEEF41ED6326BB1F04A022AAEFF57FB999BDC82D840B3DA2AA64E1E8C7DE38D969D31706FB1182FCE6DFEC9BDC463D9DEC1557D1B3D0F0BF829CBC201DF25C6BA047DF4265EC4A15F592117379B905AB4CB60D04B32A4E7F553EBADC59EEF16CC4B4412CDBE7C70F813BD661B92AB6CBB740FF7651B11E3EB593CAAD29E62229F901028471477CF6CCDA7B8A27362DD3FC0A173E1800A0B74E58DA018C40C022066A3DD6D7CE8B87A9499F645E05588B651631B3FAC02D08030F4A9F80D19EFCDCE2A4898CA67D19478758356E2FA0E6D7F5E5CD7C746BAEFD00BAB4BF5E16FEC251E1E15DC90537C1C01D50286D46A559D7373C",
	mem_init0 => "7D8554336B857B6C219A9117F419C174FC162CCA306E5CE5A5F03785A52B40E7719642D1A8EC4045BA7A736C871BA27514FE2BFC73B9ACD36185D1236EA999FD0CD2A6F222A500A20230A1FB0357827E389253C4398B3452BF3F861881C72973F243149447C9D183C98E1B1CCB1DCC0CB5D26D6B9D73132D303FE6212B0C5BE916F480AB2CDCD4CE8F4FDAA08378E96532F02C1FB56200D20B627BB341B9D5C7C1F625286D1582CA5027AA28055606777F048FCD57F8B1CA5E46B0B5C496CDEA34DCBF609ED673E78C9C1D1A80EDC8AAA75D2459F2FEF2D03D4A8B892C0AE2B9B18E6ADF0142C0E18CACE3BACA2AD0A38D0611380412ECEE7888BBBA5FE75A39",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D8A786FB810D939B648B393CECC0A27A4A5819406A7D2DBB62CC4DF891FC46F0F6A98143520CAF2DA41A8B8B4786F14138AB9B9D39E8433570155A9F1BA1570A4E71CDDECF7C13B22BCCADA1A7ADA070753F129C15314569EA092DAF9F7CDCEEAFD44B6C26B9E934E867BE588304AF9DECBD9ED2560D4DF0D6FBBFDEA56DEA78A034A74EF19BDBB25BDB25BF7E2A462FD5CC2540F5FDABFB462B6BCAB165286E3DC5DF116EE083FF6409A4472A59F136714607D4442A185DD36A725FAC26B1EA9EFDBAD8CB221FA93507B807C1155FFBB78F18A272A60F72300294A1B8D723247042EB3BBAF3A3ADA2842B030A82784FC58F7065801040E9C2F59D81AA83F700",
	mem_init2 => "5D6641FE607F6A51A6E325D2F20F5F7C537E42C889DB54EA63EB51C25B0CA72D19D2963EE4968E99B7F31D159253CF8A58DD93C0249CDDBEC36221B0A7A89FFD42A8775826FAD0D90792FF961A38BF54AEB4E5EE6C02EF8415946DEF6B66D57A8C3D1BB2F0D7E938BF3879A4FB5C1580312730DC9D2E3D89C1424A91940CB3126E085E62BBFE3F81D806FB405B2AA36622402C001F5F612795B16AF215F9F1FDAD2171821FF158F08C161B80073C18B1AA4A223B57A870CC68904FD0066E638F20514CA3B7151BB201D538AD86E86B5FA671B47C151F2841D37EA0B298C74970633ABF81D27383E63ED7B7EC2CDA39C1A6EB3D324D87C79DBD6055DD949A9169",
	mem_init1 => "783891E21DFE277BFEDB349A38DA40C8EB02AC1A94EF79B610D341C59E8D2AF6C5AA3AA28445B5B64DE827ACC1D80FDDA77AA05B18687693052469DBC12B08D81F11142139895D461397F5C3DE5B331004C838EDBF973B2BF4C1E4B7334A878E334BB1E4F72D3B4E1567E6469DF7CCBF9D14BB90E091235453120B3A9E1B70539C988D444D7D1605F2F600E56946B85DD177A64342B1E649515E51312905F4BF12F14BBF366924D4EB5FEB971DD9631E46A217C8959092821D9CEA5F8BF6BB4FD49D9B4FD9795F1C370367BF99DD07E1931323D53EB25AF9BD82E75A4DFB461F2BC18571D90653718DD313BA2AAAC85F3701B4DF73D076AD44A7A8C7862BBE79",
	mem_init0 => "C1F93C23E91EB8923F57A6C9654753BB4B7328354954FA299465C250A14AC9F31FEB92D4CDB631ED1A36A071D9C5413A9171C86AC23D6E56813F5420677EB108C56BD7EF68DCA61E67E3EB823CA4F59ED49DEEAE13C3B93351578931D2C80E1C9DE4289EA2A4236424828ED6C683CC1E0383A585AB478DC25442CA88511552A5DBA613F8D6DCB839BED84EBF68448DE5F80B616047358D05854AD9D69C5458D6B4D528613D59DCA2B7AC8FF81B94A59C80CEA6010A48F0F2335D9B40FBCCCD3C51EEF0964FC38BB715A9681D99761594A114A1CC237864855A36B65458E109C60533B5C49EDF7E7B21CCA62585F8CF022A5A4D8137DBBA0595C4B734EC89F9B9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6106BE60652D9E60509F6F2C83E3E7D0629B84F217415F8B53F53763547848EBD3CB3D0AA6B5E096D0F859C1D7F205F8BF5FB165479B52F094B7A927F0B8017F26A3D6952DB5CFDF196B809B87215310BE06C7C58576A84DA277E9F278508F9146046630F68E212162F8C36846A15725727D6668923351BEABE6EF0844D4B6F3B0ACA53F607F4BC5DF9F05D3A2FFB1C71A645E2750A7C616C55AA6ABE12640403C376503D94DC06371E80AFB376569650A2E15C54E4A10934C1D9C78D4824D7B1AC9CE983FF77419FB5D46ED2E09064C3329FA312C0AFBC78B5F976F84852298C2C3B1F78229CF609F4F10716244DE9B320EEF1AEEF4E2F77387C310A79319C6",
	mem_init2 => "EC1CD2B9A5759B9FB2E0963E1EB85A3F5CF5CBC774D9FBCC52E66FF61366B4E7AAFD3393D72FC34AA220A90550887E3FD0E76A6E6D57282734C894EB42E0EC84299E12E4FF5C473426CDA160151B85538ACACD779FE24927E43C23E2EF6E198F87613CB65BFEC55645F1EE7938683AD61F8B9900182AB8810E4B440F23214EC82C388A969173E4A9FDF33D408CADC64D7C17581DF546587014678B9F6E64FF30B515EE9544F7A1C819DDC3A2E4564C0C682279EFFCFD5716844C4F9BA9400B4B9BB79D59A035EEDC04CD495F2CE27F43305DFBBFB9280C0E20E144FD6777175EC78ED6E1E2A548F4B8D6B7768A17998B9674F302C1FF8F225A54D36CB31CA70C",
	mem_init1 => "00F28514476D3E01A0FA82B3D4E1A182D1301AE9559868F00A27A1A695AAB5D9B9A476E51CB1EE03EC5FA047C65B1276324E6733CDC8824D76C99CEB8C1918D8E501C894CA0C6B9F0291203E5E883FE102F2B32BF30C0AE3C339F49739E3C86AC1252028F68BD34D7C9C2FDCF0D191BA4EFE24BDFCDA3F4799FE19795E0820EFBBA3DD2B799773511C1BE90924EA5B995CE45374E6988C3A0420BD0FC9C0C4AC5C5CBA510335CDC2AD153D4A7C6C1C0151FB3A7488CA600E44F7C830823C8C0617BC6E43C75AAFD033366941F4CC1D8DFD9097CE2AFBC5C4554F665B1E9FB6A31BBEA958D794B28522A49FDF028D9B23A431ACA36F2838A73BA8CC8348AD30B0",
	mem_init0 => "F60216D0B9234A3C6F4F8ACCDC23BE6CC94ADB58BF11B7E3DEE1B036648011D4432B2E272A52CAB86EECEEFBFAB465885F82A1D263D0401C1AAE224992CF22A01CE75E556E576D801A673DE0CB78184F373D792045017124BA13317A8B73D37FCD91E5CF0B23F34B9C7836B6E48ACA6DB2F16F5FFE0AEC23D3090701D543428DDDA6F67E3BD1615DD66EA8E924D597582151C31168B50856BBC9B285CFCC085C14D6CBC474C9DB9FF3FE1D22E60B914D37F8C98C514FB2AA53AEB96A66682124E6D24F75D586703179B93495FABD4934F523802A0B446FB3785377E884BCCEC957DF3CD777EC7A1936DE1C5C67EF06F0A8D89B88BEA8AA4205AC1089923C13FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N9
\aud_mono~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~52_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	combout => \aud_mono~52_combout\);

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4BC39864A9B7088E6FD6F3F1F9656AC5114E2D34C5C31AAE3E76EDCBF75085BB0018C6C776355E6F173B5DAF03BC4DE87FD6447B43892F8EF6B42C65E540059EB4F738D47A41051FC2380CEF250233A598C6508948842C175C062AA33E08D17ECCBB9E8398439A20040D96AD130F374F66BA3505C437547FB1DA152F264EDC0B3DD1617700729E231D9B9C8B863E6EB48057D0100AF9E945941C3C62428B8A44B6E1A09C876B6E23DD1E0347F4CC5FEBEC4CB3F2EA473522B6EF299131464B648D74B812DE1AA92102E855E9389CBA98EBE448F8043906056ECEBA96771F4B2E18B9B289425FADF00A3A0DD9B9716CFF04EC098EF7D9740329B1DD316A5A1640",
	mem_init2 => "47BCC92FB60A5B13F599E52D3DE83B152657879523C25C95A1C5916DD4BB2FB7468A3DF350B451C09F7646F2D8C03686A2FAE7EBADF4100E4899C4C726D2134DAE83BD117BFB29B83CDD18A9E6E3F91F10E28262A796BC270877EF2C600786ABA8CFABE5F73E14FC55B1D27C8BA50B14EC273E9B2DF425C44BE424547C60744CD0732A2CF99FD314E3A599FECC0CEC6A7F167A2F83663DFFA13C7E583856A4C6ABE6D8ABC2FBF6E7B562F065F6C71224F8D99D04C6BB90879D61DBC26BBF7D094AC591940E968820C7ACD4AF5056EB77D28CE6924E34770C8F44812649EF0857EBC4CB53D268F7208530619B827358BE28158D3C1ABD58D9F2AE6C48829E9CD7",
	mem_init1 => "ED3BC3139C6EA8D6E4D358AC43D915686C7DE1A20FB7B9B25D6A0A31E1F7C68CDD52CA9912CD64CD8564845B5602C48D2876D358D41DF4D0818FA1B335958C3AF05F9B8850A7F089978CCC99B41E147E937EFB5C457F642F76F673E41E944F6BD1D91BE3BB80DCAAB12D5923583F93DAC10DE0AA3B6A187B834122A8A8C03B87D0A28A54F3A81FDA8140CE591DE832D42A9D6A5A4B4030682D39E2BC89699B3FF3DD28FA18940CB5283D5F7F2968821F9F0CFE9289EE2271D7DD4C02A7C6F68D90EF57778AD171FDA2130D3E25AF9BAD113B5DBDB4E4A022829F453BFF2A94047F9B0EA1DEEB5907F4D7A6A58F60C446622274F7EAE94079A181AC0C6456F0CD",
	mem_init0 => "975EE78E2E2A385B7ABB47028CB57CFAE44BFE7CADE51FA00B4A58574C5A089417E447C83EAD8BE22D606FE89CB426DBB0FC520EC86425B8DEBAB4099D211831704A47EDBD2604EA2182A1EFCD0FD74EA404EB0E8895A34D4496EAE6CF5103E0D225677796DE9D3B67051AAF0B937B75C0E4C4B2C6BC504A7432C87EF9FB8CA5174981101272374A00A4BB2E6AAAC0CAAFD98FCBCC9F5B927730D3A4D52A750150FDE5767FB2F77C29CC07180CAD1EB53BB66ECF25F5FB8132BE3B816E39CEE7EB5FDCB1F20A2DD326A706AF29C21ABE1CE7CF2852C9CD05BA57514550E01CE819E278A8117B417565A37D332B2E5A3BF120DB439627D72FC40A45FFB38F2DC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C2B3430D6D99752A5F19D5C60F82D65A7B3AA097B1144C4DC08AFB6681F2710937DA164886567E7257C34D2C5D8A324F0012F56505952CFD15D07DB763B1EFE85D5621DBFE94467ABCD3EA2EC306418152F14258C03D0ED3765FA23724D3D1B809B62C1D023E8B87B3CB376D6EC60AA2D07B7D98DF9503DBBF79F4FC36BBC9D25D16BDA2BB5EDF877DF7231A5B46FD912FE906816D842C04D9605AFE6CBF84B2EF50CECB3B6897D29AF1DEDA27E2FB3684901ED5F781589B8EDA3450AD6E4970BA9C5A94FDCF4B948C0D7B9C12441437C4D0FC068DBCE398209D43AFC9F29009FED3A6089823C0D6BC1B02D04AA89E417C4891A2962AF5CD2EC74F18D833BF89",
	mem_init2 => "20FA83BD078607CD069160368530F5133703DEBC5F91F3D00146801DEE3866DE703EB1A31F0BF394D955DBEE366F595016F9B8C8999E25B8267D3909EEBB6E1BF15717C982A269702121A1CD9F710D04FFB209D4346922BC8C1C006DB3F6038815C9A595120F0AD19D5B1945A98AD54DA4A38E8457CA2C5EA4B287A6C9DC5CDCFE4C92512F6C01C6097D70B647BB12480CF3633A250C4242DE264E6748BF3C3A8ECD2690F41DAA3356FBDE82043BE247908F230E7FFAE8EF01C82087A1D344CED4B3604E1D7C736EC1A97CE867412436F8021307D3B696CC8DFBA0DC33CFEA2A98BB95D09C790592412C43928EDEEBD3C20F8597FB5286A57EF782F397FF8C4B",
	mem_init1 => "FE35192A0035D9D155488F38DB5DEFB5FAD3BEFD985C5396AEE8B636E1B530B48B8B2677116E806E786D5BDD308BB78DA12C3213F40CB0CF3880488B7E239AC849E62E0C5D697DA757D345D7FE50A4D392B142F237731E0AF2D841B3893B32A82475F28AAA48CA6C75EAEB3E80F25B2AD65F865C44180DCA7B3B845503539A2951FB7F2B5680442AC2CE328B164050D8FFDD6363022439BE4B130540803B8CB2DA1B40909BF4FEF314AD6E4694D62D33BFA96FE90CB8B63713C1A8FE95D4BAEED3DD1BB1C2E981F355E956BF5E5A51C9E6B2DA720F9BF8B614C39BC8D44EC092290A026F73E6F0414588973AEB224C40EC35823B6FAED41719CE41D0EBD754C6",
	mem_init0 => "39BCDE364D9357BE35A89C3558B224BCF7237490205948B6D3D0F72BDC11F2412014B4FF95522EAAC16F4892A5A3191C43E548132AE10ACA3E51B0C4F8BF123E49F90C58EDAEB723C6FC7FAB3B4B0C13BAB1923FED40BD3F8BB8BEA9D37C4BC3148B93C43AF6322EA52808D612E122FA1BD1661AA166045A7F28E18A91B7B850ABC7FC2F0A1E51C4B6164CC0C50AE6CA9207A9B8224B86740CA0BCE1231780CC49108FB4A24072C91F69987A98DD2BC116536F2F3C6F167A68637A8427729CBA44949DF97B53DE8E3FC3B406D7579A78B160D319A17BB83C4CDF2C5B549BEB2574A49BB6FB9BEC5584B465343C7F7D54D2D322340C4B1672CE7DC9F22B0091FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05528780B561D8D328F520748E6D0D773A0675534627441A323F303423AE7E873433CC26F5F45519F66D4489F3C3CD1660030A7A93070C00766AA89A6991D081430777BC2C934398AAA15F64650EF0DD4A1DA931EBA3A6BEFD223F038C2712D2EADC39323F982299B305BDC79ABA1F6EE7DC4D1102501E62FEA2B5C9FE4D5122B6FDED4C8F0B99754A5D3D5731FC6D29D4A4E9085961F93DF8A3665854BB734A5E879CE8AE0501AD2D276BFFAC5B772DD71F40837A8F352953FC4CBEB8AE2BA6927D12B4CAC49C2C1D67D936FF5EE5A3491DBB604B52453C57CC1C297FB68D0ACD7A3C9BCED680EAFF9DE9849AE29B3ABD210E4846AACE04933AA03AF87E85D2",
	mem_init2 => "F6FB257ADD9F1EF6995D8BCB1699E698D21164CBF6B1D44405C5BF3C243BCB6990DE18916341D55A18E9B88551BD1DC050C62622E4A70CA7137441E3DA28F27ADADE3A9ABDA00681E74FED2790286625BB1350D7AA2FAED3E46446C0A15EFC36B224687F257561D9FE17E6228934AF7B606DB5D12EDC38AEE6E4120E5EBA4E09B1ACE18505D492D8206AB632C9F19B58BB8FCA5CE8124D9E9ED89912EC9812FE6D9D76154982942A72D7D5CE9AE41F50B2CDDF61A8CF822C2B35EA55F2EFF11AB596C6B406190745B8FBB27C95D1D0078E76536F5CEA28D5255001960A6AF99AF058E0FF3A38B38A791EF4596BF828A3A597B78CFFBC67639BDE62585CE3D8CF",
	mem_init1 => "C7FDC1C469A57DC44C44F7F0A5E4E0445EAD4AFC6307B3A8F5FF514A8661F65A25F593D93A8BAF432CF6C864FA91BBEA41B16286EA477623036A7C28B9F1187D381DF12D37B6F1203D50AFADE6AA32B34B1176B385D5D3764AC127FA4D5EE6E84D4B6EEC0C6535B600A27733AF39BB18E13F377028C038A4D08F70E80C8287835A8A6762088B73C23802B874A68C6F7FA141BBCAA6A0B6E33C6A285AF0ED990877E7876D6041CC34F646F43C3AC0F82FDFF1A7982365C270CB30297BAAB97C10D96A8912FCDF6F4E768966A26720911DBA8829928614382686846BD2C553D1F61198CB245AC6AF6C4633D0E39BA244B9A6FAFE6869D0C737529A5DAD67930335",
	mem_init0 => "1FC7F73C234F841E9AEE71FBBBC6DF22B10BABC420453519CF2CA3B36D2F6B590E5CF1D8D117FA990FA0DDEC7258EB134F09EA3B8D6DABC16547AC8F6225A2344398581BD16E0048A2415E8A0A6BDB66B3ACE4256499EC8C6927EF155A51DDCD0A0EA07547BCC57915A4801E07A41FEE059C8BDF669491B7F08761E37D7598E0354C2D1386469C770B0516AAADB2459A8843215037314CA5B87EC8680277E4CC76D272850C2B96F282F314AA4EDF31A1739D18F950BDEA3B87BCF5F4BA356E52086E40730238C58CF911674E355E98E44683EEA14A3BA49536230EA07A0CE2783F9648CF4AFDEDB633BA5980F47958F7624FEB28B6A756F0BF4C337612621D1A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "42DADBB7AC3B7C93860236A3AA8D33C5D770E0BB15A2B7EDB5506B9E41D9D6E010665FF2CC9716C380D75934DA7736237C9F44E033EED375BC9CDDDE3592E8B18251D1E79BDF7119B73303B416CA386C3EFE18B01F0F93EA41011F6C6C03C708456A5A39A74A3FEC2B9ABA8F09584FA7A9533B524C75A7D68042C546B34F455D0E7AA96BF179392C30E197C575BE74D4557F7D2AB0622BE716DE9F076B0DC524E294C5F9BFF861BEBE9FE55A668B2B60E44FD37593EF52372157379F6A2A3AD0408F289E880A1E2B66F4C1A410BF34D51CA5A2D2757FF6347B254033F58AAC9AF55410BC8ADE887D788E0B9D1F6237C06A447AD973B82BFD7207ED388327DB3B",
	mem_init2 => "8BE071B1015DC17B0063D146637CBD4FCD975B36951A0745771EA79F9C343C4A8112DFF1B5C25E02EB82BF753529AE29FB88D3981BCD163322B0426FB5A63C21270FB734C5A95A6CAE0DF7DB3A4BEAA381C50CD10092FEA76AB870028B835274F2464922DEAB6963019F168705AAD3B7F18768C53DB0A0E0B80FEDF5B9EB0C714463FE0A0250D3E3A557568F9C18BDBCEC1695534ECCF9D52481A79C257079573CBD8D9DC51076F2C9563F06956604179F8605434706055D744BAC6C0C337D0FDE114028787201A8FAA83362BDA5F49B652FDDBF6B120A6B228CD76F716D8546FC283CE3EB20D3553E92C6A6C0044815C2DA646E62086489EBAE7A6198F9083F",
	mem_init1 => "A4A39D18F9CDF83EDE991A285F4F9ABBCAC39F9DBEBE2D6B6C2D4A9EF46BD3B62DCAA2CB29F511ACD296E611A7369A3BEE8B4A2F785C0DAD27450099153481E6422EEDA889EE9AC8C92C9FE594403BBC03F46AC6A40B546A7E3A18218EE8F1F5B9D7062146EBF700BD4AA7B0131E67804A0425B24BBB8CE42333E49E1C5E1593F58DD6070E5D8499A5DF257E7C0BF7AB29629C79BC185806094EE77CAFF838FFAEF5E564900BDC4EF59145587CD54D97065F6DA571F7B549361B7B2B4B4DB391C6BBEFC9B5549FAC5B6CD9D10ED8C914BB6B556208F8438231767DF92F6132B7BA12C78B5AC95EE33D6D0C1BCD2353AAA335E1F1F26F053F7250BE7BD80C6945",
	mem_init0 => "90AA37718358BCBA95C4EAB37BF47A3F3A446CF4B93984ED86DCB9EE9AFEFA77B18BC86612787605A868A0191AE9DAAB18695555794B26A15162593762F84AA3EFFE192B985C55942A08F2106970C8752A8869D0979737281208D4C7CD8915EC81F44C8DF3723ACB3BC7465461953CA2382D06BD3352CC7BB07203D268EED6DD5ED31EE74F744F160E991DC77A64B28E45FEF377674DF459F943AA750EDFEFD2E364955161A904085F88D87772C2659D94B94975573252B1BBEB62D836761A0D317D4D778EAD2BED71D61D32FFA4B412F8AD243B2F9390FC2B3D84883ACE9A53160A216BEA2FCAC7F484E151346E970E0A4EB0464E09A4ADC3AADF5176F88879",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y26_N30
\aud_mono~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~53_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	combout => \aud_mono~53_combout\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A409DDFC335C7E4D061384850F1DEB11377546EA37E486BE6201631A1072883733D793DD7EA8BAD16F29A7C8E22D8B6FFFED02D46658332CA29E9731CA85715A9798CE373FC57379DC43E560C0EB1D89F6CA5A808A566DCBFB3442DCF8284086ED7CA72D9E5AD599509E542E90B80CF869904C109865D249E94E2CFFF41C89FD34DE3575395A4069056F6B983307EE9948F8BF97D2C6482181780BE4FF229D8AF8082C3DDEA000126C611DED4FB36D094F66925071F835CE0F2EE38E8D4587B0814969F414AB079BAF3C3D5810B44D29D566C1C67A3DE51C80022C7DFA1C3FD7ADBB8C328153A00C3C943B5D7DF971A6C50C3A910F3FEEBAB617546E58B7CE03",
	mem_init2 => "36E7B0A28A5EDEE80735822A664C6F4516FA39D80E606A96FD895F7AF9D9A3EA3E1EBD8134FD7B4F62C65E63E0006DA18FD91B4206968CD6660A7F48F015F0C91E0C5DE715B81AF075284BE03E8659FB569C3A8B9D438E5DA6242B2216CA497E9D53054EE919AB8DD1E3F154466EA909298C65809659E868A586EB0A02850BF57EFA1A8166CBA9342D28BDAF40072F248309D4B80599D3CB6B1A9AE5287DC8CA8326D7FB304D6A80865A06ABF428DEB011B1817395F935CF46CCB2B885871D504AA177E2FC9CDFCA7BED3F34A5F721285C6B350B5E2619E79E4ED8456F67F61B9C1C2C5803594F6BD5DC92A1FE8219BF63002789F263702CDC250D98C7BF3308",
	mem_init1 => "F06B18FFA09A6ED84CE934E804E3B748A48D4653B86F1C5CD4DF4B32024B21EBCA216DE67D95DB2962D9F29E5E706B07E5EAABB0216FDD67B1CFEB8DD34592658D44E5E2698BD27702CDCB49554DBF14E2D7FFF2700C73F1718D4B18C7CEED41C9E20C48126F4354668C95DF31C2EDBE48A8628A584EB237AC85827BF2B009BCABD493819A0CE801DA0007A841C18BFD84E3526C2F9661D17830A02AAF78753A74AA92C24AD392DCB30FB7990E15F73C748BB0925A31E90A6D107D22A0FE7831F4197914D40AB43F348F16DD8B250A360CC4BE90197481EB85FF9D12034830F702D01DB386BC9D5F084E04D358CE6660222A399A63B1CF07990A193B21AB9CE7",
	mem_init0 => "444D109F1CB3AB41F272C038E11592A1B8896CC27DA4B8C3D72F0F1B4A108554B085CB1651AB7002132F2899ACF4A4A2D8017549A7AECABFFE4CE0F53CC8B3243F690CCC386FF500B6EBB009F91200BFC09F27BD4342400D647B2D4DD8D7E0AC7744FDFEFEAB5B71878A2ADF5EA1B8D60EE69EE2A859190DE1912D6E26EBBEE61D24C0FE4D6A6005038280A44144A8755FA7079B8B2EC4476541B383E57D7E52F1BB2D3F7669826F104D3358E8ABF194914DC13A68CD2EDB69A0158E3320857F5951D9C0C48C255C8F32AB1E7AA59323663A3C74A4399600D47E407D6F4F957B66B81C26EFE9529BA97D8806F50D373060D715F9463010BE805A3D3253D76896",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9AF77592B52CFD26D3542D43D88F0A5EAABFBFE82410994B4C9A6AFF19695AE98F37439AD64CE6178AB69F8A4AE672470A452CF728299C099F914B993F942A3B2668956B8FD5EE033738987D5BBEFF844E570C09F6A808F30CAE68574EA57F394A1CB9612DF8CB2B798A6613DCC9F04FAE8351F20BAA01B137E2F372CECCFD375378022FCD94E7A04F9E27B998D1410A659A1F3CE3EB5E8874E030568E59DBFD56F7E2E872B8EE8BA18613C16283549FAE8CCB68F15E2CD20322D7F92D16614530BEAE408F9CE412519B94EF93C24A4DB8478189409800D993C3AE134805FD8A8746BB388D3AA41F14A99260B1068A4ED9A9DE9BBD109233A439CA12BBF43131",
	mem_init2 => "3871344DAF4A1D42107B58A8C3403FACD006FEEBA515CDA7E9DDFC94A8D448331418B4AEDC5E414943C3C2500E86855166B041CFE2CC8485CDBEB7C9B340B62A6169027BF01951585C128CF5A7EC8499C2703FF1CA64898618C4E7CE5452519FB103169D6C1B15C6C5245C619D32DF6AF9ADED014A6253D908D6DEFBCB5EABF65CF38CF8095D0C50F17D46FB5F96E398B955B4805F915883B5C0C3AEACC0E94FE3BC1A7AF748E0F046B808C38C9AB67167C0F3BB37C6A99F0DB3E771DE44CE91C7CC9E2FA90EE3939072ED99FD76B0A99F13DD681B7D4F667FCFD474676823FC453EEBAA83ECD14B3A7F6A3822F6612D5606EAEE45FB3574FA605A4A3F214F08",
	mem_init1 => "588F74B47014F2ED2DE7C7F40631ECB056D200238136A852FFDEBC58331C249A0549FA20E71DDC40E3A9FCEADCC220C721B77B146D0B48BB9EDF7732D8983434D8AC4127E23664DD07D79A3CFB90F1091FA779D55CEA19EC24384343575D7A67874E0993BACCFC9E6387307901855BBE7A47977D1D21DC5DD5669D5EF0D20AAE8CD92EADB40E833D8055661C8EA77890E6735A9CA0C79D822F146804E47F3CFFDD565C4D850D9F7D38C58357A3D7EDEA503DE18F42392CAE1E36003C0433CAE6B02E6FDF5ACDFB555CBB6247647A0C84B2A1ED1A6A79E65C67203D7C308E857F44596C5D6403EC2777481C026B1F35FF9E7D6463E7A52D14C784743734A74C74",
	mem_init0 => "0003C7EC433A04875E73EB9C2A3AF73515DD6D54F4A293C729E57250DF25375C8EF106E14B12787C623AF95CDF4C665F0B33C3A238D2A9B7E2341750D87A336BD08F02A37BA4585884796BE4D2019C8656A591F6987095E0AB488B6C882A547E5E641F48F2F3384EA362A23F56064ADF831280B31DC3EDDC87EEFF287A343384AC66D845E3EEBB4D965BF22B1F00C60F34AF8AA4798D2459BA535AA8C2E12DC7F8AF7664A13A03A01EA3F959EC6C0CDF98A21F30C7C9D22E711B08C1524D4159AE98B2BD91C7B9716F61758B99296A2F6C2D98CE57D55EB08E142E683362247C870E7E6B2C5C2C9307BFD3BC29B7646F1C271A7631853CBFF879AC2FAC074CD3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "176E82E85960CD0A89235979BDEF5AD8EBC41F8F22061D5C312B9E9850F84964E9943BFA733BCA91B0BF038D548B6830462F7AA4C132DD7C19C72E3B93054E025A485FD796354891647A89F686520346D389292D3DB3192769ADC5CE516DC78D92A5A405DCA8A53B1E90862CBF2C212D3AD202F35CF8AF76F1F8BD73AD2581B9F702F4B9D75959F03CD318A737D9A2F25B57691E79209540C5C9513999479ADD4005E3EC0BCFDC32A58ABCAC430F3E56AE68BB232F856775060E4894756259DB912480A84F9FC34F8977F48E5EAF0B7B953353CDEEFEB3A0FDA0A280EBA53607D28C9DFD3AF422F7DA3396FDEFF3EC0FC8ECEFAEE47F82D1FCAEAE4E1F73425C",
	mem_init2 => "B7C819988D24F48B38D64DEEA4D53D6B1EF95D7639DA15584A1B3685BC401D9B14C143330A64EC1C6D70438030ED33A79141362AD80AE179B25AF2D0FCD69650D3F770F44023CD703AB575816BB0119D0C47DABC6C8526A0F8C2ED8810068077AD63FC8E6A4E89AE9A561F1E69E844369286222D604E75B359970BD5A6E7F3492C0D1C3E9C8A1298F07597F34FBE9F8DBFD6329222A333D0684F64D29B3BAA328183A6EE8D38C04D889E657B17B4F23472095728CDEAC9A8F36DD62D4179F8D6AE746AE272E3AE0E4A8816F4321BFFA1AFB31F9F13F4050CD17C24C11B19592B6196A9DDCFCFBA1FC5CB2F3AB81B96B24558068777734E6FBED894D723F9D17C",
	mem_init1 => "E6ABA5989A2932FB3CD642203505C1738CBBB07E0BF37CABCA051BD059184CE568E5124CDD63BD1081A538AD284D0082B8AC1F43516EB63DB5F82E61AAF299A778FD3D55A9A83D2C5FD5B0FF9BC3392DEDFEEC7519ED562EFD8AD17D465EF8E1213DF39D2548578159367476E62391623637EE35529CBE54A67ACFD87DC8FA12C33F8AF3BEAAE747BE43F60B232D50FB2DB29818B3088A66C0CE87EE2619D1A5E651E408C11526F32ACD48532540AB2D1CC68EEFB2E2D066242EECF0BB918590E0E90104F678948D12F7712B9A8D83F142F657FE7981462C8E2D8A619F6FA59FA4C9AC0F2FBDEDB6E847F2C123DDDE733450B98E9C059AEAFE407A68D58347C4",
	mem_init0 => "71968B0FA73BC0A7B0418197BCDF2B6E3920DBE7948DBAB9D05C68588E52C492106F8B15E988185B5B9B495C588EDCDE36AB47F8302A019AACBBF8FCCACA1C74CDA916884449E03562E36272762EC921E03FE2FAF8733BF96CAB7B34B4962D3D3A7F3D8215DD2AE172A44F8D709894707AB77BD986D2F1D09E8FE801833D4350E0B8750FFAE0A28E1669871F3FAC9A21FD7C2D97BC746D9FF61F2E71466D20F2B1B7C43E876B365F3543ED53BDB554252AF87187517575B26F60FA2B2806D8EA902631EBC9C192E7E948F371CEFA71CA03F9C8CA639B178AE2AF065D574F8CA6B4C74FB25084AEA42B6D5A4ED0BCCB8BF15B91E8E79119E0BA0561BE9173C442",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C19D9E454B6131BCC3C10929821CDF5CDA5C5DBEAA352C313F3DDBA0C9D6583FAD24E78BBCFF3D6CE0379E46EDAFD87045C88D896622278678A5DDE7752150F0454F334139E19141314B9C2CBD2726DAC6A3C6A0FD04C5BFEF769A4C51BFEEA602D2D76D90D7B941016694EC97B72287FC701DBCBE9E2AD4A7851B3B0D7436F700A0EFEAEF72D93473298489FDE45BC5B7E0C857F993E56755DC7B2155259BD551285EE8D083E210153CA0DBA236A2DD4AB681382D05FCDB539C56791E2EEFA524FF3AC7820A6290FB768E53351271404B5FE54AD297C698D576CB50093155CE99F359AFCD8A75BBB967519DD5F23217FA3DAA6A0388AF34FDD1338ADE06517",
	mem_init2 => "6DD8389B1A5A6613B15B6B262DB46D063885595DB24B37F937E8EF69AF8541774F21BA2E7218FFB3F94F08785E8E49F8806C24554FD9DCFED135F1287232A3757AE0C772C26E035DBC9CC5CB6494A97D2064F3B8308F782A2A7D018DEF2074B8EFEF68022ACED50903BF800390BE6148E350AA7A323A800D8858E4F50A3122B7CBA5D02F9A5BBE51B51E16BB0AA4792F5ECB4C4B5ED96BEEF7652EF1B27330491BF12F83BA8C07D2764DCD806B8E82994F7303295D46F4B54AFE030D00EE2D9E8ED59E060D99EB22553608DDC534D480F40611709E1A7E310E9444781B164D4F547B81DCD45ED6F7AC3687E754B94D5E072B7DAC4C95801BDB58882A473014D5",
	mem_init1 => "655258341F2F7121A10C7EB56502AB110B72736F7C61BAE997209BF71850CA167081364FA331B6FB4DCC3C85F3110890D08591113F0A8D716007B280F338F46C27279B76BF4DDBC0DC51FE01D4D01BA0A81E0DF59E7A0A7D8ADB66F392024B2F1D0E9C2EDADAA735809A7E6D7A51D8DFF1EAA81695FBDED468C705C98E494C27EE4185A2BFB8B0CE5D00C87096CDCD2A5C068FD83CE95744B7BF92E05EF72462B488487E093B6C547D5C087D0F114E1F2B9E19C708061D34455625C41B1DE8D0FD0C00D51CB2B7455FC49A5F33EA63D08244D129ECF7A7B591B9DF99746A2DE998DA50BAB0B5C40BE5393C46E98BF17432193BB110E43EA8FE05047FEE7D0178",
	mem_init0 => "3A5C9D3648FE436BB4E55EC3BDF994CDEBF00CA618E443E85AA7F6C9F68CB43B99DD56CD6CE2E1BF86F8E12977BB7841C81BC004AD80E20A4995CDC1BFFC19082C534C9C8B0122B0D5EA0D025AE787D72D0E07DB4622D838FD32CEF9B0FF6B94F0E102007B12B83D4932544F0D89B64593E4A902B198DCE335A6D6C173AC0D06CA01987E3D4DFB45B90098C39BF90D9A1C5B3BD84805DF3E670B33E950065C3E9FEFBF8AE3D297A04CAA7EBC6347CDFEDE52E415C92293AF72BFCD8FA196388DDB431605E533EACF1F1FAFA523515C9B3ABA2F66F97E94378AF768FE1418F60265CB5DF61B09E2F61C11653DF20F073EF390B2446CE9D6C59503D0D66884588A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y19_N30
\aud_mono~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~54_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	combout => \aud_mono~54_combout\);

-- Location: LABCELL_X42_Y17_N0
\aud_mono~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~55_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~54_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~53_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~54_combout\ & ( (\aud_mono~52_combout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- !\aud_mono~54_combout\ & ( (\aud_mono~53_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~54_combout\ & ( (\aud_mono~52_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000011000000000000010100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~52_combout\,
	datab => \ALT_INV_aud_mono~53_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~54_combout\,
	combout => \aud_mono~55_combout\);

-- Location: LABCELL_X45_Y17_N6
\aud_mono~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~56_combout\ = ( \aud_mono~50_combout\ & ( \aud_mono~55_combout\ ) ) # ( !\aud_mono~50_combout\ & ( \aud_mono~55_combout\ ) ) # ( \aud_mono~50_combout\ & ( !\aud_mono~55_combout\ & ( (\aud_mono~2_combout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~51_combout\))) ) ) ) # ( !\aud_mono~50_combout\ & ( !\aud_mono~55_combout\ & ( (\aud_mono~2_combout\ & \aud_mono~51_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010100010101000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~2_combout\,
	datab => \ALT_INV_aud_mono~51_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \ALT_INV_aud_mono~50_combout\,
	dataf => \ALT_INV_aud_mono~55_combout\,
	combout => \aud_mono~56_combout\);

-- Location: FF_X45_Y17_N7
\aud_mono[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~56_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(23));

-- Location: FF_X37_Y19_N44
\sound|da_data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(23),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(23));

-- Location: LABCELL_X37_Y19_N42
\sound|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~1_combout\ = ( \sound|da_data_out\(23) & ( \sound|data_index\(1) & ( (\sound|da_data_out\(19)) # (\sound|data_index\(2)) ) ) ) # ( !\sound|da_data_out\(23) & ( \sound|data_index\(1) & ( (!\sound|data_index\(2) & \sound|da_data_out\(19)) ) ) ) 
-- # ( \sound|da_data_out\(23) & ( !\sound|data_index\(1) & ( (!\sound|data_index\(2) & ((\sound|da_data_out\(17)))) # (\sound|data_index\(2) & (\sound|da_data_out\(21))) ) ) ) # ( !\sound|da_data_out\(23) & ( !\sound|data_index\(1) & ( 
-- (!\sound|data_index\(2) & ((\sound|da_data_out\(17)))) # (\sound|data_index\(2) & (\sound|da_data_out\(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(21),
	datab => \sound|ALT_INV_data_index\(2),
	datac => \sound|ALT_INV_da_data_out\(19),
	datad => \sound|ALT_INV_da_data_out\(17),
	datae => \sound|ALT_INV_da_data_out\(23),
	dataf => \sound|ALT_INV_data_index\(1),
	combout => \sound|Mux0~1_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "285597137B29EFBC31468A00C9093209294D3050B628D6737BBB01D0E818F7BF9906079AAF4DCAEF63D8B9DFC814768FFEA636B2D4B297CBC7E64330BFF5B8498E9D13C2C92A72CCC78D35DBC94D6D55426654C7E7A08F5AA09ECC861190F5F4A1E0600BF11ABA9CFCD726C9BCEB29303F16A1F93C29AFFF15C770EBD763204A99F72BB737804949D29FF823408CFE9079BE91692A71E6784BFE3903D9667A2309C2C24012805556D3092C63BB7EEE6A49477F5E2BE9D541FB8873D6C9323EAE9B81C99F659D99A8352C98945E10A36B8C5C644C49721DF4CFD0DC4A41FF5953029135A5F682A1A2D606116BC666BB6B1A7EE213E2952455FDA9EE6242B9D9CE",
	mem_init2 => "1E103E5A3F20CD045EBD24629B292FFF3DB9007D1C2B5EA3D719C10F012B39BF034CDBC73D80868BE7BC75C6E7D5061DA21B6FB4C25470BD6A2CC950AE33CBA014225577789479B6467D862E83D222DD162B9BE2176F9A38DB5D41D684CDC1358857B4DC4A6414F609C494D2EDC53DA2476C0CFB3174DC02BAC7F57988E200B1863A6B566E97E91BC995AB61E7DE9FA003BFE454D7262F291A96EBD8D2FE5E182DDF982F658B34F283BE4AB6C99B925EE9CDAE1FD91D91EFA61A48B690BE8EAD5359B52305D7106C5E40CC45F8DA8CC3E6A244DEB76B7858C053A8EDFC35B7706759D6094A6445C72AF3BEA4AC76B9BE3DF59B931E2B3A3C8B0BD46A4AEBE0AF",
	mem_init1 => "1BF3CF4BA8B6DA16E5A0769EB812232408DF506B9773D18CCEC67FCF201F4DA1683B6A10299438FF7FA3175B5FBE80D103C9A816315707A1D15916095A5C4D7840CFD091D5CA165E0368988250492ED3073E013AEEE954A3138143E68DE8DA2F6A6E7C9673A6B541FD158155B54DF849EAF16B32CDD65576F3E52C9EACCB440DFDEF45B58467B39BF4EA91F15C451E6C0F488CB570D07A13FDB96C5CEACB78DB4DC62621A58173DD62CB0821E15DBA0457D7264992F0DB1D631D748EF98D085A28DED88871529A759ACF4573597341F9FE8BE444367B805667A3373A255DEF9D4E9F48F46CD73FFB94565B458425904579CD9E541F8E7C1EDA920030FE321C17",
	mem_init0 => "8FE36447C7936179295739231EDDCA7E74601ED28E890147C1FABBF95790668FB854856316CC746FB43AF9D26148B9D2960522ED9EB0736B0D007E4CD7E94BE468FB5B5FAAD9D826E22E9983FE2F355A44151CC60FEC29EFEA911247D0DCACF7DBC3ABF60AD778EF8051DDA909BFA0F1F7F2C2CB92381C5FA6B11591FCBB22688D4307BAB101934B568380C6D4AB3CC2813D43CF0A483D708844DF458E233C7AD188AD014EEC4E3F1976D520E16B0E44C1FB7D4305533998741CA4BAAA4C04F150BE4269BDFAC20FD4DBD39DF17D50DD52C4BD346BA36C9B0966C88FE4933FEE01002E184FB97EBB30FD74DC31EB013A41F5809A6DF64863AA98788AF6CB4AF2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: FF_X37_Y15_N32
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: M10K_X26_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9C063C4242A330B4360E80D7882C88A4EC42FC6B7D74E9BF3F5128F322196C54FA061822BAF2AA5DD7C7F3ECDF6D3EB48E6C58796965F50F8720E67FE3548CB4D0AA340E1A93A0B2667C36FAF117DF9D91BE14B5C65C1F6102510C333391389FBDB9013D42C823488D796852B06496A24B5EC283FDFD200EBD4D009E96763B4F4CFC40D9647B039131CE06F821105D898F950539D71BF543C0F2A93BA2A01DF90437B5D8E1F74A850A847994AA4D7F49C0B89A2A87D17B9C7DA7E729B9DF3CD0EABCA1EA96C63C91F5083F8052602402B6DD2719FFCE9B45E90FD367776C4FA28C3F47B732EF8CA68B0566CDCCFF6C5AC13C0D55B44D56FB8CB4027247AC9EA",
	mem_init2 => "C6B6A39EC5C02045F11A894E7CFDAB92573EFE047242C2ADB570C3C4E2C273B4DF1A70D17EB9A078FE5954B97DA18B17B34FD42EB9AF9FAB9FBFFB9248B34739E8A8ADFFF3DA09FC8577D3BB622887B714E2FD4223D10722EF3EDE0EE529CFE567361BA0DBCEDEA758C9979A2AC4D8998E8242119FE8950EF6445D7689E391FDF5818EF9762DFE5701EAA42F9A9B342A8186560BB11A5E0E8D5C77837516C2FEFA3A4276F8D7C26C90AE5976DBAA3BA64F79939DE798841B71BFA0230645306ACDD51D9900CE8832C1B49FB12EE49185F8AC0698FF53A2A0D6A8A5A0F64F60556879FEB1E631FAA275686F563C7773A80595F6341B3A3395418FD584B7D36022",
	mem_init1 => "199DF378D5E0E389D2578408EE6A994FD3A424DE3AFE085FA785BD13D6B923F3653B9DE058B0BA7622E6F8EA4BEAD8443262140BD7650F20BE3B384EC7168D75724461CDAC68E47C2ED2163BF9997BF29D1080B3AB326E94B6A81BEFE03F92E4ACBA6E57516F86A872439A236BF8645F045C876F7F3D9486498ABCB75A6952E6362739BA58588C5760DD757C1ABC2928E4E977222D016E40C76CE43DFEB4B3BA322526B1057E3BE79ED3F45B7A710DC9B838EDEB767AEA3CDCF647253938A9AE22F92CBB0EDEF51D1F878C0429ED00482252AA80D36C05A02C7D9A488B42ACD9FB4EEEEBFE4B7EA8CAB1C1EC019539B825E88180B7CA07480B41F08C3B004BF3",
	mem_init0 => "067453D1A0BF24B9C7FDD58EDE4BE3ED345F835294A204D5DF69D0EF148E94A581F83BA1DC88EC924E93D50A3B6F3A5F3587513BDB7338DF56B3A3ED4A04DA0A6AC9D04C2B791D52EFB1EE6A0942FB5484DEAA9781B888AD42AE7D22E17F2002ECD03B72148A4B7B8E7D851CB0252094A5078E77FA8B4B9E3B4E8DE2C5ACA562BA736C281F8A7AE9BFC4CCC70DF18208360CBE704A149CEEC4A3AF9A70632E1EFC760739C8269A4358DC14E9B341B175948B9101E7568EFBDC059AAF079455723DA26030E26B14D14AC6CB0E24A97E99B4EF28002AB70DECA7BC7B54262E8BED6A9AB2C14F46FAB5EB3069AFDF6863D2FD43CF541D4507D1FFA35FC47F0D2ADE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E1FFCC31F01E3007C266780383C6783FF18F9E01CC03F06CC01F3F1F30F81E19E7F1F98FFC06D9FC0F00F6001FFCC1C7FF9E001F333F183FFC807FDFDB8FE00C7FC77CD80FE1FFD8001FF2DC7F873C00FF9983FF1E0DFFF81E4E3C3FC3C71E7BA707C3C19FFE03E41E03879FF8FF3601CFE7E3FFFF3D80FBF1E7FE1FE240601CFE3FFFE727E707FCFFE7E3B73801631803F9F300E07F3FFE3FE4C3806C0301FE6360781C3800C3876FC0058E703C6C660E0181FE0E3865FF8E4C303F267980F23FF8C10C029FF3C483F08E67318661F800F1E053FE3DA7F1C3C90C7F3E3DFFE1C7091CE7CA00E703319C1C380FFE38C09CF3829C060FCBE301838001E7326660",
	mem_init2 => "30573F3F9DBE30338FFFFC793CD9FD9A6633FF2C0C78F9007F9C580670DB697E3E1A6730627000078B1E670BE5AC67C1A7F3FDE30018F927E64CBC950670366239BF9FF03F9B38D3D9C950E6064819E7E381F01927E57938B108C065033E7E70FFF994C1504FCAA0C7F253138FDF1FFE1ADC35198D55CFFE6B04F9CC39FFF1ADB9B19DD6BCFFE55BB860E26000495336720D907831AB7273C198FF89AA9A889F4D0001E6BF40FF1B3E03255153C8E98F0006B617F879B380665A2A826135F03FA93D3FFE2580731642A7363340060528DE1FFA5C0372EBDB2344EBFE00AC6677FF29C023CEBAB328A29F800B20CC3F32DC060A225AF5232BF800CE0D807CD389",
	mem_init1 => "9F66E55B50DABE00534CCC071A6791E31F35151AD7F89DB418E386DB71817DF5AC5EB2FF13367F6670D250E767D9922A77519F82681999F729F9FCE5F4C161357E1FA69CC843CAC3185E5F70562D6FC708D7ED187953F074312E8ABAA5FFCF6586A1906B3CC0975338A8D7A7F913539470C6B7C30C62E6F51989F0CD2A92F88F358032DE4B20A63D406C4D69B007E6A70829DF5AB4272C0D294D19E07ED40306F297F24EC5BFAD51BE787E254F602FEEECDB26A814B50BF3E0C5AC10EE7D23F6BA723D7CBCB738085A19E74C04BF24E641B037940E7E69B3031C1C6BB292742981C6807011299C2147AAA0A7A3149CD06BE73AA5280C08824B2484594D83E546",
	mem_init0 => "14AA4AFF806F1AA62DE6ACDFC197F292A55DE31E46547A96D2C6C54E8F2B1CD2039DB2E89341593030D71372E0E95C19ECD1584A5330367C968AAC016FC847E24AD141E2BC9E4C96DA0065FB04A3A2AC3600C23CFDC5FD4E789B2E1591AABEB1CBFCC7025B898204B39A5B9098406D006678268695D381F836C67CC04C0078F83E07FFF001FFF00787C0F81FFF8007FE001C7E07C1FFFC007FC000E1F81F07FFC077FC00070F81F07FFF011FFE00387E0783FFF800FFF001C3F03F0FFFE003FF800F0F00FC7FFF801FFE0078100FC3FFF800FFE001C1C03F1FFFC003FE000E1F01F8FFFE001FF00070F80F8FFFE001FF800387C03E3FFF800FFC000E1E00F9FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0CEB3BD7EACC7EE922F45F090AD03D16543F2DB0F69C662470D6CE041A212F52FBAE9A9112DE267BE1EA48AB695EAA5FEBCE8450926E3174B18296A5806B44AFADE81BF300E95EC074FB7BC1999802406970A4F513F84497D48AE46EC641A8443DEFC9A75FC6AE1F95BBDEBC4C9DD724EA8D5BA0460FA23F09FC8913EF65ECDE742B9958CEC2FD04DFB9CA71BBDAEE2517E90389E8DA7E20CB0DCFE8AC822580B7F5F39DE5B98B62077F1E93284E6FFC27AE48B5FFDEC8B4DEBCBBF855FD299D70647BE9BD6528127B68A3E69ED6FA19A43246A2936A5CE2886C218C99FD9F464C21D7F91DD3052650AEA8AE50810BB7097683DDDC21359B8E9821FA40B95789",
	mem_init2 => "7F84A6B48A020050C6181F76D05B0A93E469A4EC197C42E138B04B8BCB7B8BD39EDC52736C1E83DEB1B7B74B2C777842C545C116B2130413B10FD0B734E587F53383A434910DD0EA87BCC39A9EBFE6C90D73790D8AF395DAF16A68417522F2308865AD5C0CE6A95E24BE05DDBED17A6AF9BCA8D32CBB79C15C4254BC24DA13380A5F798680DDD144697531CE21B5E553AE3B078FC6E8008CF5CD2F9C81B5E1A6128719A0C9003476C9FCD9FA44169B68FC55CD739167E49F9379559568F74955CFAD9DAB8D970DA765B8AB1CAFD597F6724AB9AC619587764AA06B7EB2FC66AB3635C86ABFEE2158E57F6CA32CD456C341054FC7C5AB3F346A590685152FE7DB",
	mem_init1 => "12FC47455813842B40E652ACFF09151E3934B11E634AA403AA35A06AD2AB9C25526676E96B760958AE70313B688DB4B6B29AF2BBD6D3EB5D7B1C95057719A87AB84D84EB5D2CA92DD493164E2915B371615244771B64056C5C43CAC20BAE91D5E87A8685642D88A64158C54813A50CF9E3B0AAF62F4953C5CF93DAAEB26DC39A557D7F979C39F11530D6C13CC373FFE3E01CC00FFF8C3FF8301CF0C73FFC1E039E000001CF83F30FFF9DE7C3E01E63C007FFF3C07EC00FB9F9E038EC731C0000030E1F9001F760E1FE1F018700000078CF9BF07E66787FE3E078E0000003B1C30E0F827FCFFC7C038F001E0F13F8E1C1F067F83F9FF063C00001C37E0E300E09",
	mem_init0 => "C1C1F87E3F0C1F073861F7C303E19C607E1C7FF183E1E60C3C3E603819070C7C7FE19E383C00C78FE60FC09F01FE0FFE18660FC00CE03EC00013FF1FC0FFE70DC0FC0063FFE3FF813FE3F01FFCF938FFF00CE00C7FDC67F9C1F98C0FAFFFF803300183FF39C0F87040FFCB03FFC0181FE3E3C063F9F018001263FE0E64C301F00679C7307FC0DF9C3C338FB33C30FFE071CD0FF481E730CE700E180C1C03F33C1C0CB87E7381BE06338183C3FE3F8FC3EFCF9CC030018C387FE3E0181C4803E3F991C60F3E7C783FE381FF8307007E367018FFE19FFF8C7381C771803CF260031E0F8C0031E200FE0E3803C7261E0780710F9C3E600F80F1803E726000380F31",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N54
\aud_mono~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~57_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \aud_mono~57_combout\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B6ECB5ED7B69C8A1F68EA34011D2965489E3AD728583D7EA5AC836CBD9BD87E190F860F75A449BB60707560C67C965CECBF705638E2BD5A2F5A841FC2A8C5B0D671629E080DBB461B13F99BA2B5C95785A6CBB56989A28EE3401306907B4C7048FEF72568FC6313D527CB158C4A8E2B5716AC611A9D25FAD5526480B902066F228DF261C6BCB3741C69BB868DA126F4C3F95E614AB7DB92C080A4FD63FF2F685160095AF926664799CFE5D51150DEE715A73413D83DA9DC7D9AB44A8BF2B838EDF79F8EC58942C8EF2027D80D49125F94103C164B2B523260FC9AA34E73430B415B1C4852203F6635AB4B3B9876BCF4063300D114D6164F574CE5E4F57854146",
	mem_init2 => "6C26A1F510DD91A94D53912D6C43B082A5D9ECE3CDAE8E55402003FA2D6F19F245D5F9286DA2CD58CF6D1DD514582EA388B98C9E1123EFDDD78F12005DB98161714F23C833CDB7E307F075982E4A46A50BB3F3165B68651D1A01A91EB07E341536C96524792A23CD7095FCCFA4B646450D8302654DC3E9CE2ABE744B2C443F8B048C1992110D023753D4AB4F6583FB780F0157CE9C2835065228414380713364CD9E76F8826CEB9DA9327FCD1839D04E588F06BE4AAE70424DEA404FF29432367C4CC6532B3F8F97F7A9A974F8BF282016956CAD77BE2E6C64D7E6D3839DEBE783922A50D3DEEDB2B025782BC4721649400C6D006251495AE746141B45666038",
	mem_init1 => "8DFE78BC51914985BB5F805257A06B055AA9072A2AD6C3954B5501FCA6F50697DB0484DC133A14FA46C76D22F35860A07960530278474C8BF747493968604DE35C18C7926C6EC7014EE93BC12522A1BD61336C6553CB3619F7C34AC1A6D2273388E623AFA5ED5613B73890CC428FB82AF686302D4B3132BB55B35D67C8926FD32A866F29571D910A8E32B586C28CF12306392059707747523B518C7DE7FBAACB3B94B8999E39EBF8C7C31F3D4D8963B5C278EFEA4450994775676B624608C19A776FE2C7384F71A82007528CCE2E4E1F541C32E27CE658E7E3C27D8B5FDAA50E0A18BC3093E2198F88C99869A2035C7077B683C772F6EC50BE310B702FF7958E",
	mem_init0 => "090C3699F72EE78AAF767CDA03BDB7E2009DA242B7491DBB9588C57D9D0C03DDA80FA6E3CAD68EDF6249417BAA9BBBB373DD9B706E1229A01035A4D97F518C99798055EA1B79CDD78F2062D32D88565881994FE47E6D5D375B9C10EB1DB8B92649B292A026C50FC4EC6000B4877AE960515C421B7ADC63ED8DC0AF9C5298EA18175AF4C1839E3C77627E3B8E558923BF68161AC3E1DCB46131899F97ADE77D7705264F416B3DF6592FDCBDBC486E0F8BDCF121764F23AF9D539B8C50FE75CAB78DBF58F7A97A6A8F4870733089B1EA4EC6BA0289445F0B71AFDB466A1DA5E36F3AD928A4B37DBD795CBC84B25384E87B817D70434C075B7AF0C1FCB16DBF02C1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9E236B180167FF1ADC221033278C3A7DC6D13D0634D4A958214DFA7ED9CD807FD2E5C82A104EE38A13F081EFF242F0311DC45B93B12F9224E776994EFB6B95F19383B0C34D6887AA3179071F7CEC7EDA1D3670C6036CA68B44BE274F442D64A0EBA6F754B65261684713DB0C7B36DEBA37B81A2B452FA5D9DCF320425F708F8ACE808F682DC7896BC2E307C400CE3D41DF1457C43347320CD6A267D42EF9E6CF19E32FFAAC5E0779E3A5962B3AA6411A5FA72A2A0B60BD2269DB8B9EE4AD608E77C3813CEC2817E0F0F0031806711AEB66E66AC03A0831AFF7093496C58151B3CAA52993B89C4874569CD8F12ECA938F1CC8D598D1C987A1A58158AD9342D646",
	mem_init2 => "DB697661C4BE2F4C9FC1F0A110C5D1D88D858A0887CF50D24D6AED6B9DF761B3E8FABCAB4677966A91363CE20DE026A762DC9E3B2259126BAFD49D2FFF4F342D5235780A951C02C2E16ED32A0CD10C992B3E5FCC089C5DD824339BADE143F916B94428400991384319F107F3164F91560E85021DC82A498BEB0478F655234AFCA10F5A117E33CD29713E3B8175817B83F6290CA992FB2FEBDC1FB5F19BB6C447E67C044D0930F05997453B252B959FEF78E30BF79C6ADD1A939FDFDC223F12D2FA7AE4EE1B96A71A4839EA32A4A9EAC94FA53AFEF036197CD4B1734CA8D23C2C8302BEB805B114F027B4F9D673F4140FA6E498E60453C4BF37CB9E427B654304",
	mem_init1 => "81F2B865D3A04CEF9DC081435F98B44BCFAB1C26B41DEB278810E530857BCDFF5F84454E58174DA3141C99E32A6E22EECB7DD4552E1D07BF364ECDD88C55B6F55A41156C479FB0E929889756BBF15C0A2E59864E2599ACE1F802CBB0AEB7E34F7465F4E4900B3D69C76B6C2E104FAFC3042B82A8DDE5A66FBBC4E49EE4EC54EB4E5A93AFBE3CDF5C2B752F0863A6A15076EE4DB68C4918240A87644EEC0AD23A159C3B9C6D41D6B04899F0E892AA766F6B498129B62D293AB6BB13A3A162F5811001AF11239F2CAFB8218C60E3C61FFC36E71E65CFF5CC9C55ADB72E72F83188152228D3F16EB2BAD1FCB23CD032F24036F8CD2008A4C97C54DCA65DB2FE54DD",
	mem_init0 => "0A689B5FD0B7770FC72FF54620B7EB5F2BE5F105F315F95F5FBDBB210AA9FC2AB385BE187C9B24FD6FFA670F0DC293529E9058D27C499EF8DBC25C047B9BC029AA0A554EC63E7F53D071D78B7C5A0981CC9F292B6D569FA6A6B5912FC14EC1CA57D79EEC26A5DF8A873EF262393AF6418C4C791675B3BA8BEAA838D05203E260F7A3901F7E20C0139056B60ED2039E3318C31414FECB19AB5A6B02515E55E59B584B66BC13C34F768C8807AB6A6D2B3E7A9BFC7B20A321ED6C4361D3AF78C64567DC2C867F3DA873E7C4C726A38D7CA612CAE69602955DC5877762896F081F107713F5FFBA7F08AD33FBF27A9941849D515D827A70297546A4A43F717901776B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D41AFC56C2702A5AE91F1CA035F9A01FB4470E9B92F5134E5319F91665860EA55D27DD03A47955B1B994793D404502C9304810715A2B2486FB3D4A7146C761C0C7752B8D49E3D0A21E8D9F636FF2C514B97F223C3F35F2CD9DA2F656987A72BA5C5B5747BD672EEC8659FCDEB4A60E4EEC9C193E486C91961A5B1BB620E88411BD2931C6E568DDBDEE2930CEEA830E0757522C81E7FEACB823C4B4797154AFFA80F49162F4D6FDF99B173D9282B3BB10889FEE159B1A9EDDF4FB34744D31BF907B9D68E592B58C60FC25EB7C3E0F9CD50DB1A8E51100A195C1507B5F3FCB08C3F9500364347339267CCE6BBBD1BB4EBDE3388936DC46AD6416FF696EA41625D0",
	mem_init2 => "4726C059BDFCE678FAC519A63D37E0ED87C9764901C5EDA4E06BE2C5CC88342C8EF690C36BBBCA92C831B24FF0C5F64F36BBC55E81D0442DF33CE1C61479400DB046F34FE19029E88E185B1B3C4782D657CCEE379F0D3C2973A99A7D5AA032291EAA6BD5DA7B90E3E7EEEE96128F2DAFB584428F005035658AD793407098C99B77BC4DA3A1350705FDD78F2D53032108700C85E2626527CFE9C7B705532C43E39BB2BC2754113CE18741158BEC57B4428A17CCE452B36BE2AD5197720B15550B631D2AC0957CAD3FD0D6737D6C49F5E7043A9C2B88A41C68CE1D2E965F92BEDA1ADCE493624039A185B5914FF5E005368710EFBA217FF06D199B0832DE4172B8",
	mem_init1 => "2AE3D3E18EEBCB8A55374E624920FCB6509810236E334670137115D0BDFE7B9AB67C6436D43AAA90A02DA5513BE2638F726324CA3D503033FBA1FAD707ECB4FBF203B86027D99845B68F8A860EB0A0568BEF7E0FEAB6DC0755A70BBB8E3C3725CE6F6C02945F1ACD90E7C3EE13ECB1298F649EF830E92EC0011F05F610D189452A9DE0E14DF79753D3E7C38ED4913B49F3A49937420AC66B8B5CF6FB9148FEB57A9EB7789B7EED08F906F22C6D856F8F9875B1552DC6AD1AF6860E5B81F77174A4CDE6F93C4EFF60AED576DB785C94F45CDD23E63245798E291F6856C3A6631CF6F005944C65B88D6A8C4152465C0CB606B53852780FAC222BBECE2D95BC9A65",
	mem_init0 => "488635A4D60FA21FBB57A1F361B210ECD4623D611FA23FEB352862B81F1EEDEFAF7365B8CAF5C6A2FBB5DEF42D0D6E619559C35CAE248F2D26FEB5835487F9FE3B301246E4C14292857F0FD97BA32338C78B1D739D2D75A8616821D5E8AEE28B708C6FD503CBB6D2149431834E2E28DFFDD480C43008758096A916E9C9CB60398527296E9BE23D6D3A7BF461122B57A528955C6BA9ED2E4D945BB758E1FF6C6B6F7A0479BF3F5ED178D746A6047CFBA8E9765D602680108F5BB9F80E235DC5F80F1AAE815767D6E54719F6B1EAFE85AA15046BD085B8BCB6C44CAEA805D17BCB1C141FE45F2CB557B16D40CEBB065D040352D9F748DF0102310DDABF0A28AAD6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "48BE3339BBD8042CF5F1D334DAC5CEDF51AC0A7DA27B7D310C49CF5352F194D694E6E7C18C25AD9D88EE8CD5365768A21DD7C6BE296EC2DCC613C1447DFA48FEC9159D8F74DDAE2327F32695DB2ADB7081708EDB63F0C686299B642E0092D84D8DA1EE2402AC3D4E445113A3F5580BC9E8E478A3AD22B02C68D96F41DB41F8BFCDE4FA3531D35FD9FD7F08DA1E69E1FC97137BB43C3BEC6C39C175C71279B86EF4896EF88233AA991176C718110EE7CC6A680F015CA2363E2EDEE7D06A3E93D1424E37D819982FFDCD10C9AF03F49475840A916ABF5B28A2FED496AA4099BBA5E84FF5A2E9D03B6829D4C3AF9022664849A1CC5A69E1C0FB4D30C28878663082",
	mem_init2 => "B869794B07A6B4B86429383E92C75C44960504B19F3857D3D97C63CD8A7E5BFE3705937D7996F0BC9E9F8E48F20C1A7DB834ECD8CA0A2153F6FBA2DB32C14F7A134CF71D39BB1EA800446FA7B30CC212E59CE355C210CE7FFF36ED4EE56F2990C6CE23CCFE17FCAFA7A3518B900629D5A3673F5E3B259F0776CB03AFDE0BCBDCCDC036AFC38958D31049B0D8909F153601576D9B50850FF3E7A71D4781829A85807C153AF1ACFD034867AF36B6BE86C075DA476C54BD62FA816910B3A22DD5E92EE00EAECCC5336561D6A83DBF8ED54E638043489CF2C2206CCB3C9CCA4C1FAA982D1060B0CADC9303200F1203E5BD090BA728B3A1CFA6969D40D875F9EF33CD",
	mem_init1 => "5C4CADBB901E6AB3889495BBA04C7B118110A608226072A1D78221E115DDEC6BEF72B05184D4BE269472901D784458DE778D45815FBBEF4752C62D6274695E35DD9353B53EF884AD64003C4020CD418B4F6B71ED175D68CFFBD5A04AEEBB21C5F7EB9EEF0D27DAAA5A40BD6C0D4EC07D27D61EC5201A2FD603841BC25DA80F23DE5FDD62C53639AD09BC17B67229ED384D6BD386B69386020FB50CB141251DE04B502021D5F24570DE2054281C605AC2853005D2A0054E2079BCCA4E3EEBD9E0294C5B9D4C373C3A2732B2C86B0A761347FA5FBE55A38A8E22597EE230978F7E46331DDE6E0397EF55660CB1CF402E84A82F9DE8BF6E37D0CDBC8A8D9B08CAEB",
	mem_init0 => "CBC26D3B382B6DDAA38D15566B9068FBCE83F727194D3DD9F82086A0AD6BF2EF0C10B870FE1E286A50264488EF3A5737498CF8BF9F4C5200AC92186F1DA87764772D2872A051F817BAD5AD15195EECA08997468A5280D17463A1353CC286A2006E5853F16BE45E8A1C18E9E6A527466CA0F95B93F914C322F85FD86313B20284744ADE8C7E0E1DADC84970AD37E47E79A94537E077B0F9A8C18057C067961720B689DB491CE89D9CC284CDB4292595C4C36A5E51B176793927A4EA5905269BCB2C30C12078DB473F0D35F07EA631C9BA78CDEFCA4FB34C1637CE839EA963B9A06F3742FA18F02BCF10FFAD2213B91006108C7310DAF5141AB2E88122E51E8E47",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y13_N30
\aud_mono~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~59_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~59_combout\);

-- Location: M10K_X14_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EF939EFECE7E9079B66EB0B709A72466EAABDCB40E7527E16337B3455F606DA9CB4FFACC9A5F05CF4A3D7C7EA06A5F7EB4340E2D42E7A9340D0C9C1F3159253872D0C884788158FCA56726FF1BC485E8CEA4AAF359DA0C14E23B4DD3BA1C5AD6AB1811C54A18031D33EBC132E38081E5C1C0E8C57E7E42E383C0C891DAB5E0B23F6019DF205C6CC612E6CB07B0CEB0DB468FA0814A1333378CE7117F7AD995C885E4A51D1EB2EED9DC0120842CEB4674FD4362A7E1F10BE0CF01FE760DD67A21989A04B59489DE53F04269249C4A4E6A1900E23155A9DA40C46527F817CDEE3F661044B958A60A33E9C37A50B2A5D99EA73C14D4FB76C5ED772FAE245BF1A969",
	mem_init2 => "7020D7DFA68C7BA8A1A7629D8A8741D1A254FA7933ADE45BB2788D7AECB00A8D7668BCD1A39904302AD438A50D83354CEF62221CC391149DDDEB329775CF9E6C4A406B30C9AFD4E906D3080FF34B6F22A336ADA7621BF2DF88E46EB76B3F2E3802A1553AF0C6F02A40FB9EAAB68636A4FC03C6C43D3FB9BA493733D7C24A0711BCEE3CBB30D405687BB88680BD54763DEB1F3A1E8811F369AB8886D4509AEE33B80C506AD7D715DD50C2C36E4AB4885D6E8D291EA7E65A66EAC18C70D654228CD1C28E68875BE81C0B1E6A159599A11D3DCD06762D9B89730FC0A4A9529AC194CAD6BB2DE7A7E59AF71D3D28442934B6F5E97AD78EBA39CA4EBE90F43F34234D",
	mem_init1 => "B1489B9EFA7604DC70A0003673F2DCFFB34492272D620FEC2A2B36566985DB12415B7C21DD1ED3DFFF3E365C7E4D10E1E87E7B03C2B1F5910E56F8F09EE25C71F619ADF4E022BF3BC46FB0166DB64A76AD9265970CBA0F71C862143A2EEFF5B9A04450442D6C66F7503A45C7B2D69212187DE5DCC1E3C1EC400CC4343EC188F3BDD808AFA4E5B5E9047D3217866D708F26C9C9975F4B67A643B8986F6489084876B8A23917A2B9DDED9A51A0554C0BF65835E19CD89E6D54A9FC939E7CD39C846A0EF194DE35A628E08929A4B2BBF8E546C9C04208AA6C3164E7C0019EC3131E1FA6AD5E81A54A6C9C29E13801B6CB8F22ED23EFBAAECBFBD9635FE9F6C7238B",
	mem_init0 => "AC986A20DABCE603ABF9DF706112CD2A499F1E411F17B69D61355AFE9F172B6DC403FCF84701502C5FEE2643CF4D2E2094CDA43A961736513D7239CDFB5DA2CA14AFDF2E09BBF768FDF1B6BD0F099B15B535FCEE23CC842CC3F656EC9E7ADB2FDA2AF330B12CC5B55B5A73F143C434D177B969E2D3618575C9CDF6AFE22C24C2073DFDDF4570E8C06ECD472439CA2EC095E57CA9D3D1A89B856315A97D38EF7EAC9CE75EC12E6DFF61231F70DE1F69EAFA9E93C8A1CEBC9DF4668E0364A5E4368FE2CA9F0B704B6C4ABB10AAE2010277B4537A66583652C96EAFD50DA033629B1C07217A493BEB5619CB129706FFFF6D53CF3418EAFAA61ABB2BB20E4DC21F5D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "157CF520FDB658300476DE2CC4D28B5424C11DAB8ED2F3191D2BD79B9E3AA765CB0501A018BFBBBC8D37BB0CC84AA5709C2FA06F4EE1C93041396385867EFD89EC2EAFF1B86A942E0426556908F31366F4B71C63FD4C9ED0671493A64FA2220F49DD284DB31205E9C65DEAF3B49C464C8F8FE052BDEBA9B45B4070BD5760B513DC3C8A77C1530D58C8F104ADDC40978B872338A10154C50E4696B89A37ACA28D251BA8303C31AA3D23CB7162ACC261AD1E698DD2D1260DF7325514A0607D8CDFDCA46F2FD86362596624E9A4F26806ADD85D375E032827D5F327CC9BAF8B10EBBC71FC6A7138618566A0176EBC8370CE2EB30F0FBCB0EBEEA2FD6FA32513255C",
	mem_init2 => "F655F7C9BEE674CFA6A375D6B3C96B9C689BBFD2B8032CBF81E01183EDB7D4E6B60A95B5EFD76C0C604329E819BCC84648ED3C40FEE00D05FFC92C00FE51002731AE9B223B1ADDC7595AFFB24A126A702597C4A8EF4465D34D70CA3F00FC03F6C6634081A433D8BAF8FEB09A78E0C110199C2C6581EB2FC622C63B85F86271BF32F2C6A348E120DC6B69C707C5FF3C76968FDF2BA6BDAC1EEB5F00B0A7C0FE9BABE0C6CA60FD48DB20FA27461BFAB5434A11BF8F8E623A54530A8BB42E7A6592DD407EC359E9F8AA20133E383E9BB1EF99E2D2EC8A59EF2158894287270AF1C1C7D37757EB353C0B452FD66FD60E63339C142356A955F2D18F53A8F1D2EDAD2F",
	mem_init1 => "F194ECD1C9E85E16891D7A2EBC81B585F84AED0CCE287807DE59875AB876F2DAB6168C6EAC1B1E0EB6EF1ECA8D9E1297FD8173E61183ACE1418841EF70A4476AC19FE28E3E877840D1E4CC44BC1EBD4BB02959195F07FBAE90C2B6C52079BB1544E0F12D0ACD420296421E0A478F4174D443AA349895518E22E38398DC9AE8B4B13AFFF0D359738B4FA2EB1EE4A9D085E316FEA2FF6D6AE4093DF5716581D602CF59EC3AC228736FDF96D356A5AA476EE3D5C5591C3610219E2C747AC416A1455546C0F89F1DD967B4EEA1875E1CF45AD27F5C9879E350A507D010995739C52F77AAB7A45CA15946CEE8EB5121A36C1CE2778FD1BE82CD0F3B35A7E501E05AD2",
	mem_init0 => "E3E0C64863998D6303F4ACBC79016045A85CC738EBB9E4478159EDCE701DACCAA7FA596C81C6571847E2DC0F0F45792408770B9640D3A93F7EFE7A8060215ED6D794FD211B83A578E99A7CACD294E38A5CF4DA26639572F56F94D9F9BCCC4049CB0BC88E4221ED569750850CC7E9AF1940CF5AF71BB3A9A295B454C4B4E99698C2308946221F1AB774A247772CB55337B2C0A6B717843913B76203C2630FC778D4A78A0943CCD41D5E1BDE960CB7EB131F06033E1187CB8BBC5D5ACE58FF24D297EF3486B27A0A6E083ED81C961DC0CE6EACC6EF5C15625E4874A734E58F0F045A39C80526C84B5F8309B3041478CDDBA073BBFF9A56EDAF993A1513B4A483B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AC4879A49822857E13D2C1D74BC222C285359D5E969552442753CC116B2F9621A32A858571D14149F47AB5D24CAC580DD8FD44AA47077ECDCAB7E4E7FCF80D199C5DC1A423823BE2BF6A2B948A233AFD395E21C6594C0457B503626D4C11FE7187E8A1D060FEE7D141622FED4FE55F7A722C4FDA6D9D40BB50D52D7B151FEF063A32F13C66F7C5F7A173C23EF15556BB36739EA1B540ABBA1C9F35F8A527FED097A660F44E8D209692C94C64497E3117BEDC7A9AED9F5D547BD54FD634CB5FBC01F248EF6A4FAF3736301511930B1DE8AC39E29097C1363EAB6E5FAEA94D753826E6960599F0A8256DD1BE142A3B68A8515761B08167F05BFC5C603479053C57",
	mem_init2 => "BEFEE2913851FE68CEF3223D23A85E3E6E971BB2E00B6C39AE17DFADB6C14E18C450A65E2F24858F11730C9EC9082A3ED3C5DBF68F5E31E47191D718D8636734D58B5CA077DE2ACC5F3D8825657BC26D001F51CD5F018C5A895EB0CCE3998BEDE78D10CB5EF57D92FBD230856E6C6C8FF50DAA92DC693D8EBF1516F37EA984B6EE8031A3B90B8130758EB7D1C580950168DD0BA061E328A232E1F2DE22F9722A8155F063AAE7723739FD44681C14F3A8B05D91C6861A722D6D638A7D4968DAB87B943E2D3446BEB8DA34551612A88DDB8C60003532406083C4CE54684A38D683A34B7A3A8C1B54907C1E7FD5D226226F93A57EED703236BAD64A326A6B67D111",
	mem_init1 => "5774E3166F50CEA570B3E2632F0FCE4941D0B1BBF7A8C1DA409C59481EC8F4D7FD6F9B95863EBD452D50B20C48E1E244E5DE8672F5123B183925CF0522773F3F5991E9E263E3E8DEF0596F1843B496F793C50731FD7F252BB74B654843398D09951E44DC3AB4A0A4AEC1F21FF0A8878CEBA01716FB324784A6698B94FA31C0E9E606FBDE4955DF8BCC5284A5DD899BF84A3106AA0E9834DE27A64B98D6B3C391361B3FD9CB40D44C4387D142133A9D53243159F6F3BF233FEC131177FD19049FFD6276D02CCEA3DCCE4E017E464B88F4C30EB0D7743A2F6B3A54F0630BFC0BFBBC66332175F3CD82A9116882924D1CB4128E64AD976DD43C2A17B43A5541CD3B",
	mem_init0 => "0F62666EDDA47C0596C49F395722BC3814AC1A64BC9828CA842033E83A44A6553045995F1D9EE8D3CC60DF88F497DAA81FD9D6E28AFEB89AA3C01D64A86543E69D2298D44B9A2C83B30DA41EBDADD23D8BD280D5A8BE0403F381A5BCAE21F10D90DE2D634C3748753042C8CC28A07EA98D2E2CA8F17F31FF78E5833A036AC17636FF1D4116146DADB6DBA904CE4160FA4BEE9462627F061C8902A410A386A4C2193F9967758FF9B148A8AB6538ED5C39358E5D0612C9BA7949E049FCCF1F11967F13B5827AB314EB71A1AA16CA52C5374539CD2CA6451841B295D5F2E0E9DE6DE06FEF921F65651B3A15B8D29A27535A2B2F070BFE4F049ECC208EDF5A9A4737",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "57173472E0C23AD107146701A56F5B0F4346E0343816B5973A0AB79B5A12C7A8C44AE50103EF45D96BF8F110BF955665B4FD37F8045AAABC0A6B6EF1DBDCE2EA1B0918F7722FD6797529184983ACC6B203B0DBE55E4D9685990E7F9D14C374A176D1AB037C3E5FE278D15C2FBFAC604E7F1696923AC718E843D7E38CC2EE0F30EFF29CCCD97A07BD6B6BAD6FBF5BAF35F263AA114BAFE027C603FE8652630A178CC0794F1D48F50F980FBC6ECAE7A79A1221D3D6A3C444B46E101CCD97C698CC00431BE8FB68906AA2E37F485ADDC727E8B494C8EA826A63E5B5B0BFF19D98CC1BB0DFB08819BEC1A7A85794F30A4986C179A7B167D0D849D3BB7ED7E2C03E91",
	mem_init2 => "C0E5A67BE817E322D986F0D6FAC353DB97B3F9F2B03B1EAD25B8EEBD8B8C7F9F21E551DC885DA42F665555A156644C73D00F2C3560C55EFB76076F4E2F5D0E28C0999DCBE6B73F833CC44B249984E500634CA236F64C3B269E8080F6F0E08493D1EE323699C2168F267D34FC3592B9FDA556E833D44A9902AE3029B92CBCEEFEBC0960BACA1C82F3D6A8E9A1D8E8D2F3A96028E5261283708E438CA15D734458A720A7B689CC7F2CE8DCDC64E3A40D56E740F8481543AD9D479F22C08AB87259D657335017F482E4742A5316C7920E02C8D1A1CE4A7761CFD81819B841CB33F9203ABCF0FCD875FE8A1452A511D520325817B42C22640FA743664C83C51F1A1A",
	mem_init1 => "2B659422AF556CEF11DBF2EB2D3F6EDC90AE0DA51CF47C41711888681540D88257AC673EE259648B23566B01A5A8694C2EB48F5458BB7B7FAD365DCFB3F062715E09E210CEAB20E9E20A11EEA571002F457C4A52D6CE30A5CE7873B8E4467C06B4029155F63E67B70E1A88260A3F4D34D092E96CEEED4594839AEB0229E9DB3ABA06305BECB68587520773BD66BF51FC4A2F9ED4EA0EC40B9F78BF98D0937F20222352B42F7509A7165EEC08FD404E5A95E8E9484C15B588FF60246713D55B6477FADBA5C19C5D09A8AFB2BF903DB589ED431F5CFAF33C8C454D5281B4D3DFFEE3FE89802A96B687D81D3A91F82324A10006A3121E54051D154DD363F4E18320",
	mem_init0 => "D22017FB5DF56D9A1259DF0E9A20AF48E05DF61C3E078940C5395BD81A9D99AD22B02697C13432E4DED8CC54FC10BB4BFF176712ED207C24A064B8D0E7BD416ECF3AD77FB1C4461D07B935E5C21779C5D575E3C25BA68E2CB0D22704A75F4872920595350ED35BD6B65308F85AAFA595D79F200434F3AC23F6104C95DC9244E0C7F3399B3DE204F42F4C5653DB625539E8AE7C8D4AECF32B78194EAFF87BE884549A4D57BFE37CEC2092A55861B83668A1D37D8C6DA304FA87A8692B95BF50A17F6C68ADA3A63715C433174287B751FE1192565B0634ECD051794E218F18B57E68EC061B23451D57B2FA403046C3BC9D558FEA81388AC41D1B285C295529589E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y17_N24
\aud_mono~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~61_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~61_combout\);

-- Location: M10K_X49_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C2E341FD09128D3DB6577B60CC398CF16EE3653085948B7E7435B758E65B493BE72C35A0A36CBA8661C09C4D3F46314A8C68DF2DEB7B4C6D709F8AAFF4FD3D1E8F830ACEB75B1E60370EF81A45E13F3247822D4246BEF2E7B93D1C10D9CDD49629402EA4BA24A6732EE3979B54DC483AF7E0E73CBB68C08CEE7F17867BAB116DD0865443D8CC49A88AEF73028B74B6D865F8F6964BEA067E14D15CEAD123F8EFF7668791E6EF3E9E4DE585B0A31E384D979E545A76DF0EBB8CA106F69D04DF2AB270E9BE97BA27D0F7F01F7D967D4099262DFD15D5CE86ABAD0A81C88E895FBFBEA4ABB872FC033EAB77559A2DDBE50CD746A2A570C173FA11548A67F833AA4",
	mem_init2 => "DA6F516F9DE3809201BC1E33B3CFAAA9D0E797ED468E7C66F96388C1B0E65C5A75E31DA28F40CB8330F54959AC6A5F2D1E60BEC2DBAB76712FC3C6735E71859BB325093522E46705FC98943E30304F996BD3C85DF83E4F1C3C9E4F9608D0E3FB45E9C88DA4B9C268F59CC8C3595B4987011222882BD5EAA2D915B5826C9CD03BE464BBE8775CBAFF6B7ECF7DCBFC030FB3C3F2FB76819BB874600781811CE5239A241A81196FBE226BF74359EE5D99F5F3FE626626C92B77A85B1130E530CB683B3975EA880E15157F1A01583E1DD7334613E61526333CCBE4C8640550FC223EDD49C46E028901FE439CC003EB52490F310056F7ECEC21A48452BF828E6C47AC",
	mem_init1 => "14A07E30E1C78169362ADF85DB8D90BF6740B30614ABF400466E38A7114B7F73875CDF2E598649647DDA2A8F01FC7904493F623A91BE6FA59D9F4D3AAD86909797F854E607C4AEEC9710F4C4DA9A20FCEA3E6789D18DD547F26F1D0FA0B90A9629C533B3228EC044B04D22B960E02A37F2EEEE5324BACCDCE2A7AF56BA52E80B9A0EC5CA8C8654DC1737C4A685C286FB52D4D23BA9466C73952CFCD4956C4C7644626D94E3F6933A534AB5C7FD97CD4BB8AD72BFEAA3E639E553DFE5477B1C295164EFEA88E7DCFDCDD5588A777121B558AF4CC87ECAE65A410897643DAA55154E5D2940ED3A36ADA7C16BCE311BEE002479F26B15067EDCE777CB317CDE6341",
	mem_init0 => "768C108EBBECD7DCF3E4AD9A50A08007C4932613B6481B507BB140582E862EBD2A0921A39D51CB7C6FE9F965749559D9CEDB96A81C3933FE9D246EF5A6C3E1C6EF7EEEEE90858C4E0D370BEA7A31F6E3AF927CF4377458F7F1EF59FAFB1F0C6ACFEEFE12F5BBACB598FFFB0644CEFCD23F119012B72250191F7331F264483BE794689FD0CB179637D2AF690D7B0209618A4E1BB04BF64C736FA1254C63ACF04DA4C04DFFE556CF4667D5A35AA84492753D0F93DE0FBD4FD8DC45C43B59566C34EEFDF29A03907A65813501CE1243D4DF79B892E3953F65B76C875BFBA37FBA9E7A4FFD73A897459E5A166BA5D96124C9AA51B06CADA3AEB3E4EEBDC2929536B0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "561C5158118088DB39ECC041AFAE3524754BF91384A4B946589907B10A9D4A36BF873725BD4833D3C463F26F56751D0FA46221F94EFF20814D8168B59A2BD46DE8E31F939859B1574BD2EE33DA2F5924F807D2B6345D3D917FFFF55F6BBC849698E4C0220047904DB6316739EF65B96BDF57381C730905D5A8CA6DCFF880D40D92F148F1F3002014E39158BDE6DEC2DA724A57EBB39153AD313B11AFC72DF73EA60F8796740F66C202CC420411B637710C6D024A250BC4DBBF9219E5D193B3659717CC26DB9D60B4EBF2650A198024656B2A9FD80187F5B55FD5A7AA03A5995D55991B24C1B6E375A2EDE45E3FB0808FB0E690E5A19C18E650CDF53E4C3628CD",
	mem_init2 => "663AA7074419E9A8EE7B758B11E2349C87954E10DE266B5B4DA03509F34F27C65CA3C9B27E91514174DF55E244F6E9C02E9C9F6D2A4D06B0F17539E4B53481B1A73A0CCE33D96C0E9FA3DE6B68431DEBFE4EEE3EA37154697983EB5BF6EBA6F28D55CB2DEDA6E18948137A13F3FC207EE010E17BCC0C4BA9A3C564FAFD2EE6E9218AC492CC2152C507E50F2B2C64060584F5C0351C2AA11E26D20C08E3CFACFB55C67E40B3F2699571DFD782BFA168F1526A606A69BDBB97FAC4AFD5DE1252EE37233FA33911A61744A9CD217DCD73019BC0A3CE08E2ACE6BB542D15A2F1C476EB117D98ABE7D62D24EA53684651FDEC3AA4A5C56F4373D72E2E1418F612EC6B",
	mem_init1 => "56CFF7E57AB6291A13976E4162E8DC40711A73A0AFAEA20BC280C9449FDBBBA218E0273DFA14A6DC78E4AAFDAC2AA82D997402DD11BD8C4C1D0780990F8582461DF7B9F1E2767ABEB7FB735605EEB60D1B8CA5068C5BB5B0CC7A2A963BE29968E30E76DB8401537463E673CED332C64147DCD53F1EE0899CA9A58827DA18C1D16552B2493DDF60B57C534E4EB68673BEB87D935AFA8A83F6D7890CF2C3DF34430FE7E5699124E253757D2C5F74EA535F6848A0065243D0C1E9C7AF86287F496DABDF1F605A77FF264F2B5A7EFCD48E451793D0351EDB739B1E0BC837E559E88F4AE08A76736E7ECB81C88641484053FC1AAAFB089D39DC0943F9511F2B5D7326",
	mem_init0 => "EA00A73182913AC7F6461899637E2BE61480755294DBAB668163E7871A491B457BFC97E0252D3325356DCB7E369E8B4189AC06B854590B159CFC99EB2AAD2F80A4F7E42003FA02C12F7ABCD5CDFC70233251BC76C1A7871D112105B6000761FFC70038916D41385C74AC4EC31073581838F768B290A3D6275D70B1619B0066ECDC1E35B0A0010AE1D7029BA9D7482568C6AE2442C4D236F38F645F61B8B07AD14340F6DF82924CFD6BF6678C340E5FCD13AE3DEC2C4CFEE84D4B29D6E4F93EE6C2825E857F272390D85829858841986A1C08CDAD2FDC85FEF309545D445D19A1707866DD339590416EF9741E0330B92B625C8F32AD60512073557F2896FFE6B9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "16873DBF9F5C3DACBFC0E89B12A87109E992A8DB1BD1F66ED2AF53FF12CEE88A5DA631D26C36BD9442625514B5F859233A1CF34ACD4726B2FD41C7282B823E9EA11A805F1F9608D6AC8E61709AF34C48838929FC2DB10CFDE0F8EC4EB5B5566C99F745F92E99ABF4C6E015FF64947EB8B8E0B42CCEF22B65C4E2498935DC09F73EC94BFADA539D0C67FD1322655FEBB352A41951E2F06CFF99E7F6F9F01D3A1D6D4E0DC4B14CAF3D7CC3793ADF72917725A5501D7B1DFE660C901B51B23F6A39C8888B03DEA87B704C8956F900BC5AAF6EA0D17577DBD5DC8DB4A0E60CC2399A70587A55C4720107E6978A5591A9BD197B946128E77F27E8F262054816DDBD35",
	mem_init2 => "3988311327343369D11C59C614E9AE637C33AC5047C7096923EEFE835489E3F43250978AEF95593D7F7C053A502118889483EDBB0B2DA275D81449AC509FBFD5668A671F827C5D8D845BB89EFD563F70B132E78E41CDCA18F9DDDBB1B628926229C2A1EB92D7B7857DD0CED8AA72F51349D18209E91EF083D61FEC3487F02F82B674DE50FE91EDCAF613CE5DD2E8D5AF8D152B28C281E070B1B711C233B702CCF3679E42C9009DA32C330A9E39D0B012C6A0EA259A8AE9847D63C07DEF45CD705E7529AD01FADE3C780336D475E5F7711171F8E3768820980BCC7CF72336207FBD28C13637213E675C383125758CC1E1DF67589E1313CF754C4AD9D4177747DF",
	mem_init1 => "C3CDCF63272BC43AD0A1C2AA0D116324F83A899A30BB0542A437F924BF8B10E0F27E77017836D578016D66F3ED8A0C30AB2E1D94C259DE436B3B9E17175128F101C7570F0BFB4BDFEA0DFA24CF03A0C04EA753DC55FFE906257B36188B2DDCFC96B82AE38D8B918B057241DCB795A6FC3E9FE8751F3FFEB146AF6AE726BCD9B29F66BABE3900929B340842215D238669978E6231C626CF53566AE98B39D6B9B7583E0C3B5E5F12E6C245F337170652E176EA046D1DB11FFC4EFC3FFE078FC0F35531B3AFDB107FA2434934499110031D0E7A4424C48B9CC0BC8C7FDA7E70A5AA6985E13335559091734BC8C4A6FE88B881C067E3C8905A2FF3E347D30E467454",
	mem_init0 => "5AC453888F836F8A8B87087B32545ACB2ADBD5DDCDB02CD6212705EFB6EF7880F41E27ADD9A6037337DFC1E261AB8944AE3342AE46927AEE68806A31B37E44452BC8F0113245EB3ABF7D3D31F0D6B52EF6C444315A7C556A8F2C4C0094769DC4A6BE6528051E844244CB56B31C5E6F36391010E8BCA0FE2249AC33F8F70FAE5716F881A671410F8D4B49F8E75D78C75673854D56AA8594B845E3A7DE4CDA1EA83D9C9C324514517FDBF47B13748B6A6E693902F7E34274CA6EDA7410100521A28A67C2AE274228033D662A8B98DA43BDAAF24A5AB6355D4D31C731B4B8C2DCD4F4512BD8A333D18E2E359480CAA1183EFF983449496D63DFB5CA3D23E9C32CAE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DC9A460DAB074572240B570248D8AACA5BE1427E8D194C8253CF4B93724F6C99F3DB769D61148EB53228BA23C10801F5F6BC1B38CA82757273B2FB45020C0A8FFB693035D878CEBF4FB9FB454454899A226AB2202DBA5665DE2618DAD05D82F24A709BDAD7219FC68602E3E46D4B890C1C5AD7DF95A43E6A89396DFDA7318295931F79727AE7719FFB1EB927893D81E34C9AA8C540BB2F64F3F650F363F61F9C65A67AEDDB0397F4A7C2D138AC7EB66406A25C4D0374AC208E4141965F3B6A5CA45F1FC94A0B5B832BA4939D6A71A4C438CE106B88C20DED837516F4661A66119ABE4CC3840ED50300E7CF8C92B3DCD92AAD2625D827E310A36AC02FA95B727C",
	mem_init2 => "60BBFF0F04B7A3FA3C63290A74E605DB1AC8AC5033089FB4D82ACFF01853EC37328B482E5CB527060BB7F8DC5FFBDEE351447C0737F07C6D4F8830062D4C7007D39AAC97E1A1B6C665D0D6820FBFE46E06AB286741FE987FFA9F31D97EF78F50F799FAB22BDE26FE05202F55F63CA8282D2190567C87A512F24DEB4AF8782ED6E31B5E88DE7CEE223CD5F225D762AA31DA6C645EE5CFFD5956DEC391A794AFECAEDD45E9B592CCF14A1A901036997D010D23853EFF5D015A7450AD1A711669373CB5709C0DBDCE112152D3B909C54A7BFB6F172389503E2A06A678D0D33895EC80CB6A63187BBD3716CAC5FB15460E707459770DF98485849D9F456B2A4BA1BC",
	mem_init1 => "F94C578C6898AF178CCF2748355C77A609B98B560B330EBC4B65941C49E322934C6BE69D7EEF456A06D0FE6E6C1A96FCD9A531972890387E275FA382D2F998F6C24CCAE114A474C21F363AC57C1BAB89DC064A2C3F0A2A670D657DDE2A72EF6C03891EF06912294789930105069ADE116068C5D32C9793286EB699E2801FEDEB3A74FE582B9C9647411F6B53A5D2CEEBA82E5A61006D4CE1AD1D403178EC195E75F00E33386C90B3619EE2258E8AD5C863E789D4DDC78E0546D585DAF127B4075F432C95E160A4B501AE0A389DAA674A7CF62F37E6E86D48451B3B585C3830D828FFA07F737ADD99184E4F04ECC22DB3A05B3C102AD64E05396B30BB0EEF9DE8",
	mem_init0 => "80071C2A153279819523616DA14B60B6EFB8910CB6CD21E664C56955B22B2D284AB7F1CE521F8B66735EBF1B17DE13BA086AEAE26FD62F96B8FE9BD87E013AEAEF462ADD07155A0E2822E5068649499B31C7B36E9A4B582AC72F4829437908D4A5C7DBB9892DE406B4D5FD3AF2C63A949A9BD6DC25E37DBB96D582E0D87C058AA748D7B6E23EA5AD6EA7446F83760444A354FEED8B2745AA2EC91B77AD8799A6349CB2F44073B5CE11822740502994F67F3432ECFB5A4AF0A8F866116162B590C6F3844F4893CBA5D9C00C72D1EB652DFABD99E39DFBF91686F63B34ED32C92C626E333F7A22921EAFE9C4FBFB73C7BACAD1F92839C478C787B9D9AD68CE88B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y17_N12
\aud_mono~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~60_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	combout => \aud_mono~60_combout\);

-- Location: LABCELL_X43_Y19_N48
\aud_mono~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~62_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~60_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~61_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~60_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~59_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~60_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~61_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~60_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~59_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100000000000000000001000100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~59_combout\,
	datac => \ALT_INV_aud_mono~61_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~60_combout\,
	combout => \aud_mono~62_combout\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009057C8DA7AEFF2E6F2003FE63705F74357343FFB87623379FC",
	mem_init1 => "07DE60FF2B779A25BE4E452A589D971A831ACB0CA4854C6733AA7F8BF25B579803DF4B97450B4F477C737B2A4E138281288BB9109172E033E146BFC42CF0C89DE41A4BF4678C50DD4D0670180CE2952C3252A32DA72E282FA9BF926D486839F3BE52877F7F5C730EEA79329AE1358BE29FA1A0B882582B4A50F3A8CB89ADFE87D37958C9B9B9CF8E74AC767BB5E152422BE2615599C0621F28E419367DDE09B2B17704B0B21D695A46B10AC57CA57022128728B0209135A35C46B78ED09E2164A8668C866172EA356B57EEAC6ECA8D21BAD961B658843ADA5F98E16AA6DE3EBA255122B72CDB843AE35064EF96C37F2A747447AF0C6917490E6E2C2DD263F2AB",
	mem_init0 => "EDF298CDCD9523CD533C97062C8722F2CC1588861AB9CF7EA95E1F2FAE748901139B111857BF937078A367BB70A1F527A37E7EF6FFF4E0C849C36C45EB7D99C882FDB0A043523BC2F5370AE69B6083E2538ED92F25D9B5C77E7AFDE34C346104D6220FB1491BF3DD75E54FB5A9AC25A423EF1CAA9B06127955FAB4B0E6A65DEFB26FACFADDEC131D4213CB19D88E374FE424696ED209E2FFB7AC6C9A98FA01D217E5D61CC916D18D98A703CAE3E066A8B401144115C42682BD702FDD723590FC7D5426CB505E12528EB85ED05DB228D2E33CDC23E58E1770149A6D7D91F5B04C712523500C835F16EE4419285A0BFB1327DC505A8DCD5DD0823D5B0CC79EF8CE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7963D23730A3072730C1F14ADDD5E33CAECD8A301C6C75630B397B3CFA0E0B4866622AFAE26CBB1478D0EC9AA1B5CC6F19949B61FDFF063D97CFAA6033FDC35901C1FA0C750901784CDA993D43349FE020B1D29E7A976A2621D2306790963978D1067D3230362329A5DF24E1C6057B3EA30EFE3AA48D2B7069A06A1CB361EA8ABD491D5875E288741EAB2F47EE2DDEF62A57763C5C0652BBBD7D4E9CFED03D794AB1B79D3076822C12D2FB9BAF77B3F791185F9382F87AE8F70CA147DFBCA4F19BF9B8634358B18856F92B8C95D11DAFC36A9CB3036116162836B78EB0261AE14413940A5219160E2FA021914DA297463186C41EAFD0D7BB5F147291BA476DAA",
	mem_init2 => "9422465CDF68402A050B838C10D8C5A895E65E4F6A37FB6BFE245A4BF37634EA869A11A1547EDF289CFDDC40E2AFC4AC080AAE5766AE6B211A4390B43B30CEE98793C4805E4345417FD738AD6B673B5DCDE405CA8711D49985DA7390F5654E4913C4AF5BDC21439EF027D66F6D9E9F1C2F47193BF5F654D5143DC1C0B0A0A056F0B0536A3D2A858E3F08F9821DE0C0BA930160EA6F64B8CE4F0E1837BA3CAF183FD88CA2C38F30945D452444A9E0852FF4DE8B70CFAADE515D41276B083E4D7CA99CCDA8A4E4C6B7D2DFF55950018B3BA71047957B447C5343411167BBE0A73A9887AE6B8A6166493FF58D6BAB88EB8D0AD3607DD5384EE003F7A31B1F727048",
	mem_init1 => "C5031D455CC540802E9E8B42A9BF6FAA03270C354BCE09168FA51601C01606F0828F1ECB99FAEC9EAEF8FF4EA5011AEB95AC75A694E6545CAD10CCD33DAD2B78FEAB1604E8ABB2EB663B59C830189129537460E02390C53650B3D198622A7F06780277CE88615E0A3FE724CE05367F1C817558EC6901E289088FF795834EEC8859C8995A15C5021BB0CB2A4599784012FE4A82318CEDB90A7133669CB0A8B0F7DE1EF9460226487A73BBD4525323783A2A8F07077B9AD1CDA154003F7E39DB64FE5209E4C4BA31D4D48D3EF9CBFB87F282B169C4A234430082B5233077EF20796E4CDC19DC715FE57A44FD9F5A8FC8DBC519EC8C4DE2A05441F626FF3F1766FA",
	mem_init0 => "14CE6C40A9EFA32628B44E1F831A2DFC6C1EE9032481619D2FAD2E9FDD8E648F66DEDA1A89AC5B42EFBA18A5FBB8FD51AE884F3795A020DE2FC7A5AAFBFAA4140A4ED681CDBDE7127D33FB91400C42D2720F675EF42137A2CB6275EF9E49E1E261749CCBD1D46E5549AC55BD0A1FFB32D4A3FF23D505996629AA842A9290414E8FFEF71309348DE0E586B666085E8162579BED965ABFA2429BC39290C5CF8DF2492BF2E6CC3DEAF76471F3EAD17F551295DA5A952E90C2847D1544DDF1DD1B92CFBF21A7DBDBF97DE2514D4D39C9EA2A5E6C4EA05B1A56B1A4F632D3E1763563CF5503EB89AD939114FD25F0D9C126CC2F8EDAE54694094EE1F9E0D1FC9E04A2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N39
\aud_mono~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~58_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~58_combout\);

-- Location: LABCELL_X40_Y17_N6
\aud_mono~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~63_combout\ = ( \aud_mono~58_combout\ & ( (\aud_mono~62_combout\) # (\aud_mono~2_combout\) ) ) # ( !\aud_mono~58_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~2_combout\ & 
-- \aud_mono~57_combout\))) # (\aud_mono~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~57_combout\,
	datad => \ALT_INV_aud_mono~62_combout\,
	dataf => \ALT_INV_aud_mono~58_combout\,
	combout => \aud_mono~63_combout\);

-- Location: FF_X40_Y17_N7
\aud_mono[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~63_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(24));

-- Location: FF_X40_Y17_N37
\sound|da_data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(24),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(24));

-- Location: M10K_X69_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "460E00046323A0CC3EDF8E1E00F9E439FE87741FF3C1FC1187F861E1A567707F173FF0FCC0F47C0003E02B17F8FCFC07CDD037002CC0FFFBF99C9F0000DB82FB611B9927FC0D873BF023E305E4B6C761F813BF80F78365E1EF8FABA5F3C4C3117000F0C3CA23FF84CAF30338CC0E6806DF1EFF8731FFA7BF9E307C9E06C06641F81CC0F00FCFE07FF0FFFFE7C63000466301F3EEC1F1E0303801C603DF819C3FF0D867BFF87980F07FEFFC7FF87E0F9E7E0070398FF03703301FFE07381E0F0E0300C9FFFB841C3F30DFCFFFFDF9F08FE181E1C0FE03F00DF9FF0640CFF8F88601F8F70403FDE023F9E3F9030198FF80B19981F800E0FFCFF1F83FFFFFBE1B33",
	mem_init2 => "3FE1801FC0F3FF98387E27E7873C3FFF01FFFFFF07F1E1E7E33FCCC033DF07CC00FC00001F800030001A018C033F98F8E7FC7FF03C78007F1E38FE39F3C0077FF8C1C3FC9FC3E7F8007C003F0038E38E0F3BCCFF3CE0E3FFC798003C7B30FF03FC9FF04C0F3FF1F8C1CF83FC0FFC7E387E1CC063FFCF900071F801F807F33F80CE3F8FF1F9C7C787F01FE1FCCC739E7FFFCC301F070E7FF1FE3EF4E78F9FE001E00C001F03FF9FF87E67BE1203C3F8FEC1C3E00021FF87C63E01203C3873E70F0E39F87FE0F9C00039FFF0FF3CE0FC6707CC3C70DB9E0CFF001F873E000F1F7E78F3F99EE198780707F4FF8E1381C1800061F80C9FF1FE7F63F8C3F000E01E39",
	mem_init1 => "F8FFE03FBCFC0FE003800F1E07E1BCDC03003FC386003FFCC1CC7FC0C6663F7F80000727E383CFE7E00FF7E30019FFE07E7D8FC31F86001E0781C61FC1FC77981F000C7E3E780F8C612000003F8F0C0FFFFE0618FFE01B19F18600001E9FC7003D9FFE1FF3C078E7FE07F91A3F1CC37802007CC01879C3F0CC20400067F038FC7E73828E0000FE67F81E1F0047CE0E0332247CF87007FCEF33FE3E7FC3FFFF983F3FF03FE3CDF8C704F80001810380000FE1FF01E0F3871F83FC019F98FE37F1C01FE07FF10F9F38382600E7DC60FF3F98F8CFE001FCE03FFFBF00003E0C6E27E37FE0F000F80067F81FC0187001C018F9F1FFF00CF9CC1981C0003FFFFE003F",
	mem_init0 => "F980301803387387F8FC61E73F1C07E701E000C0700FF033FD9F8983878007F0030FF87FF081C3F304E7FF1FFFC039C67036018FFF80706000000C01C070E19899E4F1E1C238FE3FE7C77F03FFE0C1C1838F337E660E77800F0E0E3FE1E081FF8FE638CFE3FF00003038C1B3F70000F1FFF8000003FF80E07386DB8C3CE3C039F1FF9FCF07001F0787007C60E63E6CE7071F8C30E1FFCE0383C03E19FA7FCFFE0E01C0E706CFCC00007FF8C000100FFC3301CC727EF1830C03E7C7CE1C783001FC7F181FE7FEF3FA41180C7E7FFF0F387C1CFF03F18792FCF0E1FF0661C8733EC000000083000003FFF3B8058092330E7E7801CF0FF18071803FE78F5F811E38",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C0E53CE0C7F981F800081807F83FE79F2E19807638E01E7F8310C0F81FE3DF0C0FC1C79C600CE731E79BE300E0E03FFFF80001E071FC600471CC11DD998830703FF8180000FEFC3E780318E618640C701C3F0F0FF0007CFFFC770F818E79C01BFE70067F8C03E0001FFFFE0387C0C338C39DC339C13FF301E0000F07FF180780E33CC3E6C0CCFC9C19C0380E3FFFFE0007C0E18E71E660467ECC198019FF3C3FF00803E3F0FF1C6730663F6F3C83D9FFBC1F0001FFFFF80F0C278FE3BC673CC1C8FF9E1F0081F8127FE047C073F8C008E7BC0E1DDF870003FFE03F8003E079FC300C761C073FE781C040F7E01F8001B8F8FF1C073FCC308F9318E67C7FF0079F",
	mem_init2 => "018FFE0E1C0730E600C419C6383C1C78180FFCEFFC030F00CCF983BBCE6399F318C20C03FE00FFC101C0637CC01DFF73E230E6718FF9FB003FFE00FFF1F8C00C8398231CE380701C3CFC001F9FFFF07C700761CE01CFE1C060FC3C1FF0C0FFFF80183EE39FC7C6E7F8C01C7FCC0FF8F0FFFFE00C3FFF0FE68037F8E01C3FE3C7FE203FFE3F01E03E1F9E0FF3FE3E03C073FF00001FC0338F31C2EFEF00701E3FFE1FE3C03C7F9F89C7F8FE0703C7E7E3FE7803CFF9F81C7F1F80F0787FFE3F8700787E3C038FF1F81F070FFF87F8E0030FE3C079FE1E00E1F0FFF8FF1C00E1FC380F3FC3C01C1E1F1F1FF1C01C3F8700E7F8700183C3C0F3FF1E01C3F8701E3F",
	mem_init1 => "870030387FFE7FC3801C3F0F00C7F87FC70307E1E0FC380187F8FF983F0FE07C207FFC1F8380383F0F8183F07F078F07CDC1FC3C03C7F1E0187F07F0FCE03F8E1FE70038FF8F03E7F83C019FC3E0F1FE3E07CFE1E03CFE0F81E7F0FC387FC60479FF1803CFF0FC1E3E1F0307F8F81F9F83C1E1F83F87C007F0C0FC3F07E3FC3C3C007F9FFC01FFFC0F07FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFC1FFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00003007FFFFFFFFC000003FFFFFE00003807FFFFFFFF0000007FFFFFF00001807FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00003C07FFFFFFFE000001FFFFFFC0000F80FFFFFFFFF0F8001FFFFFF80003F81FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000801FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00001803FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00001C07F801FCFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000780FC007F1FFFFE007FE01FFFE000781FF807FFFFFFE01FFF03FF8C003FC1FF007FFFFFFE03FFE01F800001F83FE01F80FFFF8007F003FFFE000F01FE00FFFFFFF001FFC3FFFFE003F00F000FFFFFFF803FF83FFFFE00FF800",
	mem_init2 => "001FC0FFFF803FF00FFFFC00FF01FC03F80FFFE0007801FFFFFC07F800040F81FFFE003FE07FFFFF80FF800001F01FFFE003FC03FFFFF81FF80C001E01FFFE003F801FFFFF80FF03C001E01FFFC001E003FFFFF81FF878003E07FFFC003E007FFFFF83FF800003C0380FC003801FFFFFF83FF80070780001F800F8003FFFFF83FF00020700001F04000003FFFFF83FE001F0E007CFE0807001FF007F879F007F8E00001E0000001FC1FFE0F1E007F1C00001E1E00001FC7FFE0E3C001E38000078FE00003E000FF1C3C00FE380000387000003E000FE381C00FE70000079F800003E001FE383C01FC70000071F000003E001FE707C03FC70000061F00000FC00",
	mem_init1 => "7FCE07803F8F00000E3F00001F800FF8C03803F0E00000E3E00000FC007FCC070C3F1C00001CFF80001F80001CC03807F9E00001C7E01807F000039C0700FF9E00001C7F00000F000039C0600FF1C000038FF00001E00003180C01FF0E000030783F907C0000730C6078F9C001F1C007F000F83C06310C03FE30000C787C00001E00007303807FE7800FC71FC00003C0000730700FFC7001F8E3FE00007800006E0601FF8E003F0C7F8001C780000660C03F38F007F0C7FC0038F000FCCC0C0F839C01FF8C7FC0078FE0071D81C0FCF3803FF18FFF81F1C003F9983C0F839FC1FF9C7F800E3E00003303C07FF3E0FFF31FFFC7F1C00FF9B07C1F871F81FF30FF",
	mem_init0 => "E0107C00002603C1FDC7C0FFE73FFF0F078003F26078079C1F00FC39FFC000FC001C4803031E1FC0000E701C000F801FE471E007E03FFF83C1FC3FFF800783318F1F0003C01E1C70F0007E07F871870FFE00FE3FFFC3FE0FFF001FFC71F0FF8003FFF8FF07E1FE07CFE7C7E01FC001FFE7FFE0781E3FFFFFF03800FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4F0600FCF8D1E809BE9F5263F7F8CE012747067CC13100380B7C399E3C59AA01063CFA3191FF7D0671BFC30B613E03230E8084233FA96E067CF18CE3A13FA307F9F80F032FE0B1B3BE0CC067FFAE70F80FC406E47260666EB3383BC320C067039C071F90DFD1F60F9C200C81C899E26FDF8E70FBE0AFC7CCF0F663FF391A7E8460F7006E27F37EF7CFC01F001C319BBEECFD3F47FC0EF383C6487008DFE601734E0380F33E03839079323E00B1C093FB843CF0198F82FFDDE032708502827DDF410F6000109041E0E2E36616FB8619C71CDE0F83F264FF9633D990FFF9E7FE7B1E83C4990001180C61D0F64300405C20EFBB1F88FC7F0307F847C65104B0F013",
	mem_init2 => "1F23801B87AFCC7019201E58DE6FC703EC739E4DCDFD9BD278472FFE73D033300CD0072FF7202F7323CBE2D8FF87E3F3F828F402100A7EF704A7E58986286C998F87C90E8427F185F1D869821400030E786317831B96D3A8C1861ECC337FCF78020771193BFD83F0CE730EC3DFDAD3A006B1F241382708C7FFCFBF1FFF003000805FF3703183BC4FE000EFF67C0F3E50E0F87C38E7A7F91E3078F61E0FFFE0F03EBB9187C0CEE7702E222670DF30C0E6E03FCDBFF1FF0999F7183214B88F0870663C901EF427CE13A6FC0C60B1DFADE007BFC1BC869F6DC0218F89C797FE4CC8C00DC77FF9C7CC030801C0D0039737E9AA7830F5800FE3ADF38279C07F29FA43",
	mem_init1 => "FFF66C780FCD0708FCE0077A234F09C2EE71FB391F090626FE7BFBD9E08563C31FF1AF3F2440E0C17FB8B0683B904CC3FC0F83826663E3C376C0382F8C780BC1C45D9CF7E2F6394409B166879C0038FE3E3F10CCEB3B4BBA848303E338FC6087C1F98DC3837FD3CFC3819E7C3B0F99F0B7FCF3703E87F781C7E0379EFF6F75F9E6C1E0646321CC0306C630073264DFB73FE5E4183F0E41F1800F0798F201C5FF4F3C3C0FF601EE666666FFFC006063F1BE0001E05E36F198B3F7873867FC97EFC5077B07FE00631C60E67C30371FFE7030700F1F8011F8E1D7FC803E0200FE10E78F1FE7CFC099C3C7EC1EF83C79038FC7C3BC0000F7F9F33A1D90345C3C4702",
	mem_init0 => "1EF9F319E381E37FF4FEC1801F0180303306CFF66FF0007E0F833E6F979EEFC3F30F1E6DE7E07C6C3C6C01FE03000FFFFA7D01D8189327FFC3C7FC23FCC0380FC1FE7844C3003F8F0F1C6D93803187A0FFE1C30CFCF8004643BF8E01E083CC00679033F807F81FF01FFFFDE60347D946C3803F8FF861FB1E70EC7FF38FD9C7003E7E0D3CD86C786E7FE1FF030CC9F80000C9F27F1C020607382086DE67FFC7F0C3CC3FFFC01C198CB59B0F87831FC033E7018F807F86F3A71C1A07F3F9FB41B3E280673FC004D847E000784F120EC0B3F8760E0E6D313FFE30870E383D82026D8E1E2968FCBE64F006719011BE001C3CF97DFF043E65F32CCDC1CB1B1FFFFD20",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y20_N6
\aud_mono~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~64_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~64_combout\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D0BC78B9414336767A5451ED2C2B0758A1FBD13577C267BAF5E4606D6414C4A91B8D673299438A80E52FC73629F7D5B269311796ABCE8107C213203F3E7DD986D1230403F84E96D759EF540EBE3C1506F51FE5028C0AD91EA30F3B52A193EB9CC09B04C2AAF0E11F60FD744DA216751E1016F5DFB6E28358341EC921A6E4BE327AE3F1E5E6A7AA9A8C7F6F339E9A17AE99F435CDF067C565A53578BEFAB8AC224886931A83966866D76CED58A3FACA50C9399613ED6D4616AE04AAB918F82040535549119043E2E648B9F0B42546125E74C7F467904CD2E7FD885FD1E236A89B9C818F892529713C3C9BC08ABF6A402C2DB9DE44866BD409DDBF01D7A524ACE6",
	mem_init2 => "918B33898ED9D0E105A1005138B7DFC4BB3CEA7F3CE0FCB24747CF301100F3C716B65532E93BAEB6943A676EAC74D30C32A1AA194ABF03B4F55381B65785CA7CAEA6DA8BEA77FF0C0F1F3652D1AB58C5DF036D9586D726578F9C3F195F9D0D8F5B5A1B30DD89F8011161D98FB86CDBC4EF053A2BBFC33267257FA8F3399251834F02F7FDDA9B686F12CF1AE63AFFE157D05844CB08381DE7C726CC9C021C66DC48CCAEC08DC38FFD87E649DFBB07F8FC0D73385C67FE0D369E609CEFF1EF1C3980CCFF38FFC429E4F3F43D72581DA39730667261FB3D5C66787644F59D1FC3C3830CF7971E64018BCFE001CE533319BD9022614727CD05648B5560EB9FEE2C23",
	mem_init1 => "27F0B738C7303188E0E1B5D713663519827C1F063FDF0DE633038C6933513038C70164C62E9B014071C2C6676EFF718013939A958027300B68CEA24F6E0E8D8273A997D319FCCF4C2DDA1CDE7CB798F6D273CB3F04E90B5E9DF0F07E7201A0317D3C539F0FEC1070CC061C77FBCC0CCDE8EE33E29C92667040F7219B71C71FFFE3C67D873F781F81C7B199C01FF01DC3CCF19C1E077FE61B33C7F8007FF7F3907079FCC03E06E079E0FFE0E3E31B8F0DC7C00F1F64FE73FFF00CF42100C4F03FFF1FC4C1E1ACFFC180781E0E60FFC6611835D9D78FBFE0EF1901841800EFF319039DCFFF860188678639803F3878C46313E30180C013FF28D84496170E0D0F04",
	mem_init0 => "CE7160DCFE1D63F13F8E00C0018FD8E39F80F2F6590DE667F373C114033A71F1C0670790F30799FCFCE563379C7F7A0806F3C038FCE1279E1E060FE61DB1FAA986E1BB8D3FF07381B23A1DCCCCE0E07399617D07FECDFF1FE00E064D7C3DC1F0C1C00F0BDFD09F8D183FBD82713FEA57B873BD6FFBC0BF5EEBE98FEDCFF3E78F94791019C90F040E1BC0B1F485FE1848E7971D0BE33A0EBB03DDCF7C22CC0F4B36F3E93C881A21663F409D2A0ED932DC341F37764E8C2CFA4D4F7F73A32E5865F3903659B04B978477EC019F4CD9D9746C2F59DB319BC1BCFE86E01174B11110C8C944E6B394A5010FC5D1F3313A7F9F30764F717C289CC3C5B15983F03C63D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9D5864EBD8D6F7313B4DE4AEDF76E784A4B663E81391BBEEA66447C6A8879AC677B77A432AB5A35F829216581240E9039C396AD62F2CA8C9338C770D041B0EA07D33E6F664046948C6AC53D2220CEC8A9FDBA6A7C89246054F6B005AF756D93E1989770F1D1A15A53A0B0FF9B20DCCEB59B1B367B507A9C5898CAC8F14C6C3DDFEBF6B2170992FAF901C1768184737C3E189631661263089A5196C8D20CB660C9FE914FA9F5F51F3409D57460551AA290FEDC37569B6998FDEFDF57D1DED4F78513EDB61E0B6E9138E0862DC1F27CD86FC31675A6002234AD2762EFEF77B3E4DE7EBF8586FDAE1DB85FF8F2D9BD94D806EA7C5E91E90EB61686BCC11DA7F0F46",
	mem_init2 => "F9F6DC89345FE482B86CCB0373CC8FE09BE411B0C99EABD462AE357464A5A15A489E52890F4F824B7BCD08E3AF8997624D6169288C6D5D2BF067D5097854B03829CD0F161F46705A19B9D5E57109CCB59C92ECBF4AFC95A1A2B6DEE2A06F87D304F8D863CB0810D8F68547F650D0A4A3C4915BD22CAB0F0A96DA8EE471AD97F28F9D43FE28445FA1DE42597BDDDF425745D767594CB10A9FF292659FB51D0027D6424FE44A6B27E7ED091939E5888A181B74662FF31E66FB2623561F8BB5E0E49F4AB25615074B636283E0517682D4757D4754F516F6A933FC819A742B4F452C253311086CCE34C239B72D4E8F4FD92677463A4545E70AA8037C587B6A87670C",
	mem_init1 => "5D9B9761D3A8EC6C9BC0B35BCA93A337EF829AE02B7483A0949932BCE511D604801D23977DCDCE0B4C5B0C5C7B8E6BD6DB1BFE843B202804917A3154E5D6BA335C14AEA8E40A901AE9AC4C12A30CD89C3AC5DFDE8D0CB68EAED8FF6953F7AE62B4DD834D1DC43052D1B5A614CEF4A5888F6A39B2E246E316FFD472CB5257DA61B407544C51F2C9C331F169BD02EA2B89D91C36DBEDAA5AE8AB4CF977BB1AE2E73DDD7C56BC4869EAEFE5D8ECB63FF88618311801E0E53B75E3474F98C3661EA3C86AB0161D9806C3A973A1D193B1ADFD3CEF8A81E76B04EDE45A57401212A2385928C9AA8FED1AEF69F4A0952FEB7AEBF01B9A61980D03242FF44647C10F648B",
	mem_init0 => "5A5CAC325A4172B023FD5D3F972C7448104A1A0084FD49147CCF5C30FCBD766F321004CCECFBF0D6C7C464FD4215D8A162BAEEA59E25C07C8731CFB4614F2C4FC04FA204399BA54A3261C285A49A10181A7337A73597F12435338F5F4EB313FA3291AFAF3A4A4218B0A12DA528C97AF86BE531E0D02B5E2AC63BE9539D0764C3C9BACDF0E16656C1778F9136852C20C7437A6055DFCBA597768768D95C34E36E9FA54355CAB56905C2E64B70A4EAE898095D15AA2E3E0880952C2B26A600EBAC7A3A9191D65D8AB2AE102964AB7F9D6A41C98297E15951FB7EDA2EEF7AD530C484E24B2E1DD36C9525A9FDED8F2E210FC6A99A505F15F43B8477DABC558D63F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE721C680F26442B12D55408D1CAC42A96CB2A4515A176B9A1AC4A38A5AC8D4676B2504363628396F009F85ECB09DE757D6436EC1844D7650F28BC25D6B3E0D32494BAE093C92FAAFF4B8B2CA24E1DFD3CAED0413F8285E9CA7AF5A1EB4685608EA3B38FA3D1BCC5153A528F6F9A98D09A48F4503D4C842348E03B4D80289A6434DA4E0DB84DEB01BA523ADD378C0DD5A32410DFE141C8EA1AC2198BCCE114B534DE70C35B065E12C31A79D2DE8D000499D7DB486214A6C3FC303C4DB0AAF2E4DE2248632995C80CEC38E56921348E6F087A5D67E717988686AE637590E5CF4A505072260BF25656B6E6161520FC69C2D7785F956B5AB1ECBBAD6C384B395CB0",
	mem_init2 => "68CBD132B333BFE37AB1D03B9EC63AA2FECEB8A09801BB7653CF14AF2DAC2925B1CE250072F1A937D133EF738E7D8E0B44F2104C089D1F03EB8DBCA8F6C0380FF3E1BB7AF9521C7B50E4900B9AB2663D3A578EE33DB1853BF153A98EAF115579BEFDDD4893CC71E7964A5EEDF63A24B28F20D4666BBA7000DDC95AE150D32DF42BB23827ADDF0A59D1659450788B50ACE8C5A1B583227699183FD35B714F921A56060AA37D9F6CD1BE9CD5D3487240DF0E5511182679608A442627E20651C40DD2A3FA3EB51AB74AE4F979FACD152BBC636729E8F7A445097B2593F040A89A4B75C7F402BB90939470618E059B067476EC359B8FC81E7C23589551FD319B7438",
	mem_init1 => "D725A3C4812EEB9F1715F75A7E7FCFFE55B6A9860EDF72FA8D2BE3664DA7BB92F54AB1E379E0C79CEF594AA493FEE5173CBA9B6C40AFBAF936F7A4706B85AE083256A5E95879FF6FAFDD9FF042FFEFD405990ACE3CA452375255373133F499314E05F3A28B99AF0DFDB940E9B7E86B5DF62ED8F513E49BA519020B5FA516F4B5BD4E8579876FFB2EBE2EB06CC14B7C4659BEB69CF42E2BEEB20AA6194BD5FADEEA24D8A5F36C1482E9F39F7BB67D880552B451790808F9A2E9D7EB9529A9E2C543CA01DE1C6364A5B064A9A3C044F4B1607AD216111C9A40B3EFA2DDCD41CFF1E06F48B34833186589C17AF8E35F29B8C7D6D7FB8883FE0E8AC55DA058208CDF",
	mem_init0 => "DDBC05FF7E02CA7F4C6C26D82AC7AD2FFBD9F329B4DC94BFEE2ACAC01350B488CA4240FD1B1728FCCE4A5C2EBCE8232E408646DF3216772F97358BE223809E8925621B314F4599E9AFA86215E6A47EF5B296D728F36B83823B8C303A8EB3F31D468E5334678538E86A754E857C793190C57633E4D5DAFB68FFADE4EB1EB0E2155B27398DF52CCFE2F1BE448C30493A10D3E6E33D765CBD0B20E7393836A90DCEDF2F057DD3ED01DCC532174F4CFDB986617D474B4F2880EEC2EFBC49EF5BFB2DE1103C4B385E84088661CCECFB26E5ECE060D36F52541AF48502A1BD3D836544AC3F9B78F6CA79B7400322D642D6B7451E837CF61166B22397082CDD7873730E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A647BBF4F43A2724125088B47A1017718EC2656C3D23F0E023C4815D0F00CABCCDD03FF03CB432CE01B0D265B80E4FE507EFB1C92343CFF1524EBDD98E03CD07C164DF500C34FF90D3F31FF9BBB77782B202B53E602538B776D915F7BD0022302A9E8F744594D00821A94C157BF50C186703A1ED2308C1601D4399187D176EA2D090645083C0E0B6F5A170E30BE84D33458851702D7AEBCE17F827CE3B02004E7AB307F4A40DB6BFA905136B5A14276053E1DEBDDA6095227458B80665C8AC7611562F87407568F7CED2B6A341CB7D109E9165F891350F396727157776196CD236682F982A6D9131C407E70E270F4196902167694B97E38BE863330322085CA5",
	mem_init2 => "80C40E76887259EEF3B1BE16A34E86084A896E5C9E52401307CCD25D1E6887D3E05D82D5B24C8C14BAABD75030F70F5CF3F0E1897BA404884B105F996B9B96FE2D55194C7079995268846579D23181A813B905765F749F872E9D4C8A48D673DDC214FDBCE15769BDAC1CCD865C33C8FD0A486690A87274E84585FC3D6DA5280E5B4ED7FC46D4A228A925DF56429040A8F21CC1592374462496B9F36364DE7D0A12DF3E2DB848A5C8515C4A69864B072440CF4C16B762971D7431A0346B5ADCA9D0F7F4469D70D0A4C2ABFF8FF195828097D174DB0ED5C89AB006F7EBC1EAF43FE26A922B2DE698D81FEB6E9BF849B70FC3CF2A0DE00B7717517B26902EF450DA",
	mem_init1 => "30C7DF17EE23C5307CCEF3E10A2E9CC52C44B5FBC4AFE053EC806F0D4B1928468DA35F3370476764F7D33C545A0A3209C920AB6863E57974D97EFA5CF8E50A1DDC8E27547F82F1314A0C8361C239F9EC2BEC8421026EBB865F87DBD8EBB09CF75E57060D683F4D1D706456CDC5FA759FE2815282292035C2372B3B97921E6E405D04415D06766E77D44F93CB7E8080B4A3E943DDB9F1453948D331D821ED82A7DB95FEE26BF5065C06A323C36193994B8F99E075AFCA81FD5B90B56A91A6C7040DED0D3EC3BD4428A28356F488FD96492821BA26F90107B34C9186E6C46C969FBF066EA839CC450F88BC7274B349BC89A6D4BDDE1E9EEF0BD49B1A2562718FC8",
	mem_init0 => "91F27C04755AA31AA98618D5646B9EC4C008878FB1A6EA85B10C5F41200817D93D2935037456B06BAB891F4C6D5224E7760C5F1AF20C879C2A3F9312078524D622A8BF7DEE1CFB2775D00A634D7B4B4AB249485524618B8CF6028EB6368855AB4D7251EB82BA143A3BE554CE99724EE8CED242FA17F2E935ED068E6D3991EA61E0E16015DFB756BDC11321D6596645EE5825A3B3492384749DE5531E2BEA09965DE9D94F68FD0F3CED7CAB7A2E4E234CAF3D957FB7FBC4347960B3F7C6B71EB9642AA22EAA1FC78E2344C33A80650AB2DE001F0980625A44D53388866C164DA6CFCB03D84F55F2DA59806C70499A3176D8D7091E31EC05D4CB06A5C8D91625B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y17_N36
\aud_mono~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~66_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	combout => \aud_mono~66_combout\);

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6937723729E97DB90FE69E75969062438DC78C6A8C1B4634EB1D818E8CE2D547B998AF0D02BF6493621D6D1ADAFED0BED248E932A568A860B44611A60653E71AB41C98E1DA7A6CEE6513A743BF4DE4DCBB7F89F3EAAE1A40A067B9E53113341F108896A43F742B86167555D08130CFF804029E4EA70FF44B82615FDCC75CB8ED3E820EBD086E81AAC6F6841C9FA09ED24F80B59A384DCEE362561B5553CE324048C651ECE46CDAF6738BA552E314515D7EB02C4B5E61A7A721916BE408D3041512BDD3E3D65618356BB32CF34ABF823442758A25713778ABEA0FDFA6C660B092EA9909578A5E19678415D6EE6FFB0972A323384B6A7C25FBAA2B653B49798B6B",
	mem_init2 => "44222E1F457D413246EBAF172411B96351855CDE1F93B5D33E009202B6982D11C32FC1549B1E99CF126AB1DDCCA065E9ECBB8A6AD5A03FD3787514ECFF00B17F091A6D12B4D6FD5F69007A0F7C35BBB90C724400F5C348FFBCC64E0180CD32EA525BF315638205C5E85B9CF35545FC4FBAE05A00E340FAB72BA922B53E9BFF0CA09D6D516F3C8FF76377E9B61069F3B96AC6F804EBF6FD684BC58F614803AC817213F7F5E67F404C6A47ACAC53F5D4E694DCBBDDAABBF95053522174FE07525BE2A3CB8610F4CDBB6A1EAED306CCDF11637CCA2FB3AC2CF15885751914231B26C2BC261FD924068FD0C3923CF7D139C2319EC7C3A6E8FA2C2095FADDA156E650",
	mem_init1 => "57AB3FC2E0DF4C92B69FC79A22C1A95B471820AFA92D8B6FF147AE120988E9F8BB8AB2527AC21999422BE97F5FF7CD4AE2CB01D1300DC9536DC7C501F9C7D4EF679F678CF265619002686AAC8D7F779AEB963A2C5235E61931637E4CF5883A3CD64D15C3CA6105EA12BA25354EF364293D2A26A7F6B57493B649441F958623AFE13B115BEBC0761AE09D238A0501DE4EDC2A33A4A4A2FA0D236A1DE267DE9847BACB80FB45F71656841D8BF543228A95D82A98683A9BEA4AFE493E89BD661B5F4DDF7B6D4CAD10A17D67DCD96B0A1150870607DB6C0E2C717B162A0A606C9064D0832F343DF0BC8B8EFAEA0E2C6B23CEC57E375F3798ECB2AA8C3484D19389DD",
	mem_init0 => "3037094F4C10FBD89CC3CC045ABD01DAD5AC993CAEA5D2B768ECC344E1C96704D2F282B3B94A284155AE58E254E09C39FCF4F6F4F0A16F1A823AE542C20141B104CD9E3C710F4D739422E349CB63131C0F339D70AEACE46801980563D7E2EB1CD8C70F47822FE6A61D9BDDA4290E2E617B907101C20A4711D82D4F727020ABB36A875FB20C9493C4EAAF1D2FE12D5A082DDAAACA723AA926B5F7582BC308F301F7999914DBDA4B9B5BCAFC53E0DC704DB60B579EF8B950018B9F660D745984C9ACBA4F9CBA893FCA9E836709B9AC0DB9ADC3D81EF01CF69328D83AEE95BCEA70692A9BF86C7620980B134998BE0FCDB3DCCC2886E114F6E6C11C0EE1A7775063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7D0CEA6772475097B614224C19DA3F50C605A44961F4A782BDC6905F7A59B3805FBEA0CA8C4C51693FCC0E55CEC8A82B4E9E53285475CB8C52D8AD8B434A9198173A96953116C9C72CB77357C86244C0FD81F65F6BF9F04C19258659C5274C044E9C87DB08CBDC98D0312703E0288C39FB8CFA27D6FE91B33F99E4F9191CA1D3D7B766B1116BE2CD249A3E04BD297ED76DEB246AB5DEC5985ECEBF3A777C9D925DEC74FA455A7429F1C428085985E1DD7A2960C5A5C3D62771DE0B1AEB4652AE7F8B68172C5E2BEE1C21A4788B1209E04AED75D0366E604CA74A28C1BDA6254B1F1D659EF5C5C277371F634CDA423A310244A207E2F3A38DA88C8278F3469E0",
	mem_init2 => "A53E433FF620704273FEC1C04E463807CDA911A009AAAF5469685AAC945F95C183A0C95A7705073823EB3E2675EB4F0023652502EC8D30375BAEC0D8084D6BB65E56CE70CFBE0EADB0B65DD1F6E49C7FEE6816B89C0820821F09430944A2F3559102A6FC39C5FC9B1F9A22BA85F6776AED0D661041DC205884422F09038F2A6F29D2E2C45BE32A77374F634A75F5B71C7EDE52C7B8A14B1F48510264B0EA4C7FA38A1ACAE88B13A9EC95AE818D396FEF9302FC2652602F04E0705C7ABBE60966B57BEB32026FCD14AABDC86EBEEC3CA11942E13C971A43B8FF29F247BAE693B7601E0DAAF99672229832E999D2BAC58B5E710435D9564E524D125BE9483FEC76",
	mem_init1 => "34166DFE26D3E1BFB978A52D6E74E396D8C9CBC986D885D3F972DEDE76DA003736582FA0BB6DF42C7124F1D3E8C8A8AD374E1090EC6CE3F2CC221223BF11139C297EA14C30906F64C222C20F44B7D9ABD4241B98E3D503095A98CDD2D6369F48ED076AF21029D876E6F55C4E2988CA6910E77CE134626392C7838919B9C62114DF7B99BA789AC166C9BE3B9271AA103CC91D5BF4C5845A7D0E4D7F1015FD9E287D3C4797185F2B2C1879F99CB204E37F97CCAB762AA5819DCE77D75606B7F9416D9C5A693DEB21E3D0928EC90B37F0282078809EB7CC99BCF86334B3BB93FEA0F00C08F1CDB129CDA383C7E5C3F3FD95B58EDE20BA7C0BC8A620817D5DBE894E",
	mem_init0 => "C3BD7BAFEBFD5A33041A301AF9045ABE1407737E94EAF89F05D63EE2C1F47C051F286499AABB337A875EC1AAC9AB336411F8F1236919CCF4ED16587B63149D497E87D1656F2DBD89D8B15AB2E877435F75EEA8B9CC7D4E63B88CA6F71F149C2ACA13001BD1BD792C9471A07C9E50C2F0BA33AE5B9B81ACCDEEA63D16CD39C5D98D233069F2D5586BC77DDC372AEB5D0635B48EDA15112D8C160D9EF1C66CC8B610D199F6BA1FF42BCA7D3485E7511D8435DC7ACB01F828BC488FC19F39A4FDA8FB3B274AF3DCC2917829ECD1CFCEC5FCB2B7F1EBB233B55574D6A7DF6A81B68369761F6F21F04820A65E420910B0D17C0FB5601606E822ED08AAD76E3ED08B9D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5D309BAE56CB0939031ECAED4188C2E88AFBDF0ECD4B2F0C3CD8187DD388E205C3232278CDF75F2ACEC2E03F135430EA6DFE06444565496B12ABF52CC4E18B4F78D25A5907BFE9124D58DDA5DFDFA6F45DEB7AD6D5489D5B18B0AD752CCD462CD8AFDE69BC953477A9B94B3B8C05ECF3E67CD1227BD726ABDFE13E71A1C8DE9D17A074098CD621F748B3107391C480A7E40D984557F46ED6EDF1477E9E55D60CE51F03AFC3F72702CF73AE69AEAA86F56F7F71B79E07263B20F08C7AF35EF9CEDC226CFE08D2EE09FFB8C39CB6A80A2B48960660152F31074A00315392AB3FE61A371D763BD6F295C8E39CD83D2E4843635DE8D4707BA162ED3C2D2E7A3212D8",
	mem_init2 => "E72057615E25363FB1C5CB10AA4F9A68D90A2E7416392CCB7721A0F688E24ADFF3182BD260F47DFA9333F6353C0DCBCD2555F56890CC31A0F0988FBD437C89577D95A261824D387B011B16D76464F1B9DBFCEE6A4FADF67F53F377C9E8A63F4583B97750684439E5B00645EA87580879F9FFFAB426CE644316630B13EC3A22696737E70B787FF783DDC1D67C4B79A2ADC6EFA0D3CEDA4F0DC1F16AA54DFA68E5625A105F778727E90D388EB4DD437BDE8C9A02D6C9D0E4A757F24A08FAB25717F176B156D07582DCF1EC2463F386FA448D7C07586DBEB63F86A8B2DE94CDD6F74FD654FEFB5F05ED64DBCC0668054463F9DC0D5812B37DE57EEC3A0520FB786A",
	mem_init1 => "6F205EF1AAFD66784E361E11ED5041955E4BE58EAC6A32AB7F123586202383DBD87AD6659847C657CD31873CCA42DCAC85F240CE33D37D4F2556FD0A109A872EEA631C7CD73EABBDF1E1C80FD10AE75B8130FF5C5D26892F2A1A954E372589C6E7819A48D16F2CC2F1AA37884CA231910985DA07CCBE0475A0F44EE5DAE49CF4F45C1314E50697BD735632567B780C9DF363FF2CD01131A5E0FB015AC941B8939EE5CA01A967191C419D9396B6B325FDAE863CBE61F35A8AEF3CADD2DF47CBBD1E022F7625B601BB16F53D47376789BDF47B307E6B3A79E32726DDD3EBBAD1B28BD67E31196C61C114B51778E44629C5044B5F37D0C5FFE30DD07D4B743C4B1A",
	mem_init0 => "0CBEEFD2780098FC203521A86ED0006BAF91E167AA1718E174D5A67824FA87830634043AA6208DAA5C1F1A075A64FE1C272301572D3C8BE169907A89EBA565B10430C2979D9FD0C633B4DB86F4E744C65F34EBDFAF8449E8C4770F9FE4858A663688D2FFCDAD2216DDE1DB1F9F264A10EAC2981B02601F99CF793CED2652534C4CC7023C259CE9273976F6E1EE5892CBA5F86071B8F524CA79E91213FC273D74319F510805FA737E61FF1269913866C23B5F405EA699FC6C1BD1A4EB110281F7988111F0C087A167B74546F60BC106ED86826E07693046611F0807F46E715A25D8C52EFC94D480CFD3DBA29A42335B5A2AFAD165420DDDB1CDFD4137B4B00032",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F8ADE7B900E75F99F90DFD5128EB5B97DFB63583E9E82A4B22B6F087A7015B10C9135BFA3B478BABA13B83620B5DFB01FAAAE85A22F1839B3C12AC26FB15A24D0C4B3FA6A7D435A62409A9579EBB97392107F78BC88758A061F47A6220FF94652224B85DFEEBA0013E5CC05D68EFA867CE9D434F52BBDB76EBB9BD5DC6BEA0C0D45F6DCBAF89B711C0CB4F95169756BD10720162E4DFF2F59569E72E60562A7180294F64BF4D49765228A24CA1D9462B229866C86862588664DF157B676BC3C58A7F53764A22E4453FC843180CE75BE8D050CFE27BC744B01D572282DB667D66CBB4EEA5BCF52913351AFAAA6E8C8E6F71F0F4E6B98D4CD2DBF7895F6F4DBCBD",
	mem_init2 => "FC6ED9D9A033AE80F65FFC07B728618C19CB916D7578AF34742FB3C917B096C160A08C818CB9797EB4D751786A3FB50E701065CEE63962110A4B691081DD7DB3149073A8D3188824F03797381A7FAC26CA6C94808740C25F667F7437069E919CEF084B88768BAEBE49C5A50CB932E041180466832AB8DA5648A6179A8BCDDE35B109F3073869DCBF0E7FA95763B097794ABF1C9BF12525C36D66F42B713C778030EBE173D834ECCC8F8DDB7D30886573998D7C1458A13CA6CF19BA7AC2E8171EBD2ECFBF704C6A231F34E40497E79F564F68463E422AF9341F6E3FC8C84E9FDF1AEE841BC97F1D16E23A4FF099F4D22A920947768E37EF7D6B62F411811092B1",
	mem_init1 => "3512F8965B58B4EC85D2AF23C1F5040C1756B6EDE2E17C9157302F1753E88BC12237D686DE8EEE6BB4232BC9D3C5677708DCAE3D5ABEEA19C4D703B119A2A58579F0E52A641728A865A82D20D3C7ED8843843AF27BDED0F430A8AD9E316C001467D073A47B0C90942422B5E0A076140C652A95C1A8C2D9B47D05106C5A2F73AC274A50735AFE61BA88ABE498C423187BB4D7706E9FA59ACA32597676B54CFD5095E14CBFB95C6A47E484B91C3F1E20D2024BA3EA6F0C306ECB22A073549779A4635FDDE8E054604F532B8EC1E9047F4D43BCAB0D971E552555F64345D2C96110F3E43EABF9518F5C3F3310E8EBFF1302ED73D9AF15FD5E7C54B7731E1C418366",
	mem_init0 => "E998FAB1F10E4F286A8EEE8399C1D98172B93C87C31E277BDF676852785C8161A8654B051EAA718CB2CDAF8AE24D941F1D897A6A5B125158AC2C06ECFD43DDB727DA46FD0F1E32ED8D06C8BDB914E9E35E59A58BF03417B94E432A8240B02D6C3EA6B505A21219C306F71A9738067501B26A0CFFBF853FA6572FF36175BC69B85494FFDCF0539E039A33D29EBD9C3A46D3DA129BCA44CAA0664951307FC46778CBA43DFC636E40EBAEEA074E394861F147005B1DF3CE399E1B2C11CFC36D3BFCB38BD7AB5B3E4EFDC085FBB16E1198D330611FD02254801CC782ED52DF9CEF555F60F89DB6650DF650D972F8663A92C5EB9C3E3A79E7D86D0AC9F4156EC81C98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N36
\aud_mono~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~67_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	combout => \aud_mono~67_combout\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AE3852578D665B68B821C0EB1962F0BECB1CE2C2F235E5479D2E49C1FCF719D28B9CEB858A9AD1FB41BD9383EF643AFA1F660795A5E1595EFEA86D444CA56C8FD4A000AC4399E95F89C8F2DA3FDFF1C423A3A5C7B789C50603DB87E6311320EFDEAD9A1AACA483C4A92442632EF3FFDB3D412849100982D866ED63A8328F91CDE4AF3D8E9E01C47A3E991398CB6835B824CF0D6B73C41A023410735740C6A5F9B3492464976DF2977792DE8C7CE5671B19D39118E265C34F37BC175BDF02BBC7CB7CAC79D06ECF65864528292041BE389E8EA13E58AB405E707B3C2C47D16515F82A91D005F473EEE6652DC4E6DCE21065336B68D660A8A2D813D3334E128885",
	mem_init2 => "C06BC42E81213908BE8826AE170AAE9A6504EEA552052015156CE627D34B3794D8F65DFA1852584DF5273609E25AE504C36016F8E6BD4423ABF6EDBF34AF2B89861E5741A52C23F3FF79611A184EEB430B0C77E50D344E4446E73AAA3EB12880E324EF8BC0FD1873373ED05458FFC694CF252C1DFCA46B51270AC8A780606AB16E540523B57EB28D8115CB968715B39AC3E3A85AE908A5052266A97BF9EE2FD58908CE7EDC4B96BF3142982B6E0D2A3A28BBD7AB0A5A7DBC6A017C59C2D801731B26B40C15439E38E5ADC99EE37F7C302DF89D5295489D41CAB1002F30AA5CA82C2467D8AACF9175833B0E60458B0234D14C4628F6F5EE6C2BB5371055F21B32",
	mem_init1 => "B42D93AF14377CF175604A8E57F331B40133EB1901EF9DCE3D702C2DCBD72DA5254472F30F090D2BD3CF982342787028E2C11093E968FD5E8F7FD3D91555BCC6CDD81B4E63F77FA81B1984857F06C22FBA72CD60F073864636728B9BDE229746620C2BF4C00BDE3A68A1DCA6CEC136D33B0D9336B6BBDCA69D6AACDC2916396634204B9DAAFC7C024DF5F85B96582A27260909E88027AF3C0E3C750DF58F090B35BD76344E837C5B7D1EBF99E4F77995A48D1826C27EA9716D9D67371237196FF1FBCF015AF59A59E7324214AE53EB7FC6AED4AFE67AF99F798DC0E1D3EF7D08A9F9D5A1574BC8112F7F9E0B1CF89542D26D0401BFCD2B63739B971D3197DA88",
	mem_init0 => "3A077EB8EC13B07EFCAE19B7D94F8CC3BF8C292F51284AC7C345DD86B1F407E9C941DCDFE9E5D572AD574F28AFED06A2B47A22D28375F9D4906AD02C66276B66934B7810A76C036F93774D207080D5C049243FA662971C776A21F5A1B058F7EA53DEF10C0D7EC9789870C5654256D9A97D63F6D896DC06EC7F50E9521D1AEB2F764F9A2C7148485F8240AF568FB4DB36AE62673ECC0A1CAB38FC0289571AE3DC097EC0BAE84E5DAF2FF701F9D8DFFC7515B639D1950C6F4DA7C0F52BE2CD29DCEEEDA62A5509832968E122FBEBFF4121076F6172620459050D5F185697D0A1115D6C6503571118D230A7716406445AD96A0C007354BA4FA4F064264B1CF484FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C641FC1CD81A06803F839E2338CD71CD0F8700008F1FE1B0FCF380076D034F80E0BFE30A704E8025E47E793DD03E38E9C599CE1E30703F38F0BB1E3CC00F3E098E4FDF07F19C018EDEC44FFD6CC0B2C01A5E6DF58F634FF780FE7FE0801C0103FFC821FCF60061F0FFA2398D80121FFE7C700118381FCF8D902C37819FC0007E0E5B0CBF0CF786031DF3C1C38C6603625FE9FFF00E1FC7B1FBE603B0CE0DE71CC01F9ECFE5B6C64FC706FF870300300641F31DB13999C007C0004F93FB3C03C3866131F33C3C1F9C0D84C798FF9BF3F79E7FDF1C0E7E3833C301E0EDC27F3431C23F1C1C00780FFF00F01E988EB3C378061FFFF07E8791FC1C606FEC07803FF0",
	mem_init2 => "40C034113CCFFC63F8070388FE7033F381BC1007841F918C9FD63318C0700FF07FBE03018C50358F9FCCF3FC6783133CDEF8F004F137FC007D800478B465E77FE7F78010300F0CE05818E5E678983301E7F4C31BCFF238440FC03F2C0007FD30540EE3878F83F80EE2139F0639C77E463E00F73E0FFEF1D7F5FD993FF1F819C3E63CE70319CCC730FE0FC78CFA0737CBF903EF801FF0F80DFA7FAF98DC7E405D9EFE1DC77D0FE139D99918019BFCCFE3E35FD67E3FDF807C1F93CCF0B00F47E67D8E3C3E3033F0187F5FBC0FBF84FE483F80318C107B987BEC36DFC04E0FFC1F81D1E93E9F006F81CFC3127AB077A76E6181016FD676C62E309216C873387F6F",
	mem_init1 => "81F3E509B838FDF940E07F09B7FD701FBC2D4F74058F38319F1E718FC8418746E78687FDC0067D05F718E1F9F93ED838E7C6078FE3F0CDFF6607FEFFB1FF3381A60C1001E3A70B8CC1B9C000FC83E33FB60780078FC703F03FF9F187CF66C6C661DF000C3BF1E6187E31E60030879E7333FEBF91FCF3980F88F0E38E01FFFECC267CFC7CCF8800D81641AE07E78F3E7861810087060330940C93F23CC4601831FF9CF98278008704E7E4DE4AF2C03302781C06039E191FFFF9A2C939E3F71EE003604B129B0FB80EBC3E1E0606341CEC81481ABFC84039F8418CFE40C733F8633C1999BBB751F6009BD9C84200861CFCFF9C768BB7C7FB9C3BF8ED83A6D34004",
	mem_init0 => "0024C30E01830001E61365A235783187CC91311C98C1812E0F89F0CE9CE6DD34CF03666618F93CD9B9EC73FF360EBC0FFCC187C5B782CFB5BFD0C77C1FFC3CCC1BFFFFCE71FF27A2B3906DE40E6712018FC67844E209C8C57159381D9F4C6C1BF377E32CF9FFAC0B400327CF8FBEE3CD40EA0EC0067F73FCC3C0F873705015811D199E6393CFFF61A40737E5FE70ECA4E315FAA33F0B6693814C8F2E497E277EA3967FE8CC0EE0C5DB4AC1087E8C0B0C78270F39EF83BEE08B3637F71CD8F17DE2C4A768F00001634311EC373903FF1B8A743DEF099CE8E033DEB02E0F01FF703839EF1404987738CC3C067CCF27487F38FF4CD3E0B7FF007818638AE0403806",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D2294E8BF4E95901CCE42519137CE919CE559E3D815EEC26B68B5294BC145950350B613A8BC0BC7F9393747A168BABC727DC09B31799C3405920C8018194CCEF4AF92134735E3F7B81D30C80B02FABCE0674E47E9047E9E4B9BC341B5A74E881B8D311AF9633DAF83C649222E84A896D9536F99FB3D7090BE92CEE46AC3D84565CBCB6F6A1D6164842793C58B05A6A8F9F179B2F02C79EDCD6645D023D66531D6EF7FCD826E884D0EE43F1625BD6C2AEA03ABF5FB57D7DCD684ADA94B4FE7B85FD957A97BE56D8CCA1BD6621B0FC244197B01857C774081431151490B2DEF7561C17322D15B342F1573115F92952089924F6EA382246A0AC96FA7DDEAA900F8A",
	mem_init2 => "D0450BF2DEC569394A13C86D26E6C46C2841412DE64CD2675A55580680B33BC08243618F02C64C298BD01E7600801FB9B2F9E16F8CAD359E93C75FB34EE6815B3E164CF276EF517DF5D0F9B7496C4B81F2CA6269E42154C5C005D2E67D056C79AA342E87E957007E9F45EBA051A47CA26F538D571EF40D1EA542E4DCA42E6A5E57A80B7E99D329F8350177FFD2BA0B929EC458182F088D2267A0C0A2CA6F4D40D7572349D9C8231BF34B1F00C2E05A9B8C0C06C824302686F0D89247F378DA6DCB286E52CF022B0C11960DE7EA6173BA01000F7FF06C3747E3CE34F98A1BCFBC70503777823C81F60147AEA040FAE7FCD762E79A4C9C1A1F42B43865C2A2EE92",
	mem_init1 => "7451CCEA053BCE12FCAF92DD17EE7CB4E7B2A597B75884DF4CDBB8838BA77E7398A5BA4086B9FB8ABB35D01DA4F86327CD2AF3A25CFAD0E22A00521D414A8E091102186D0CCED662EB1780752B836C3777020EB6B9AB4CBA32625D56A00994C54BD6EB5D97DEDA58416D596EDEA98D7B8CFCD1B0E3984FCC7E62C81E1919F87CF9040CC170FB21B90AE5575A33A7207390633E60BF1E3D923E50351C3CC9BFA7FF2F0FC87EBDE63043F833412407CB4986881E3C0018DDF63B9ED0E1BE63D3F43A676062B0AC08326A11E3CF0438B564233B8B1723AF1E9DCB829698F7DFC67699019FEE1FD838009E6AB2C0CF2F0673C1A1B0DF1F03846197F2E016673FE19B",
	mem_init0 => "C06FF09D006001C1A0AE4C7CC7CAF6B9BA7FFC33F27A2264538A3DAE1374063F383FD0AC995089E3AAFB3A3FE9B90D663F63FC4F5EBE67C09C3337CC621E8C06C2CF3D12B337B8C0CAFCACB6669F0363B7F3F2A27919CC1E784C140D6BA0CF70233C7E6F868DF2E583237EB22B6CEFC736E6EF3E9ED3EDB26330507566EE24DEFFDC07E6D978E1FE81FEE70E63C7013FE1C13336F00E67FC000129FF3FE60000F986671E0C1878F82258671E6063872F5CF1E37981EFF4ED8D9FC73C7064F53C066E183C0F398FBFF907E0C1AF2DFF3E03FF9EEC530CC3803F301098C0033181E7C1F961C40FF01FC0D6E1018201FC000E71FE793F00C197D5EF61F1C471E369",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D98D250D339C3FA0DB349F11E3DA60D1CA79BCABF5C7C25541B052AA76CF849256C14AA3BD7189B9374F899ED8B2C0CFEF16975587E299A10DCD9BAFD2D4771BAAFA0E93B7A4DBFD4651141A9F2913EEF31A5E631F06A1F143B61E35B11B2E570501204619CD4765EF180E3A99A1490CD8343041982B169F8FED13C103C146B6A7FC0CC04F663EACC3C354414BE7A75ED311B58FBA13DC09C16B605EB8EA327C847173AC1528337A15846CF2B34997695FD84F3B208C711F6E61F4CA22043972C7AB036C8FA196A7C5B2C4BB903DFDD506C6AFF0ED80434CCA41C5E6DD2B6CAD818E9D5D3A70AE2E531162DA5A0334A29ACE0B47BB5D58D9D1D91C744122BED7",
	mem_init2 => "6FCC616723EE9C8238AF5D8499AB5E6006B1684BECE890D0467A08193B210099210635DFA68071909B0221D28EEA845F6153A3947400526E38B5A9AE3D5F74F905B707EFD1944EF191275B4588556D9069A0D2D970E01BEF64A611FB145C366B164C4BA2E187B6104B14F4CCFF014C8E12389958453A5FE980EC513B29022CE71E8BC78570BDE4A566A6139A75F1E65FBE51A7B7F9A1221587068E9F68385C202F115B93EF0F738E126F7D6E104955849262CD33B195EC02D881463C1DCF83478879017A3A382AA222504FE4158B3A864E7CA592C587211B701C73678131AC7A07C1993834D9EE64E21387E0D58E987F8D33C1612733F636C7E060C2626319CC",
	mem_init1 => "79DF9FC191FC18399817E0003FF208C38DFFF0059DE47F1DFC08400CFFFC7D3BE38EE618CC267AE2D10780178FCF29FC8778BC264C06FC40EFFC3618233066327D05FD93A00E190E867F0997C60C9E5F877979F80663E89F3EE2FF26366B9987C37BF8D85601E9D8239018CE425E6DAD910F6733ED507C16C0021122417738CEC113F06B6C9826509A017F1710F800D3E2059F758443F8671A608F656795E06EE807660877B5E19DA1CC0B37F8E16DEE3110D5CF7007F8E4407049DFE264F4406E7B4A664DFF57F8F13FBCCFC7ACC5BFC37316FCE8858D1F02CB7006F447C6438DBC8BE03FFA0F02E13D24F987540043FDA8F38CC16DBBFC445F7D093308E054",
	mem_init0 => "4BFE0BE3A9F1C6F623FE4FFCB8957F50474BACC0FE1DA5192161ECF95366D8C688EC38C49A81C481EB785E00F17ED65C20F8BA87D1BDC31648C9BE243FC45D49F7F36AD9E1AD2A67A0AA247254C765AA26D6D741A3F1F86417D74BBBFBC506AC5CABEDA9E99D5BC360C52207C6152094725F10C6A7A5A159338628CEB29D21672A1BFAA61F11017578A7F4AF23ACC4E9DAB6DAF93B9BB629D5CE7F568309BA7DC1FA58C2BA91346F32A2E0BE91ACC2749A2B5EC02CE5A00B642B83D8E17D2CB9768C5560677340AD0774316919C5C98FAB4A5B0938ED566FE63223D9A3B7F3B65E92C6D8DF43C9EE19CB132E0E3089F261EAE097D350A542F25DDA581087D9A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y15_N30
\aud_mono~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~68_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \aud_mono~68_combout\);

-- Location: LABCELL_X42_Y17_N42
\aud_mono~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~69_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~68_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~67_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~68_combout\ & ( (\aud_mono~66_combout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- !\aud_mono~68_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~67_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~68_combout\ & ( (\aud_mono~66_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000011000000010000000100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~66_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \ALT_INV_aud_mono~67_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~68_combout\,
	combout => \aud_mono~69_combout\);

-- Location: M10K_X41_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003765C0E68027A59BDDBF38D80DAFCA5444F7B67B97CFFBF230",
	mem_init1 => "60B1AF1C316A78AC0E0F09F814FBA77B9BEF8DB27FE1F8230619F8E511AFC0CC2AB91017E3771B7EC86E3B74FF98C0A63918F98078519A940FD2BD3418F33D2121C3C72E36FD5B9388833AE33DBF72383F0CE5571B0E79C783A797A8301C60A740CE0B60F9E189CA5A5288FF5EFDB4325D40EBD766FC8AF4BDCE052C4A5B0E11C10C1A13B1FB14FC0DCA55321653B3BB8E0AC6BECE469AC6768D4E6CB7590C71A72672EFB144CAEC677890AE795B370B1F8A1578E5BA04A2C635CD1D383F4DB751B1A551B51E9962FF1970BB03E00D2919C09BD17B6C5DF47A0F4861EC9167F3A35A406F268B0501CFFD849F77BFD9A1BAFA0615DF1059668C40B84D7B561993",
	mem_init0 => "5C5CC9D8E44E9009258F49A2E1E40EB0A88078375E4A1D0A1F4FC5840BE888C024ACC2636152AABFE299043640691258CEA6D38058D5690960FBE73D74A50D1DA15D3837ACA10A2123947CF744BBF843B21FEBD19C7FB12854EE7BF8A282B686BE12F02F77C86F3D62E6EA298182F18CC86BD73C32999B15E753A63E46233D7BB5E8FD34A0B1D8F01241D201A080AD2DD7B5D884B86E91E0D32E00B7D523A0F036C26DF9739FEAD5F690E18BBAEDBC4BA7FED35A90FD4AD0677B2C3EF313B7A0EE5944A28283CC36AB69F73407494229410AB33B6271C9268BBC0EFFB1DDBF953564B574E166B14B7C31ECE43666AE8C731D497284D6887417277198455AEB4D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0BCEAAE8B77ACF0AFDEA27183DAAF2175CBFB917718FBE325470909AB2FE5685494D496D9FCA8E08DDF22B4044C63ED05672CD553F192A059DC82F84EC8DE84E7E84E0B0A261E022EC81ED218143C88CA486ED93803199DD5B7548F9476CFE4B88579E541AB8701CB8ADCADE6D72DC4742206B0DD7BF68EE18B86D82A52E7ECDDB267910C507D963B1A934C2858D1C8D1E9B0D6A0961B86135458843D63F138E5E628D0C83BB81E7651103A96490E379716269ACA0A92B8C3E78CF4C942B1BFE27B6FD273CAA7383FB211453C1BFCEF6376895CFFCBC8851DF786D2C1C3ED03B1E4130E4FB29629D41C6968733A3105B687A6A313FF63FB27C3D96540CBBB2EA",
	mem_init2 => "4A77DF60B5D9412A982B82318185663B58D8D2FA51533A5687A8E97A8A1B9E943F2F1896A12574443F044754B6DDE2CB2630C70C86B3515FDFB28023563463A872E8FCD4F0036F528273774AB528B9D974875BCF44C2477C9FC628440D203B468214E63D473D94E6C1127574C14C72812D4E13AC5AA603C8E349A501F81C7C79518E18E670278F23F3E674B1CE8645FCDEDADC20C064BC4DEE806368D8739ECA238AA758A7A00031158B83B494192ECBEEE2DC43A4AA71E957126C117E466E1ED70324AE7A5AFCA3B7899579193DD690D90ECEBE7EE8854B5BAD479B1D114967B560BCC2CB37DF4C3D8E8DAC6EA12DD7FAB54BB8A711594D5B78C7942F09E9A2",
	mem_init1 => "B458BCF47193C69B8544E4BACA9710461DDDFAE82360C34116DC77602D1B8539E7E4C7F3203AB3CB3CCA2E902DC2B580B122A620B1C38B133F81AC900293A3B42E766FC2BBD6AAB6A4478FB5BF236C04BAB9C34118D368C384FC9D157C3B4B1CB41E7C35A0D72C35B67E4F12D86BD6AA4182F55E2E30CA9ACF631BB06DD55BAA5CC3882AD681DB74CF2BE0579F72002DF01EC69609914E7BB668557F496D841EA7BE6D79AE19C4FA172D611C06899144D31D770066EE227B77E31F437F2343CF6F9713114CF8C7057FA4436889E06DF838FC336FF3E9EAFE30B317DB711EA9E3A30106FC46E822432F8B4814C2AE2D887712C93F34C0D05BDD5C062E02796C2E",
	mem_init0 => "2FD9A1B921691A61BFDDF3413C0F31F15B76159754C7D47AE5215AC994149FE80D631B3D8EC9B10A691DCF5DC080A0C9CF505B4774B005FCFCA15C38BB4930455FA809DB72901B12448C57461449B41AE8B71F3619C61E12D4F109C8F9F4805A38AC99D211B4BF640A3BABE88DD874ECAE56AEFFDD64706900E127F34D62035ED57C07AE2922C1DEF501C6CA6355120A530C5E2EA137E830AFEEDAF04CA61B25126AF3D0FCCA4B61977595E99BBA9BE5C884B911AF966CD791DD6AD48945DA726DB0B8A26AF10F82188BBCE91D791F0011E0B0BE23B20F38CEEDCEE4D92C78CDAD120EE3AD5CCB4740EC84676E0937F38F98527C44D8CE6D4225C6090E697663",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y17_N15
\aud_mono~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~65_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000000000101010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\,
	combout => \aud_mono~65_combout\);

-- Location: MLABCELL_X39_Y17_N42
\aud_mono~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~70_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~65_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~69_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ( \aud_mono~65_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~69_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~65_combout\ & ( \aud_mono~69_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~65_combout\ & ( ((\aud_mono~64_combout\ & \aud_mono~2_combout\)) # (\aud_mono~69_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~64_combout\,
	datab => \ALT_INV_aud_mono~69_combout\,
	datac => \ALT_INV_aud_mono~2_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~65_combout\,
	combout => \aud_mono~70_combout\);

-- Location: FF_X39_Y17_N43
\aud_mono[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~70_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(10));

-- Location: FF_X37_Y19_N35
\sound|da_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(10),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(10));

-- Location: M10K_X76_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60007FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988099FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF7F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE001C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82031FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700087DF82007FFC780047DFCF80001EF87C7F83C3F7FF0039FEFC0003E7871E507838FE0003C7E7F8001E7CF86003C7F07C1C7C387FD7C183FFFC001E7FF2C18383E1FF1C1C3EF9E18181F3FF0C0E3FFF8101FFE61E1E3C01FFF1E003FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F3F0000FFF1E0601F8F0FEE0000F9FEC0091F1F0000F0FE65C01F8F0FC7E07031FFFC031FC7C000F0FC3E0F03826FFFF0F03E0F8381C3FFF0E03C3F1E0783C1C0FC7E003E3F8701E1FC",
	mem_init0 => "7E00783F0F87C1F07FF87C0C079FE78001FC7E0E07FF01CFE1E07C3F1C0407EFF3C0784CFC3F00CFC1E037F0783F1F0003F3FFE0183F800F8FC1E3F0F83F077FFF8007C1F81F803FFE000FFCE01FE03007D9FFE0041FE0203F3F9FF0601F83FA7FF00381FE0FC03E7FC000FFFE07E07C07E1FFF0100FF83803F8FFC00003FC1F83F07C0027E0F01F87E0000FFFE0701F01F07FC1E03FFC0F01FC3FC0F007FFEF80FC0FC0FC3FE00FE1FC0000FFC1E01F81FE07E03E03F807003F8FF00C00FFBFE03E0FC003C5FE1FF07E0000FFE0FC07C03F07F80FC3F800E03F83FC0F807FE7F80F03FC01F03F83F01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001FFC0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003FFF0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001FFF000007FFE003FFE000FFC00001FFFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7F03F80FC0FC07F01F03FC0FC1FE01E03FC3FE1F800003F87F807C03E0FF83F01FE07C0FF01F83F803C07C0F801F81F01FF0FE01F80783FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1F83C003F3F03C0F1F07D3F80FF0F81E0E1807C7F8E0807C3F07FF0380FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC781F0FC007E1F8FCF01E0F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8781E0F87FFE38070F83C1F1F0783E1F878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078203E3F0FE7C040F1F8FC1E0F0381FFF8781E3C0F03C3E1F0F83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E0781F8FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E078007FFF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E0783E3F0783E0F0007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0707FFE000F83C181F1F83FFF07038FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE01FE7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F007F8FE01F81C00FF07E07F07F01FC07007E03E03FE1F807E03E01F01F83F80FF01F81F81F01F00FFCFF01F80F00FF8FE07F87FC0FE07C07C07803FE1FC0FE01C007E0FC1FC0FE03F81F80380272FFE7F00F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1FFE1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDFE1F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF807E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00601F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1FE1F807F831B07E07E0FF07E071F01C07E03F07FC7C003E07F03F01E07FFBFE07F80F03F03FF17F81F81F81F01E003F03FC1F83F80201F8F07E1FC0FC07C0F81FFC03C07F07E0FC00001FE03E07E0FF01FC1F807E03C0FF03F81FC03C07E03FC3F80C007F0FE01F00F81FE07F03F00F81FC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y15_N6
\aud_mono~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~80_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~80_combout\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0",
	mem_init1 => "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y12_N0
\aud_mono~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~82_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~82_combout\);

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF801FF1FFC03FF803FF00E001FF807F00C6000FF803FC7FF01FE003FD8012007FE01FE03F801FC200FFEFFE00FF01FF0038000FF807F81FC003FF807F07FF803FE01FF81C0007FF01FC07FC007FC01FC0FFA01FF007F80FC001FF80FF00FFC03FF007F81FF803FE00FE03F8003FF81FE01FF003FE01FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C0007FFE1FC0E1007C3F01BFDFE07C0FE43FE1F8180CFF87F03E00FF0FC009E7FC1F803F01F81E00CF0FE0FC07883F83E00020FF07E03CF0FE078007E3F83F807F03E07C301E0FC1F0787C1F03E06070FE0FC03F83F803807F0FF03F01FC1FC0FC02007F8FF81F81FC07C01",
	mem_init2 => "F03FC1FC07F0FF01F807C0FE07F81F00FC1FC03C0FF8FE00F87FC0F800F0FF81FC1FC03C03F01F00FC1FE03C03F87E00781FFCF007FC3E00500FF03E03FC1FE01E07E01F01FFFF80300747C0061FFE0F00FF3F800003E63E03FFFF3F00383FC01F07F3FE01E7F3C3C0003FF0FF03F03F807F0791E0FC3BF0FF00F01F807E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F00FE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F01FE0FFB1F81FE00F807C1FFC1F801FDFF80E880F8FFF1FF80FC00C06F00FFCFF83EE07E00F030003FE7FC02E03FC07E00F01FE07F03FE03E03E007F67F87F007C00783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8F8181818F87C7CDC7DF8F878387C1C1C1E3E3E1E0E0E0C6C1C0FFFFDF0783C3C1E1C1F0FB80F0F83E1E03C0C01E1F87E3E0F00002C0707FFF7E1E070783E0C03E03C1F0FC7C1E0300180F0F8FC7E1C0C0F0F83E79F87C3E0F07C1FE080381E3F0F878781C0E0787FE3E0F03C1F0783F9FF0F07C1F1F1C0E0F0783C1FFFFF0E0703C1C181C3E3F8F83C1C007C1E0F0707C7C7C3E0E0F87800707C3E0F0380FF0F83C1E0F83FE1F0783C1F06003E1F07C3E1F00381E1F0F83E00103C3F0F03FFFE0F83E1F87C1F81F07C1E0F83E0FC0F07C1F",
	mem_init0 => "87E0F87E0303F0F83E0781F0781F03E1F83C1F03F1F83E0F81F0380FCFE0E03E1F83C0F83E0F83E03E1F87C0F83F0F81E0F83F0781F0FC0E07C3F0780783E07F7F0001F87C0F07EFF0380F81FBF0407FFC0E0001FFFD1F0783FFF0001FFFF0003FFF000F9F81F9081FE783E0F07C3E07E0707FFF0203EFFFC000FFF001F0783E1F03C1E07F0703E7E0F078383FE001FC7C3E0F03E1E07C3F81E1F0783C3DFE0007DF87E30383F9E0F0787C3C1C3F1C0FDF8003EFC1E060FFF8007FFE0E0E0F8F8207E3C3F3E042FC1C3FFC001F8F870707E7CC81F3E0F1F07C1C1CFF180F3F83C3E3E7FF80787863E3007F1E071FF07DFF81C0223FBC01FFF80003E3FDF00F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC07F07F01F83FC03E0FF83F03FC1FC0F807F8FF00F81FE07E03F81F87E00FC0FF03F01F80FC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003FFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70003F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF880180FF31FE0780C7F8F83F0FE781C07F7FC003C3F00F33FF00801FFFFC60003707FFBF803FDFF0000FFC00007E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE00701FE07F9FC01F9FF807E7FFE00006FFFC0000FFC03F7FC00007FC7FCBF00200FF3FE06807F1C003FFE40001F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DFFF8000007C3FFC00007FFC001FFFE00001FFFF800003BEFFFFC000FFB8007FFC00007FE7FF01FE07F001FFFF00000F7C7FF80000FFC07007FC0FC01FFFFF8002027E7FFC00007FFC07FDFCC003FFFFFF00003FFC0477FF0180021FFFF80007FFFFBB00005FF000FFFF88007E0FFF6000C0FF80FF7FE00001FFFFFF800FFFFE00FC1FC1F001FFFF80003FF9FF03800F07F80FF07981FF1FCFFF1C007C01E1FF801C07F87FE7F00047FC0FE0FC01E03F81FE0FE00FE07FFFC0000FEFFC1FF01F81FE03FE7F001807F1FCFF801E07F87FE07803F07F87F80780FF03F87F01F00FC0FF0FE00F03FC3FE03",
	mem_init1 => "801F0FF83FC0780FF03F87F80300FE07F0FE00F81FE1FF07E00F8FF81FC07C03F83F81FE0F803F03F8FF80380FF0FF07F00383FF0FF81E00FC1FC1FF0FC01F81FC3FE03803FC3F81F80001FE03F07F00FC07F03FC1F007F03F0FE03803F81FC0FE03E03F81FC07E0001FE03FC3F007E07F07F03E00FE0FC0FF03E03F81FC0FE03807F01FC0FC07F0FF01F81F807F07E07F00F00FE0FE0FF80601FC0FF07E00E03FC0FC1FE03F03F01F80FC07E07E03F80F00FE0FF01F80F81FE07F03F03F80FC1FC0FF01F8FF01FC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C001FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF00FE00C7FC0FF8001FF0",
	mem_init0 => "1FBFC01FFC80FE00FFF01FE007FFF07E03FC1F01C00701FF07E0C00FE01FE403FC007FF00FE3FDFFC01C0FE0FFC00FFF03F0001FFF9FE001FFFE001FFE07F8001C1FFF01FF803F0007F81FFC003FF0000FFE7FF8007FE07FF007FE007F8003FFE0C401C0CF201FF03FF00007881FF0FFC01FE0261BFE7FF01FE00107FE07FE007FF807FE01FE01FE06003FFE47F8003FF807E07FF800F800FF1FFF001FE0001FFFF9FF000FF801FF03FF800FF003FFC00FFF00C6001FFE03FC003FF8007FFFFF00001FFFBFFF0078000323FFFFFF001FFC01FFC1FF800003E1FFFC03FF800FE007FFFFF0007FFE380FFFC0FE000FFF23FFFE0000E003FFC3FF001FE003F81FFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F078F887C7801DBC07F9F86C41C3F8001FFEE060CF7FC7003EF80FFDE07C6087EE083E7F8060407FE603FFF8003CF1F0EE0F3E003FFE007FE7BE0007FF3C083007F70207FF071B004F3BE3E7800F3F301F9E1FC303FFF8031E00F8F803EF801C1E0EDEF9FFE001CFFF041E39F00007DFC7FE1C0E01F3F67C8783BC0C0F9FF020078FC1007FFF00007BFC1F83C00C1F9FE040DF3F80007CFF000078FC3E03CFC0310F9FE0FCFE0000FFFE0E07FFF0003FFFF0F0063FE7E03C38078F78001FFFC00037FFC0007EFE0F83FEFF3F0200C3FF1803C27C300F13E7FE0003C7FE700787E1F01C0F87FC30070FF9E07C1F8380F8FF0F00E03C3FC383F8FF0E01F3F83E03",
	mem_init2 => "81F07F1E03E1E03C27C7E0781E0F81FEFC3F8780787F1F81E0FC0C07CBF07E0E00C0FC7E07C7E0781F1FC1C03C0F07E0F83F0FC1C07E3F07C1F03C0F87E0E03F0F83F0F81F07C1F03F1F83C1F01E0F83F0F83E0781F0FC1F07C1F00C1FE3E0F80F03C3F8780F83E0F07E0F83F07C0E07E0F87E0F81E07C1E07C1F07C1F03C1F87C0F07E0783F0783FFFC1F01C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070FC3E1C0787C07FFC0007F1F0F07C3E041FF0783E1F0783E0F01FFF0000F8FC183E3F0E1F07078FC3C001F0F8007E3C1C1F0F1E0F878787E381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C383E3C081F9F0E07C7FF80F0E8F8FC183C3E3E1C0F9F8007C787E1E0F9E07C7C1C3F0C0E0F8F8F03C3E7E0F800F07E74000F7FFE07C78383E0F7E0F003637F83E01FF3F001F3FFC1F013E03381F07FF00003F9FC01F0FF80F81BF0FF81F01FE0FC0FF07C00FC0FE07C09F87EE07C3FE07C00FC7E01FC0E007E07F81F00FE0FF01F07FE07801F0FF01F001E1F803E0FCE1F03F80FC0FE07E01F81FC0FE01F03FC07C07F87E00F81FC7F80F807C07F07F00F80FE0FE03F01F807E03FE7F003007FE3E07FF000707FF8FE01F81FE01F07FC1FC03F87F81F807E07F01FC3FC0600FF81C0FF1FF00001FE1FC00F07FC07C07F87E00FE0FE07E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE00007F807807F87F80F807F07F01F80FC03E07F03F83C007F07C3FF03E00FE3FC0FE07C03F83F80FC1F807F03F03F80F807F0FF03F80F807F07E03F83F807E07E0FF03F00FE1FE0FE03E03FC1FC0FE0FE01F81FC1FE07E01F87F81FC0FC07F07F01FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C00FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F00FFFFE07E03F01F83F81FC07E03FC3F80FF0FE01F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C00007FC0DFE01FFC01FC01FFF8FF000FF3FFC01FFF838003FF0FFE01FF803F001FFF07F000FE03B003FFFC00001FF01FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C347FC001F01FFE00FFE03F001FC1CFFFFE0007FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC03FE003F80FFC01FF00FF007F801FE01F400FFC07FC03FC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060FE1F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F003D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y16_N0
\aud_mono~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~81_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	combout => \aud_mono~81_combout\);

-- Location: LABCELL_X48_Y15_N12
\aud_mono~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~83_combout\ = ( \aud_mono~82_combout\ & ( \aud_mono~81_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~80_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) ) ) ) # ( !\aud_mono~82_combout\ & ( \aud_mono~81_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~80_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)))) ) ) ) # ( \aud_mono~82_combout\ & ( !\aud_mono~81_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & \aud_mono~80_combout\)))) ) ) ) # ( !\aud_mono~82_combout\ & ( !\aud_mono~81_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & \aud_mono~80_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000010000010100000000010001000100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~80_combout\,
	datae => \ALT_INV_aud_mono~82_combout\,
	dataf => \ALT_INV_aud_mono~81_combout\,
	combout => \aud_mono~83_combout\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y19_N24
\aud_mono~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~78_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ 
-- & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \aud_mono~78_combout\);

-- Location: M10K_X49_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F003FF81FF003FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8000FF003FE01FFC07FE007FF003FE037FF80FF8003F800FFF01FF007F801FF807FFB3FC03FFC00017C007FE07FF00FFE00FFE00FFF07FFA01FE000FFC00FFF00FE007FC01FFC03CFC3FFBEFF000007C00FFF3FFF007FE007FC01FFE03FF803FF001FF800FFE01FF001FC003FC021FCFFF30FF060000FA00FFEFFF00FFE00FFE01FFC07FF807FF0027F007FFE0FFE003FC007FC003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80FFE01FFE01F7E01E1F43FFE007FE007F801FF01FFE03E7C000",
	mem_init2 => "1FFE03FFF07C1A0F8003907F201FFE01FFC03E0007C378FEFE02EFC00FF803FF81FFF032FF0003FF807FFE0FFE01F8401FFF004FF4987F000FC003FE00FFF080FE880FFC00FF003FF003FF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F800FF801FFC07FF800418007FE007FE007FC007E8003E43F3E7F80FF9007FF01F7999F3FFC03FC003FE01FFE03FE401FE6019FE00FFE01FFE00FF000FF807FFBA03B8003FFE07F8007F980FFC9000FF001FFC0FFC007E000FF7C03FFD06FFC00FF001FE81FFFE643074011FC07F300FF7C1F80C8003E001FFC1FFC00FD800F9601FEFF07FF805FE003FE01FFF0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "FC00FF003FE003E7FF7E3FC003E002FF01FFE01F380001FF07BFC01FFC03FF803FE007F7CFFFFE000FC00FFC01FF807FF161F00001DF807FFC0FF800F880EF87FC60FFC0FFF000F801FFE03FFFE001F806FF803FF01FFC00FCE0001FE03FFC03FF003E0007F800183FFFFFE0007E007FE01FF01E603F8007F807FC01FF807FC001C3EE03FFF01FE087FE00FF801F8339FFFB8086003F99E3FFDC7E00006FCC0FFC00FFEFBE1FC020FE01FF807FF001FE001FFF80FFFC07FE01FB0007F82FFBFE07907801FE01DE701FF767C0780023E00FFC1FFF800F801FBFF01F8303FFE03F8001FF007FC383FE007C0F80FE0000FF81FE0000300FF01FC0FFC0007E03FC1F",
	mem_init0 => "C04C7FF3FF01F0000FF80FE07FFF803F80FEC5C0740FF07FC0F80001FC07F80FFFE01FC07F03F01F01FC1FF03E00207F80FE03FC7E03F00FE03E01C0FF83FC07C0000FF03FC1FE07807C0FF01F80F03FE0FF03F00E00FC0FF03F81E01FC0FE03F03807F81FC03F8000FF03FC03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01FFE03F801F800FC03FFC1FD803F805FE00F801FFDFFFC000003FC04CFFFFE000781827E800E00FFE07FE00E000FC001FE0FF803FC007FC01700FFF80FF803F007F800FF07FF80FF300FF003C01FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8001FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001FFE400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F8001FF801F001FFC8020007FFE003FFC3FF801F800FF8003FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC007FF07FF803FFF8FF0001FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N27
\aud_mono~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~79_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\,
	combout => \aud_mono~79_combout\);

-- Location: LABCELL_X45_Y17_N48
\aud_mono~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~84_combout\ = ( \aud_mono~79_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\aud_mono~83_combout\) # (\aud_mono~2_combout\) ) ) ) # ( !\aud_mono~79_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~83_combout\ ) ) ) # ( \aud_mono~79_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\aud_mono~83_combout\) # (\aud_mono~2_combout\) ) 
-- ) ) # ( !\aud_mono~79_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( ((\aud_mono~2_combout\ & \aud_mono~78_combout\)) # (\aud_mono~83_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111011101110111011100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~2_combout\,
	datab => \ALT_INV_aud_mono~83_combout\,
	datac => \ALT_INV_aud_mono~78_combout\,
	datae => \ALT_INV_aud_mono~79_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~84_combout\);

-- Location: FF_X45_Y17_N49
\aud_mono[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~84_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(14));

-- Location: FF_X37_Y19_N50
\sound|da_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(14),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(14));

-- Location: M10K_X49_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007E780006007FFFF00001FFF1FFC003FFE000230EFFFFE0000F9F0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0060FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0C07C7E00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y13_N36
\aud_mono~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~71_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \aud_mono~71_combout\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "77FF8000039F0370E3E0F8C3E0F863013F9FFFFFFC103FF8847F47278919B19B873E7E83E785CE0FD9F3F6FC0FDF3C02207F41838FEEE1F7EFC0E7FFF3F86E0F93E3027D80CE50E6771F3E3FE0363780FF9F03C9FCC7701E3787E9C98F9F7FFB3FC03FEC07C17C60406078126E0FC6C02C4DE7070FA017E11EF3C0CCE710C27278D1DF8DA3CFC38FBEF7083607C06F033F6768706A640C8D986E3139A20F21DDB9FCC1601B17F12DE6205FA10CFFF30FF067C00FA00E7EFFF30FDE8EE1E9DF7DC0919F40F6927F7F7E6E8F02E227182464F83181FFD4981A00FCF00300F1DF06FFC6C7ECCBFF9C8CE2F05A43F7E4DE1D533C06E4BAA3410390509E0E73E6461E",
	mem_init2 => "86FE5A1F70441A0F3E03917F2C119ECC53DABE00F04F5886C23AE0554E999BEFA1E1F632BF1113B3966226487E1D284599FB7E4AF4984526CF499B36589E90B09E8FCF9D3CC12BA513823739CF4070F19B0EFF001FCDE6FE40DFFA208CFDE9F843E08E5F8C170F81B4180B18A1F47A734C5DC46BEC3A427227FBCF997279F6DF7999F3F3C0BF483A864D2425A125F9FE63F99A22E6025896E7EDFEE8098700BAF3B81DBC7EFFE80F52180E7C91F2FF1E160DEE9C637207CEB6C7B98576B458CC711DCE91803E643074711AC677300875C1F80C83A36031BEC5C0CFECD8F8B9601FEE707F09D5FAC723E5D9D70D38D0C002F88FE41887E2300CC25F1FEC581C03",
	mem_init1 => "6C82C317A0E323E7FF7E30C6002412AB791D271739E009FF07B9CBDCE4521BB0A7EE5577CFC786F00D5E2C6DB101F66C7161FCC161DC9D618C0D789CC884EFA7FC60C1CCF076B0F9F91FE031E626291B969CACB837DBC438C0E0389FE3A0445B6320820B4408105B303FFFE09046D977E016109667B9B1643A6475357783C04E61DFEEC3C2FE122D7586DAC0FED8237907FB8086F93F99E230D47E721E6E4CCFFC32A3ECBE13C9A0FE858E8746F7859EE01F8FB2FDF5E47A430B0314F92FBB123791F9E05A31DE72583767C049F1A22EEAF51B37944D3A59AE1E5C8303F7AE2C2C85ED09DC428B02CE758E8C80607078B51C8878330F378F7891D80C4F1A1C1F",
	mem_init0 => "DD4C7873A16DF7F00F3BEBC041FF88A2CE82C5C07569105E5EFBB3F1618CF9CC07E670614113135D7C1497D2B4642F70A2AA73FC424B7248223EE1C6C99AD40CC407E8392A598687A24CEBD259BEF1A22EFD9E730E3CC5CB9724BDE5C07E32DFF03866D1D496318FC0E712F47309E29F91EE80FFC78BFFFE78003C7E4707BFFEFFBDFFFCFF9DF9FD79FDFC9207999F8FC0F8FE1061DBE3BFDF001E1E63767D0007E400F07CE0C3D37E4D011C71C347D1E66308FFF8F88463E0C185A320BE506F8F84D01DF71C0001E3FC74CF0F82808781824E810E4CC6216066CE0FEE40CD7208689A1C066BDF97328788CC39F3F3F4286AE106F3BEF1378813A2599807C781",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FB8C0C003FFF067E1807FF9800C31A7B001BF870639FC78FF",
	mem_init1 => "E3F811830C7983FDB1E07F3F1FF3E00FF1E063C000079FE007F801FF000FC0FFF87E1FFFFFF0E1FFC03E0007FFF8FE1FCFFFF980007E78600003C3F000F001FFE003C039FC7E03FFF7FE00FF003F000FFFFFFF0FC3FFFFC000F87E000001FFE000C003FFF9E0001DBE3F00FFE07C003201FFE007FFFF7FCFC1FFFFE0347FFE01C001FFF03000E7FFFDF8001FFF0C00FBF1FE000000FFF806078787E3C71FFFF01E3FFE3FF038FB9C7F03F9FFF9FC00CFE1C002007BE700800063FC61000383F080000E3F8F9EFF387F3E70FC3180C9FE38E601F6FCE0F8039DF0C060181E1E000003FC38000007FFC001E4FC0E000181FFF8F81FFFEFF3F8FFC0FF1F8F8FFFFE",
	mem_init0 => "3E1F3C000030EC1D040001F1E000003F0380000071B8FE0FFFE03C783F80FFCFF1C3FFFF1F93FE07F87E180FC068C07060000007C07000003F3E180104F81C200F1FFFEFF0FF0FDF9FC7FFFFFCFE1C3FB3FC70787C400FF1E03803C00707800000FC0C008783FE7C9E3FEFFFC678FFFFFE1C03FCEFF87C07FFFFA1C1F9FF31C7C98BE4001F3E0610060C7F381F1FEDF033FE7C04F0E3E10EDFC23FC72F20F80F181F01F8FF971831F001C0C802000787E3F3FFC2038F9F808808EF301FFCE3FCEFF8048063FC3FF60003FC000031FC07FF0703FF0000003F01E00EC0E03BFE0700580C00FF00FFD86787071F8FBFDF8FF0399E0E01EE0660C0004FDFA0F0C47C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N45
\aud_mono~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~72_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\)) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~72_combout\);

-- Location: M10K_X26_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "84B437637938B059A64C393F3B0D98DCF8F438C166899A6F7EF3FBD087E3EFC0C37213979C25F1EE4139F820CF3DE470E19CF9DF810E0F337C7FF0780311FCFFCFCC78E7C43F07CE3FF0F19FFFC07304FE300FC7E0FFFFF1F01BF78337C3467F03F8EEF1FFF19E30C0E700DBF1C1C000E460867FC48661BF84F06327D89860844FE01DD80FB00189D980CF31E207B8C7F8FB270FE7B9DF436DC1B3C2468F33F11CA31FFF0C603C3707FFB3A13FDFB3C008E400FA667850E6DA600F81E70F1F3EF000607FC3E0E63E05CE072E207407C272701C22609FDEDF97F9C7E73FEC4006DC641C80F7D83F7B43C0E73D7FCA13C278C731E66907D1C0FB8B640771F8FFDE",
	mem_init2 => "E019CBE63BF2F8C3201074F841FFD98FE1E7BF2681DF9DBFF81C0C07C3ECC7E387B35F89F33A63F09F81080F1C3BEE77FC07CF8B8E17C041F726327F379FE0737F11C7F1DC00F6C64CB7F7EC14070043C0FDF9FFF909DF2C272730C7E007CFC47ADFCCFE3FFF03F0DF0383C04770F2181C21B2189C087F5BFBB0C005DF000BC37891862090767C0C0C6BC8F7A66C08DBF701FC07EFF8A788C1FC1F09979BD84FF7E78E1339FEB070BC85679A5FF1FCF979C777C0561891E1E1FCF5826179844FC01E0D4DD24B0AD24486B40EE421BC827E9EFC559D85FA5629ACE797E1987F1B4F2A19E76096C267B0B3041866B27BEB1F21B617DF2CA5AC1082CEF3B8CB6223",
	mem_init1 => "90D10C08305E7B8C3120B70BC346A2E5B0C0E6FAD0ED3B1466298C09D15B4CF299B0BD73CFB0A17A48EE823B1810DB371413830F4CBB9EFCFC1CC1C70CD0D5998C2F31B98A5C30019970012272306542C5E2172E5DD404302F0CA1BB9AE9D25E720AECAEBD840027C01A6E20D31637E64104133E8232084EB17BE7A0B705C9A73935C7C25E8D1730815D29D0A14324275D64D629AEC26DEB66ED35EB92625CE7AE5EC4DBA8A1731296B68536246052CBCF2C9AED97DFBCFBD72F417215B0BCFC1752B9CDF8E3452407E07E307F1DFFF847827E7FE3C87B1F03C07180066040E0C389861FC000E0633F8017FCF3E1C40F41F3B02037F746B670C7DDCB1BFC1F73",
	mem_init0 => "9FB8DD99BC80F6820031902DF7FA777E02141B01C307013D17E0C00FE193E402F58470F7CFE3DDB0D3DC0FF0DC5049DB4B2071180F90FE71FFFE0E9F3E04F83B9C1FFF1D07BFB90F67181E04E22171F80E7E780B877EE6701315FAE263BF830020C401C0CF2790103C33F0078819F0C8D35C27A61BFE79F77FE081066EB6FAD97FF8E50E7142FDF2167FAC1E46F8CF3CFA05E0701938F818FB1FE11F1CE1E01FFFF9C777EC09F18772FCB36C1373A0C20BFF08C61FD9F20B0442379BF84FFFFF10071FFFBFFF0078000323F7FF8730D9059DFFC131826003E1EFFC73C39F0F2E7639FFF1EC7FFE39EFC846FE4E481F233FFE0000E0E209C3C73853A07BB89FB8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E7C3CC78DD771B7CDBFF9FB075E21F12198513EC6020F3849C5F115DF6003F5AA120369A7D7BCB9AF1BD2FEA3EF9678017D8B273BF00B9805FBDFC3FB0FB947378F9830EE183B1C3EF5E30865A7FC78431851DEC1A01913B60A4FD99D418EDD68FFDBA416545A1C7BC370FCB28F78613FBAD9331CF3C21E8DF4091E4C6088224EDDCF88E10A1937F1A988DE63047837077C072145D817E16D1CEE1007CA359BFDE67440DE43DEF1C380CECB4D7BE00C7FC59092725D0B43F0D3A9290CD0B2C2CC78831AA0C8020BD75AA3CF08314A30463EBB8A0793A0945B08227E8F5494DCE09BF6670C6E85F8C82EBC3BD490C17A10DEC5FCE859206608E33F1BD04E4485",
	mem_init2 => "731F65049696E1436C264EBA752C9F4885D0513DC95AE2269A4C4FFA10F29AB905D85D258AD4952659D3C9A162E3729178971CF1F6BC3E38538813A0CB459E6E9292E4592931F29B300747CFC6160E0D2C8136B7C033E63E03F89F3F273838DF1F35D3CEDDE6F3C3DFC03C90E10A103FB97F0791A0EC3BB6E33C97DFB1660C18C583B80F9E31C979F06277B9A30EEDE03E1F8D10EF42E4C793429248607F0789404EF3843043C147F857BCE379FCEC68EC7A0667CC0F45FE0C0B1FBD4E6CF807C1FED1C8011DFF9EE89298FE71F39E8C06CF6F1EC3CF183EE0423FB3B00324E76402E339DF421CD199EF4D63821BECA0FC0F6468630FDD4C78A1048678473F07",
	mem_init1 => "70B8BF42C06FCF0724BEC0CF3F101F2D9F82C3F8405B4110272301716FA0E39F6F239F9FF9FD9C0C7FADB02E51903CC1B1B1AB37574DC7DF8FB7B3B751FDD92323E1F8A6E3C6D1DCBFDDD1718A5BFDE1C1F0EB80908B269EE3C0C21E1983A246F38002C07067E3621E6727B3E0C03E03CDF6F744DA3300180B4CA94461DCD6F0E83E79FB3DEB0834DC1E087BBC3EE6AB484B95CE7787069C9E7180DA0CB39F9085D641591C0EEF74BE5D3E9E94AD76A41C99D4AC2AF8AA41C0065C2A9453444C442322F887904577D84A14BB8FD0AA9C0CE9B3FE1950A995DA601AAB420E9FDF07A24E385F3A24016A561EA4B3FFEEC8FAB6D459F81B53E531B122E8DEF74495",
	mem_init0 => "B43E885CF306D4B02E949C1743C18A612BB5727AB121A258B9573AAACA6EAB3AD9AB518B1CAC9B24AE963C528CAD4F2331CA7373BB14C0C882976669848A2AC36D780D7BD9598DACC7B9EC891BFF4641EC0E6001FFE51177E6DED622CE7EB509B7CD70EC9F81390B5BE6A6C8F6E02C776F7745EE8A49AC3FC488A0301D16487AD978D4204167763E0E930C8BB0E03D9C7F797A4260463433B5E104326D851AE114DA86637B82092997487C24DFAB01AFD8B87B2CC127608761484052EEF8898882E4625E12AC42FC9D83C6201689814C50E3408CE3047D7D555C04D9184B3A925EE8657F973F4963E3006D5E675D3E6D8F9CDE222EA5FD0E88BE226205F6AE99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F14AEE95962795A4F7393F6C4152D8385ED6EB67CF76772622FBEE452B7F20BE68CA220BBF604072E64BA38201A59150EAED3B7BAB83635FA7BE9570EB0429B004764AE37B155B0C4F2B2A65850075325F9695CB2EF7A0FB5607B2BA1A66B7D516BED2DF0FEB9D09B96553B9668F57DAD4E6DDFE5512967CB633AD4D83904527818ADD7F430D7C1A1B05FD0E580DD19AF75ED320B01B1C9D08F278AC267A0CCCB1089FEAA4C23FF88676FEC7FF16F1B83810F9E627E66025B8078F790018805ED4B70F58464EF6CF83FEFF337A5EC3CD781B425C30F853A6069418058E57C7846DF7C58E00BC96E77BB86F641FA89DFE9F61062E25A9EAFB6A839EFC160A3A3A",
	mem_init2 => "A1153F14132C2265A1F4653A1E9F93DEBA63ADBD3F411CBD68C64DF24B6746E0F0D285DCE6D7EA4FDB5315DB95C924608BA348DDCBC22C3CD937A5E4A72FE191C8FA109A5DF045FBBF0FBA1F17DBE93916FFE0F62012981D349F864C13EB26B22F4B56895226B3B1A4DEAAAADA362295CE6D6529C4014ECCE364DBF04D985CEDC16B74287B9DF7FBEFB019E9C53039F2BBC2F876130C8F8063CC6FE8E6E3EF780208FFE3003F0F8F92636037FD3BC2109B719E1FC5FFF13C98C7C3CC18D011CE6F73D4A2DCE787C07FFC70143116F7C1AAE41CF17B7CB610C22E111FEF1E0C88C41BA22D4EF967768842401D90F806463C5DD36F18AA84B6B5E3BDD8113037BA",
	mem_init1 => "471C016F77A8B4C2B9AB4EB3E9F0E76C67F9EF6E8F8B59AFC2A367D1896807657B6614EF92555FD9EB36DEE9E3986776A2438591690327581E971FEEC449B97389468F0FB6F720FECDB33F0C5F3FB45D01264339D80647C0FC219EC3DF4E68E9BDA76B3B1F49626A58E97743E850B254469B8F6E37DB3A104108F5C8184420FDCF40B8570C33AF0564C2030A6190A7092189EDA803EEACE918A48C8423A6428599D79AB68D97ACDE05E47862FCF898C719CF8C4C0616697CDA6860D89A31923E625A1E411E30664E3E07FF00C707F68FEF9F9D8231F75F5DFE0B386EAD19F564773D4C3EC6638F381C4EF1F3380013A98CC2F24F4F4F16D8628292E9AE427DF9",
	mem_init0 => "EF60DFFFF9FF03FF0E3800489F79965872B29A0D975D8D6BC84F3A0613B583C0E7F07C30F03E46C624C0FEF7C7A19B0B28C199F613A17A08CFB1670997B896F8E410625B7831B342E5AEC37B34682106CC6D3E731C18DEC60FEFD0B90D186F7E850861BD05EEDF61269590C3F9FBB12303F80F8F31E6301CDFBE67187E20FFCC00FE07FFFC0007C606F000E007F03FCFE01FE073CC60CE0FE63CC48FC180788000FFC7E007FFF0F99C3FF0FC79E7B0C7F0D9C0FC44666613F81F1EC71F803FF7F9E6F1F839FC3F9CCE0FCF6303E7D9C631CDC07EF2087E3D860F1F63F8E79711BBF41F04FBF31F2687E0EF66F3F7908319D05F7ECB6C239E870E2DD30719998D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C06E07040D0EFD00CF9FCDDCC38C37F8EF3FFC7D003839FE3A70FF23D83BFBF03991F0771C0C603B0FA31FC01FF1B901FF9DC7C78E00F8603E09E1FDFB8F8083F88F01A7E07C34764FF1779E0078E86FBF001FC1CFFF861E467C030CF8813E38DFBB78183E100182068FF8219C3E43D830C6181BF3F9E41E03CF007C7BC3DE7FC226EDF2780E04F9833CFF08638810601F48CC1C048DFB4CF8433C719F6018071F8C1803FC8FE003BE007E0FF0C638203FFC67CFF8007F8607C0179E000FC3C7FA7FEF0183E3E0FD3FF7C0E1FCE07FF81FF030FE781FFC070C3F8FFE0BFFC1FE0407FF81FFF03FF0F81FE0F7E01FFC3C7FF807FE3FCC0303FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF8FC03F80FFFFFC00473FFF8FF00F90F07E07E07C07E07CCFFF801FC1FF800CFFCC3F007E0F17E0E38FFFFC07801FFC073C0F60070FBF1E3FFFF0F8320F803FE00001F83C001F9FFFF8003FE003FFFC003F7FC0039FFF000703FFF19C0F08039F8E040EFFC001FDFF801FC1C1FFF00F8071FFE7C1880FF000F7F80007F1E1F07F3FCF8081F1F80F1FC000FF870167F0FBF1FC07C311F0FFF89F0FF07E7F060001C07CE0FE0F91C3C1CFF9C706700078631C46E0E0609A1F00BCE18FC64F13FF8071F301807F3C00FF9FE01F007FFFC600FE70FC60C0003FCCC071C3F983E0FE7FC07F1F800230E0010FF0003C7FF9E3E073E7E0046FCC061C300603F0",
	mem_init1 => "04070F9E80783FE1FC43802003F818000B8E0381FDE000381FE04387F00003FFDE00C07F8083C0C0100FF800EF9FE087881FFFFC403F841FFE78F3301C03FFFC00F01F007FFFE03801E038701E000800FC7C0063FE0FF0638F78017E33EFE00401C07C7FF8F3801B018200E301F077FFC07861A00F7F3F00000407FFB61C100FF077F06018C0F1BF602300FE040FFC030F1B03C639E30003F3FFFFEFC7C0FF037FE0301FFF018203F7E7E1FFBFC023E3183FE338F300C203F87F9E7007C3638467DFC19FFC2380F3A60FF8FC1C007FC7FFB3843807E06041F1F3F87FFF3840F9FFFB03C401EF30D8C10EF3C038FFFFFF638321C2E40B9E1F6F87B33CC0001F00",
	mem_init0 => "F830270079FC18799DF8E031810C0F9FBF8FF038C079E6F07F0619821CE20619F63E0018C0C70FC7DF871C1C607CF9FC1F8386020E3F038CB39F800E183CC1F1F3C0FA07FC1F1F3F87FFF7E000E1F87CFFF8F8018307EC3F1C780FE07F87E3CFE0FEB83000F9FC1CF0FE000E61C3FC1F8C380F3020C1F1B3D07F039C747CFFFFC0E203C790CCC30771C303FE3D9FF1F3818262098DDF37839E1FC10F9FC4F030473CF20D8CE0FC03807703BC1FDF3FFEE03181F3CC60C667F03E7D860CE1C678E03189C71CCF8E0E3318C1CCF3C0E622183F398CC7F1FCF1E31861F80C730F07B838671C07E233830C0F1EC607F03F81F80FE07E01E01FE1F801FC1FC0FFFF87",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y27_N30
\aud_mono~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~74_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~74_combout\);

-- Location: M10K_X49_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0023FF8007FE1F81F078E3C01FE07E00FF0E3E0FF7000079FF0607FFE00E1F1C0000FFFF0407C08E007DFCE3E383F3E3FFF007C2301F3F9FFF80000E0703E70F0003FFFFC0001FFFC00FFFE00003CC007988C0003FCFF800181E100FF006000601C7F1FFC00001F0F8007FE00183FE1E0FE3FFC003F87E00007F0180F01C000003FFE04601C6007FC000039CF1FC1FF00FE03C7E01C7FC0000F01F01F8C3F03078383F800FFE0FDC67000F07FFE1F301E060FFC00001C43C7E01FFFE000F0700E3FFC380781FC0001FF800FFFE7FC007FF01C601E000001FF800E1F003C3C03C003C01E3F8C0DBFC047FFE007F8003FFFF870FE3FFE",
	mem_init2 => "01FF03F79F0E39FE307FFFC7C038F001CF3C0E0001F000E03FC000001F00F3FFFE081F3001FC7FCE0FE3FFC03FFC1FF80C3FE1E381FF0008078E0039F781C8003F801F07F800000FFF003F8E0E0FC001FFFFC0C3F8FFE01FFF9FFC061FFC01FFFFF80400FF81FFFFFF00018F800FE7FF80F83FF83FFF3FE0187FE003FFFDF07C0FFE07FFFFF8000F1E001F1FF800001FF05FFFF8000001E007F9FF8000007EFFCFFF8000FC000FFFFFF1F01F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE01803F43FFE1FFC001FE007FE7FFE7E1FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE1E07E00FFF07F8387FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF0E003FFFFFE3FC001E7F0038C7EFF0E0038FFFF00FE001FFF0071C3FFE080FF01FFF01FF861FFE03FF80FFE1C0FFE0FFF83FF8607FF01FFC07FE003FFC07FF01FF0207FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00401FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0201FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00187FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF84187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C200FFFFFFC1C00003FFC01FFF1FFF81FE003FE1803FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C010FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803EC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE31CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BE1C07FE0004101F8F87FFF007FC00FE020F81FFFFE03FC0007F31FF80FFFC1FFFF000F000FE01FFF00E70004FC1FFE03FFF807FC001F000FC1FFFFFC1FFCE07F01FFCCFFFC01FF01FF8001F07FF0E00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F11FFC0FFFC07FF07038001F800FFE01EE001F801F0603FFF8C7FC003C000FE07BFFFE3F8070FF007F806FF807FF80E10000F803E0E00FC00F80007800FFFF809FC037F001F807FEFFC1F80007E21FFC0E7F807FC0F800001FC0FE1C07FC007C000F0E07FCFC1FFC007C000F9E7F8FFE7E00037F19FFC07F601FF802201F01F00060F00437C7F81C7E066187811E3980FC01F9C3C067C0F",
	mem_init2 => "0004E000F860E7FF83FF80078040E1CFF1F90FC00070007FF01FC3C1FFF807C0001C67FE7FC0FC00F8081FD000FFF87FF000E18F0318E77FFE1F0018000FF0E07F7F03F8007981C06007C3FF0780018003F9F039DFE0FC003F80623823F833C7FE00000C3FFF03FFE0187C07C0300FC10E1FF03FE0000003CFE27FFF683F380E033070070E7F83E000019FC7E71E1FF807FCC101E77C07FBF7E01F1C001E7FF8D9FFFE01C80F82779F07FC227C1F99E1800F0F071F3F806704303807E0433104066004000F07CCDE1F807F8C786180F807EC63C3FC09C60DE1E0610FE043FC3FB8F79E0E1E18763E1EE00E01F2267F07819CCC47BC0F001C1184CF9E7EF8FC24",
	mem_init1 => "758C1CC33983C1CFBEE641666113F1E7E31FB90F3187F004F80E7A3B9F0041FC603F20F7CFCC860433DFD8C42D9ECDE380083B9DCFC24BE1F039DD878FEE3627C6327BF185989AB1F99CFCFF042F5337F61FC070F43F027A7A16BE767BEF9B090AA68087390998A593DF20EC4E17D994F3CFF8E6F61A78D282C45E6C6780332975282F9CF06608DD0C08EF3181FB639E272DDE5B7CF8E5879CC390FC58C003E01839E0C07FF8070C06001003FCF03C74C181987F980400309C0C800E01D900640F013210C071FE1040831D871C18060041C22107F0C18E0660FFC063D9FFC0C0FE018F89C00FC3F8DFC1FE1CF1C84D4630FE1BBE1E238E3DEC3239818206661F",
	mem_init0 => "F38001307FDBA1F871FF3EEC8C0E8383C01807C84670C41E6604FF03BF36FE1F81C07FFF7F06F8371DE07FF33FC039CFC8E079C203FFC309049F0C0C000721F87EFBA7EDFC78FEFBF040CFF4E017A08F8223C4087E1EFF60FEDFB030CFB7A1F7C0C6C57B3C18C3C1306BE0861F3870F1FCF93D3DE3DC78F034187FE0EFCCF861F307C0831049FC00079F80FA1129FB87F931B07ED62EC1046271F1DD84272105DC7C0632F73331F98763FBCE071A2FB2D03FF161899AD6F9179E003F0335963A2BF265D8F442D75C8D305EF81FFD8B4F4573AEC46F809C2722F5AEC3710C1F806672CE8133BA19C7A594233C42E9CC1F69686791669B9723497A13EFA30C0713",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4D7BF9E35EDC3616913B8D284D8639F8A1C3C6D79E00FAEB5F98653060CDB2539FEB452B3799C9E903DB55CC8010BDB39F90C201E917DB1F9318860F3DD0844C0780F93FFFF8CC83C03324CBBF863E60738C4CE6464E01F0CFC3F01E67421C3E16BB4C337347BC0F1F64D3380FF0CF9E6E18214638E08D443707E74AA684FFFC21E03608B22F1FE0F7A5918F7BB2267DFCCFD26F93C65D2778F884DEF7CEC7E5578D8162168DCD452AFF7C6D2610B77B3230C7454DFA685BC3E1F10B4A5EEDB7F82BBA708B3C931F779A28585B939691E8B85D9108302466E674D229CED882659F07BA6B63149261E5CF1988DD2E97BA94E187B923CED73DA2D50B322EF6781C",
	mem_init2 => "38B600C30FF03FE300000004FFB0F8801EFF8E01F80FCF8C380E0493FC0003FFF83F84001E03818879C7EC30FE1FC3E7BF1FFFF3F3A00C7E0FF8F83EE7B968C407C11799CCA3F0FDC7C2F01E5F9E7F071C8CC5E781F9C0E463107F87E078EF0C83A2780059F361C3F00183E3FCC8FF87600387C3F8F999E858C1B0F08101E1FC3FBD8399E7F860181ECFA433B3786C0C1001FFF18CE3AC007CBFDCB339C10E669EDA003C7F0CF0C67FF3001D0937DD2E7A9EAC749BE6F5007E3C3F3F8639F1C3C0383C1E68FDE045E07BBB679107E36DDC7FDCF8676B279A1FCC39798DC9DFE229F90867071E1F7BDAC0E6C3E14BDE0610018E1778623C1BC647CEB1F00ED0F8",
	mem_init1 => "BB77B8E20645459F38C70E633330787F2773786830F83DD9D11083DFB274B8C4F4325A6DDD8FFB00EF0F00E79FBE3B247300F87865E3E3F07C67C1C60167079E3E1FFF7C5A7819E03800FBE7B323838006CF1E8E187FFE7C1E40382030F77391C211870F820F8E3DFFFD1C79B6183071E6F93F4183818383071E6FCCCB559C383C3970F0A9FF99F1E30021D3C30F0FD1171E3C11302E78FC38F8F071F1E3E3C793979F8F9F0F5C060C3C1467C44A3675ECE9C3E1D38E4E8387050D4E12D41D24686850F660E0A8E16022629AD8BF01090E658622AC24287D537B77E6B022626ADB1B0FC7CFE788070F0F1638FE7020E1C7C389FF9C300030C3FEC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000278F367BD8F1E0EBCF9F9E3E3C7800F3C7FC0E020698FDFBE300CC0E4E327CFADB2063C0851A7E1873066381F68E200F839E31E4718EB07E718038E7F98738E700C7BDF210C55B610FFFBCED8C331C039FF71C7186731C5E4F300031FF03FA49C6D08E7146294632B229E93AD73CEE12C73CFF18E718803DE7DC009DFF0C219CE389379CE3AE711C61925BCD810CF39C61CA7FC0A38B78C7FFFC00047BC70F7EF180C0FFFFC77B060003FFFEF80319EF007FFF905821CF001FFF9800FFF98C3EFFE19039FFF00E18C7F9C4FD32068F37E007C7FC081FC7FC421CF7B007FE7F8EF4060207FC3E70090EFE20F7FFE0C071FE06B6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9681807FF31134FF7001F00EF3FF3980001FDA4804F3BEC901CFFC0C89F3F48714E1201FD9656079CFA41CE3DE78D0063C6241FC60100C99973FFFD8F5BA2E387FE3C5B0E13E6078E93B1B1E7DFFD6D8F30037BFE24077FE8138FDFECD1F9FBD8103700F731F30173BFF318FCBE6D0376E60F1E5AA98F1F899C70DE6CD07E03750810F2138FAB7A18039EC03FCFF80019FF1619F3B5060388C19CFF98313FBE4C4218FF8C00CCFF808CFFFC0C447C1003FF3D189767E180CFADF04446001FB9F7000023FE62BF9FE18C47DEE1F07F1000CF6FB603FFB86033523FF119DC8331D61F49C0FFF84CFFC96B33EE3C201CFCC603FD5D31FFFD631EC97CC034C7F0707",
	mem_init2 => "ECFE46003C4EE7FDF83B138F780CC6623307C7F03F3FA00655F301F42633B9180234F3800007EF3B180005CE99803F1B1DF9E13B99C1DBCBA67DA20911D1FD984997DD80011167DC881869D320C6F71DB0C01493CFE0C230EFFEC10EFEECC7C040F3FFC4000C7FC0A16447C9FD012BEFEB6067FE2E069602C99FDD187F2F05E2303FEBE8A27578A230AA2153CF0B34FD00CB73CF7B3D4F532CACAC310EB515435F1C7912D9E87199699899959A8599675832CF83C8DB7CCFCCACD03B8BBF6D4C4EA6A67E36799E6181774BE4E732877779CCAE15730CC302FC203807CBF808078B266C0790FF1F5C0711FC00001FC52336E5CFFFFC0181213FC4800FFD1E2661",
	mem_init1 => "FFC3F0606711C7A5E1C718E02F19BC30F800F09E6F60E67F9FFA37713EC060CFF9987B30E8CFF182CB1FC47B8CFFFF878323F63CD80321FFC6C6601CDD8DC7320C467643F87C66701A87D1827C73E47B0447D84F80F01EFB4C7F83D2F7FFB939328CF80266A71E507B38C2003BC567F9C19E44B8785BD4307C5C7C387FD7FD9A18EDF45E67D2C18382E9F71D5C3E9961BD8193E10F2FBE1FBD193EE65617BD81FED1F3BBF3E2CDCE0F2134EC87F3134FCC67F9920E12502611F08705F26013CF6AEE030E898EC02911D9003E9AB665C21F894AC72677B193FC931AC1DF20D095A20F73926FBFF2A61A0AA3B5D339B4E8BC271604B3DDDCAC760FA22EB7452D24",
	mem_init0 => "7E027BE12DB6E5167FF844ECC79027A30D843B0E67FF35C86D29C4211C74E72833D3784CC521F0C841EC37B67B9D01484B3663F11BACB1CFAE5DE2F6986197787187F5D5081F9C3C3E05EDFCE011AC33F7D9C6EF85D7A22FBF3F98F066B08BDA7C37C381C22E4B227850C0CFC2D5AB45F421CE73D0CDBB38FA1883C440FB8716BA57740024E0B44F85C843CC00FC73D47C3773C0663FDCEF7D0CBF9EB447F9ED8EC02B4005A0E4E8213D681CBC5126DF91FEE7A3B01B1AC70E0C8F970CC487BFE5A66E4FE3C51FD9106E8E00F72CCFF5CE37140BE90389F0E122839C8FBE7FE70B8F02CDF9F0339B21978E3C88231F20F5201FFE04DE600064FBB83F7019023F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y19_N6
\aud_mono~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~73_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~73_combout\);

-- Location: M10K_X5_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DD005E70C03E42E078773FEFCFCE1CE0C58759839E7FF0E061DA3A738004C38F9780DE430D03DB6F919FBF027D81C5F9AF6BB045F781D59600B017B8C2E01DF2748C1FEF802906F00FCE0823CFFF801DE0403BE673F80181E30FFE0FE100273FF381FE020001FE0C09FC00403FF9C003FC803FCE381187C783063F8802FC0E183F8C3E0F9C7B3F9187F833831C97B8FE240F01FEF78FF982086FFE01FFFC0303F820BF07901EFF4607C3FE03CFF8E0180FC009FF8E07FFC00F93FF001F7F8063FFB80FE7D01D73FF86FCF08007F380FF0000839E7FAFF020309F8FFFC0C00BF3B097901F8608739FF601CF0787FCF9E0013FE1F73C070FDF80C1FFF800078365",
	mem_init2 => "E0180F2E61FFCC03CFFFB0808F180007E5E1F8071E071CFF9F0BE63CC040CFFC0305F178F01E0E4F99FCFBE0EE4DE10341FC01E323F8FC731E17F9FF8FE1EF686A0CA40E5D386B3078068763DCFBF7B0E30FFE10121C00E0BF730EDE7E0C6067FE7183631CC39F8700E1E67706E263834C26E3EC1BA1F61B33291C4C11E0642366FFF3EBC9FE0BF030BE9B9049CD50F234107878E9CCC857DDD80F2079F82301223DA2173C389B3C17FBFDA00129BFCF146C239C6EE202665ECF3D9DF7FBE67C19FF2218E2F1F59BAF2C7F99E5390B50C0C1597E63D1E5D7A232F910FE13B18C11C65830905C380F0427E5B0F64EF20529807F2FEFE12600BD5EA8399FF00091",
	mem_init1 => "0936E11DC298A760CDBF5A7E43501E343338C00DE5C731E1FA0E0FEFCB1C8022E1BA3C7C03E119DC0405DC121F6FC3BFE7DFCF80F13F5B835FFD1FFF8BBAE1E7597EDE520819C1C165FDC7FB8F497B03EF0807E3EF186209FFF230BF7D41FD980803D3FDFC048E1C3E399B26FF70603F86FFFCCF061C7B89F9C1EC60E3C7D8CE1B4E1B3D85BEC3CAC2723C0FE11DC788E73C700427876E43BFB101FD38760BFBCF9C48F80C7C8C2C5021EF1CCC39F07280397EC071B0FB7B9A1258B15CC0BE8CDFCB1C1FA04EE10673E003EC09B07E7CFE3FC0C303CE9F820C304F03F41830C1C8F1CA43A31E1F9F3E1E706081F637E0E70C13C079873CE3CE618FA0810E1DCF",
	mem_init0 => "8E06F831E0FBF9F3C38708DFBF730F307D8202CCF073CFF3F847E7271E1FBD7703BC58C003F438278791E19187763C397F783CC4FF04C9918389105F798A589983BE983E830660717279C86F59BD93F721FE1FE05B5AC960BD653468A1BD8C0FCC0418E0670C245FBD76F4227EDD0810C18CE5D92183F32CDE73E9D7210319EF3C826413614D89905E9AF42C509D04D86F62CB09309CC5B4669A4B0B48BC86E632327309CDC0EC4924D9330998534B626DA6BE8DE86E897DF264BEDD85C0467B040D9C8926262D0104F3E76191F87F13018CE60BF8FFFF07001FFF0C63FC1C1FDFFFFB3617F3E3B8DFE7CC63841F21DB90E7018F1063BFBC008E0FB000787C0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9C41DCCF8CC70001034E20E70DB9F87E39803F80FE01FFBB3F1FE1FBCF0F8679A6C239C638320F9E7FF499DFFEE01F807C39F38883E2FF001FBF14763C7BC07D840F9F8FC5EBFFF206739C043FF7000C781E4001F8F1B1E341A07C07C77E50F0601D2480C9CC7F43CEFB883769FFFCC93317FBA7E5F79F398FF9FA0C07CC98E7269CF3E0407E0BD3DF8C023E0CE038B1EDE0E3A67E11F8001838FEFFFFCE0200FC0F07F9C4C3FFF200043FCE1C0E1EF061E676F0F36189CE18070E373033FB07803F0006066FB87C03D818E1839FFFC103C6FFF18183FDC8007E4E07E44FFC9EFC3D99E3E079EDF7E31F7C1E001E3039CDF9FDFC0F71C3F8101FEFCE43FE201F",
	mem_init2 => "607E6019FFF1CFFF037607183C62F3F033F031B1C78F8CC049000C18C47FFF812007FC0F879FF0803FFE7003CF38001FFF0021F7FE0007FFE63439F18023FFF2003FFFC000FFFE0007FFB8420FFF1187E1D8011FFF9801FFFE0001FFF0007FFF2047FBD800CFC99803F0340C1FFECFCFFE0F983CFBFF9F0F07E1E03F7C783FF007BE39F8C71FFC41FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC61E7C03FE307FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F878FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E021FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC180FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF01807E7C11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07983F81F80181F01FC7F80700FE3FCC7E0003DC3FC0FC03C0FC1FC0CE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03CC0DE63C03FFFE0B8038C7F01FC7F00807F07F1FC03C27F83780F00081FE1EC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC100079F01FFFC0001FFF300EF1F801F9FC7007007FC07F87F8F1FF7BF01FC07E00FFBFF80001FF007FFFE8401FFF7C00F80001FC3FF00000FFC00FFFFE383F9FFE07FC00003FFFF00003FFF887FFE03007FF807F9FC8001FDFCF00400FF00FFFF83E27FFEF83FF00000FFCFF90007E00F8FC180F00FFF00D3C083C7F018331F807F801FFFF83C7F3FC0FFDBE1F3FFFFFB2000C7901FFFFC20027FC07FFFE10001FFFFE08003E07FFE18E000FF80A07DF80007FDFFCFE00E00FCB8300071FFBC030F1F8F7FCF780FE03C00F83BBF804003FC0E1C3E777F1EF03F80D80077FCF98038E67790618EFDF03CE07FF8000079C4C31BF3EFE0C2070C0010F01FCB",
	mem_init2 => "8CF1C73DC3FF7F860807E07383F1E7C0C626183F3CFC07E1E621C799C1CE1C4F1E339818C0FCF1E0F7230C3F3EFCC670E181E7C860FC1E671F338C1CC0C279F031898607CF3E239860CCFBB638730319C3C47F03FC3FC0000FE261C3F3E7C0C70FF03C79F879818667CF31818C0FE30007F033C7F9C79EC2761999BF7E07F87FC7879F0708186F3CF90CC8307F00003F83FC7F3E7CEC3220D9F3F3E0FE06381E398E0CE0E731E790CCFE0CE71E033910C0FDF7E0430319CF9EE607E06101F7C844C60C379F7D84C8666279F0319D864FCF33339998C0CCF63073071BCF3D864E307E79F018E0FF07E78F87D98C647E79F031C30DEFCE6666303B00F00DE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07603807E03F0FE0FE01E1FE78F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF861FF0807E07F87C0E7000073C1FE1E11FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF81878F803FF007FF003FE003FFE3FF000EFF0E7FF803FFFFFE003FFFE01FE007FF8007FE007FCF800F81FFC001FFC03FF8010FF80FCC0043FE07FE03FE0003FE1C6180FF03801FF03F80FF03F803F8003FC710FF01FC7FE01FF800E001FF800FFF878FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE3C3FE01FFE00F1C087FE003FFFFFE3E07FC0061E007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF831F9F80030007F003DFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF81C3FC0078FE07E000FFC007CFE03FC001FE007BFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003E1E00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFBE00FFF0007FFC0003FFF9000001FDF801FFF000FFFF000FEF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80603F8F007FF8001FFC20007FFFC000007F7F007FF8003FFFC003F3F0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0701FFFC81FF0000FF81EE000FFFC06007E3F00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000F07C0000C7FFFFFC00001FFFFFC003FFE01C03FFFC07FE0003FF8FC6007FFE0000078FC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80E01FFFF00FFF0007FF3FFC007FFC80001E07803FF8181FFFC0003FFF000000FC7E000FC000FFFFC003FEE0000C0FFFFFE00001FF8FFE000FCE00001FFFF1FFE0383FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y27_N6
\aud_mono~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~75_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	combout => \aud_mono~75_combout\);

-- Location: LABCELL_X45_Y17_N18
\aud_mono~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~76_combout\ = ( \aud_mono~75_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & 
-- ((\aud_mono~73_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~74_combout\)))) ) ) ) # ( !\aud_mono~75_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~73_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~74_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~74_combout\,
	datad => \ALT_INV_aud_mono~73_combout\,
	datae => \ALT_INV_aud_mono~75_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~76_combout\);

-- Location: LABCELL_X45_Y17_N15
\aud_mono~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~77_combout\ = ( \aud_mono~72_combout\ & ( \aud_mono~76_combout\ ) ) # ( !\aud_mono~72_combout\ & ( \aud_mono~76_combout\ ) ) # ( \aud_mono~72_combout\ & ( !\aud_mono~76_combout\ & ( \aud_mono~2_combout\ ) ) ) # ( !\aud_mono~72_combout\ & ( 
-- !\aud_mono~76_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~71_combout\ & \aud_mono~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~71_combout\,
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \ALT_INV_aud_mono~72_combout\,
	dataf => \ALT_INV_aud_mono~76_combout\,
	combout => \aud_mono~77_combout\);

-- Location: FF_X45_Y17_N16
\aud_mono[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~77_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(12));

-- Location: FF_X37_Y19_N32
\sound|da_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(12),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(12));

-- Location: LABCELL_X37_Y19_N48
\sound|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~2_combout\ = ( \sound|da_data_out\(14) & ( \sound|da_data_out\(12) & ( ((!\sound|data_index\(1) & (\sound|da_data_out\(24))) # (\sound|data_index\(1) & ((\sound|da_data_out\(10))))) # (\sound|data_index\(2)) ) ) ) # ( !\sound|da_data_out\(14) 
-- & ( \sound|da_data_out\(12) & ( (!\sound|data_index\(2) & ((!\sound|data_index\(1) & (\sound|da_data_out\(24))) # (\sound|data_index\(1) & ((\sound|da_data_out\(10)))))) # (\sound|data_index\(2) & (((!\sound|data_index\(1))))) ) ) ) # ( 
-- \sound|da_data_out\(14) & ( !\sound|da_data_out\(12) & ( (!\sound|data_index\(2) & ((!\sound|data_index\(1) & (\sound|da_data_out\(24))) # (\sound|data_index\(1) & ((\sound|da_data_out\(10)))))) # (\sound|data_index\(2) & (((\sound|data_index\(1))))) ) ) 
-- ) # ( !\sound|da_data_out\(14) & ( !\sound|da_data_out\(12) & ( (!\sound|data_index\(2) & ((!\sound|data_index\(1) & (\sound|da_data_out\(24))) # (\sound|data_index\(1) & ((\sound|da_data_out\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(24),
	datab => \sound|ALT_INV_data_index\(2),
	datac => \sound|ALT_INV_da_data_out\(10),
	datad => \sound|ALT_INV_data_index\(1),
	datae => \sound|ALT_INV_da_data_out\(14),
	dataf => \sound|ALT_INV_da_data_out\(12),
	combout => \sound|Mux0~2_combout\);

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1707DE3EB26FC028FFD4C913F3E6610C65B8AF762156E0D9",
	mem_init1 => "CAFAE4CFC0D47B35B279EA57DA51ED232186E98E63456BE52D62841C660CD8AA43F55C17F18215FB13B27B40A4A886099DE349BF87CDB19FD3DB7F7057F5383A43A31EA6D4BBD652EB9FF6DD756134680D3264F2F2E2D65EFA94EA96D191512960F7FADC59EE10D271C0C6FD93968602DBB96D9F9739F261FDA1B614C8AEFAEB7E091B54420117FE2DD6E4BC733632FB8EF4554D558B7F16B5173C1697E6BA2FE9467720D01CB3F9D69DF5C8B00D3992DEF37D4B7481B2EDC988A1A95700D6955EA8BB9EEC63DFAA9792966C3F906BDFD8DA6E654F2380AF0AFF9472A47782133D536A7B26F269874613E7D110FC6C633E9F70C2CDD7B15E64D9B865FE8E1D8F",
	mem_init0 => "871914A75CC71A2145D4E2CF91FB70AADC77D51DEB586216D2D46CF00B97D7EBA147A21C2EB35455ACF55CA2E4093E936020E5663EA088B1684E4FD9BDE52AD38B20F6F2BCE234AC069B7A5987AFC289A4020C54BD539EED6B40FF18D5EE8B7B179D68D40EA60F9EF1AEF45E6A5177B9E832C98DB20C437E10D0A38881C7729E55E9A468D1BD717AA735DC7173654CBC6AB3348557ACC68ED8D80AD8673F08F0F1276D9B1F91370C5B5219CC433DB8F61963CE704FB2992E35DAE56CA8FBE9FB8F1B748397C302D11A93355837CFC2D953B1D448656E55547EEB22C80678491B4AE314BFD534AE179D614CE82AFCF8EA92CB6541C734ADB2C68BC9C158C27374",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D0622FFD77F1841B2154E787F093938F1774D5A29DCF04CB7495479D9426089E3D8D45795CC863811BF0E270F0D735237C26DBD9BB9F5201BDD6D38A4B7EA9B231975E59C7372BA26F1052BB2DFD7130D37984186DDD8A0B6344F0ADCD8BA75E22EA8E3FD2C1687AEA6F5543CE27FFC7E70E9A65C33911E4886EDFF0F1AC4F297526C138837EB8D09E04A02B6458A48FDAA28D27F1DF21CAB5BF6ED85352A57E26B10BB3FA8186026C16FFA4F7C2E72E1E219CAA3C5F9AC0C4441B308A184D2F864EA03CD38E2EB7034408A070DD2BD897E20A985F1B1F5B73CA8351E09B26D9232D656B210292283202BEDF9F8BE53BE25130275F8487F9FA30BBEA31ED2F1F",
	mem_init2 => "11E71466E2916353FD7318A36756AD99DE14B37740E13000ABFC22DF4C029BF76AB7B3DAF94FD74EA897C4E30E3BA253FAE4524563CD03A82772459862145D2F9CEBFFE00FD8386EE9BA0F153B0786906C4C6D8EA2CAA21338BAD9FA4EFFE4C1301CB28C8158C6A97D72156C569BA062D1B6C6187ACD1989C0470C4B43E6A3201F3C6C4F7EFE6287A3CE2BCB368A2B8A33012BBBF56A55EE425A4E255AF4887A6964254F4EB495BDBC1D9AA434D8FC745CE601CB4A33D96570DAB5F32EB7CA90E6D0C1AEF77557B4CD84854C5C4660AF02D60CEC4F0FC26AC32CB10B76FFA1DB826D46AEE4278507374D654B571182E19FA2E2589CF8359803DB200A7BA534A5",
	mem_init1 => "14D0B4A5F247DFF7BF63CCCDFB59F8AFA553259E429B3940578495B4D1CC63BAFAB7C3B42517C79F7FB10B512862A92D8D6251C001E05C6BECF95CDE65E8E37A666A3FFC089FE1A82B8D286A21E563EE158F71378FA18CCFBA24BDE2AD5F5710B130EEB4F48F0899DBA50B9BA818FD492A023CEB6372CCCF5FDC3E4242F7407F8AFA33952339850153ED9D6AAF85B08D01B33DB780A4F889AE43C1094EAD0BAE39E812325DAEBC772E13D292FFACE10A6DDC0E182E08E04EA788741660A2B6D47B7BDEFE2459BB6691359085E54AED6ADC5D911E135A5B3551CF1B15F413D11B57A7478BB2B3B4BF43396B363697CCC9B40A278CDCE42B955C175BBE765BC497",
	mem_init0 => "A568502F27AB161E81D1AAA7A89B02B2BC1C05E22D066F38BA23F42AFCDE5EFD4D02D7B9A5379B43D8D643F96C47AFC6CC26816FEDEBA1ADE12ADD35C5B6EBA1853827BCE64AB6ADD914C24A823E0094B5195395AC136C33F62801A5DDD9AD5A3966E71320A19488B79FDA5B62F1671CB88033696386565D2DE7281951436E9EB8BAD4AD8CC917EC860A395A7ACDBA38F3B7329B2269183C26271D9DB130C2A3AD13F8B75C867313E43DD35FB521D8858E3AB334215166AD6E12AD845BEB73A4F8B0992148C822658FFD49EDA622D7681E0B2A927210ED4C6F23F0CE3CD9010C7D83885821EFCAF7C2B528431EE3C70B770E1A05DE93EA3FF8AB885EC7BE7EE8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N48
\aud_mono~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~86_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\)))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000100010100000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\,
	combout => \aud_mono~86_combout\);

-- Location: M10K_X26_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7AB1EFE6A2A480ABBA6F8DDD3762D05AD176C1F87431232679C45DAEFBD8B19EC45C1162FF08B3301B132104F8ED0A9BAC41ACCC64ECE3FA36AA204F1F3480F921D45865E2CA48D9D9C4DC872D295B7834344B7E8C853F1677A905E2F446ACD30E7F0EBFDE83718CC0F49D42AA0EB0C5AF1AC0B73110AB2099D0BA650A5C55467BEAB1701028267030FFFFE8C52F01CA52FE74ECB6F1E1AFD8023983DE5EA3BF8F69544009856331BFDE1C70087E0F66B18068CA4C0FDB3AAC67FEE4D8DE10CE62FF49FFF4881230B3432F083CE5114FE162E1DF3183E80635E08A9CAE073B65FE0B16C40B026023E6EDE5028EA4C471D6557E081CDB1FF3E918319F81BD2D4A",
	mem_init2 => "A01E9F9C3F143E57C981902989323FFF01C6FF837BCD9E681AA0545FAA27082A073C3C3FDF807F2C006EF96B1D4E54FB69E27073C3678F832636F1CA4B3C391FE6BECCFAD04C2BC7F87C7830FFC96369F15B2A814D20D3FFC8763FCD84CE830C72D873958CB83204B1D38C230E3C81347EE55F53C0D348019607F988780ABF8F523C4C32F527D8B80E1866FAABB59E9FFC2BD398E7129FCD864EC699B1AF9FE1E3EBFFE11C7C5809BD5446643223E93DB1C461FFDDFF88353E07673B2795D4CF36C9C640E325A01FCAFF0E83429CFDA9072BCDB01266F53CFF9F98B1C3F36F7D4734E55126AB760719EEC1926C7E2181FE59F8759FCDC69E53F94C0C3CE7E135",
	mem_init1 => "F97C20C7B2CDEC181C9FF0DE781D734C04E0CFB3858FCE7CC24B7FDF355AC31E77FC18B7E48C2F2B9FCFF7933FEA7F1E7EB34FCD6E66F861E661CA10C63C666B90F03581C979F06B5E477F01CF6F0B30F8FE0AD4F1E792EAF68581F860D1C91FB2BF8119F339872801E60A133B2542FBF20E733C2A66CCF0A84E7F7F8BECC6FC814A7E11F81F7D59E7E61F0E4BA9F6FCA9ED84C677E7FE91547DB2BF3304FF58C341C83E6C2B894B06F8FFC1413C87003019C131DCF5B91E43FCF951AB71A836371F1F87F1319CA649D58328D25F3F4654F953980E02DFCFFFBF0FFC39B4AD36253F90F3F0E7C0A8679FC79793F9202B39E9E033EAFAD415664C003F01FE03CF",
	mem_init0 => "F540D3943D484A7BDB3A51E9409C3994822000C18F0E08D5FB519282678F870FC5330640F072CD8AC569FE9D80C735C8B1ADC08FFF807060F0FF8B824F4F26A6D52B369D324B3D3829B4877BFFE739A67CB32A7EAAC9489FCCF1F6C01D1F110FB4153950130F07F02FCB4162137FC0F1F8090037E3C7BE9F9584B4B45CD3BFDA6980A02CCB001F3864FF85A0F136B494FB626BCF2630298DB3C3C191F89C280631F1332B35B815FFE07F275F1E2C09BDCAFED469423682EB8C2B37366377D301BD8094206BFD8BF889943581408330C6632CC30D8D44B6E28F2230F562584AB35E0011E0FD708103CF1427388ED9D5167D467E548812704E9D20298C19BE2624",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FCFFFFE0FFFC38787FC003E000001F07FFFC3FFF070FFFFC000F0F8001E1FFFF87FFC071E03F0000E000000FFC7FF81FFFFC3C0FFC0038000201C7FFFFC003F7F1FFFFE003800000303FFFF03FFFFE1FFFFE003FFF80071FC3FC038FE7C38FFFC007FFE0007FE03FF8007FFC7FFCFF81FFFFF01FFFBFFE001FFFC7FE01F01FFFFE0381F07FC001FE3C7F8018307FFF803FFE07F0001FFF8FF807000FFFE1C7FF81FF8003F878FC0060E0FFFE387FE01FFFE01F879FF80700FFFDE01FFF03FF8C0FC031FF007000FF1E03E7E01F8000FE063FE01C7F03C38F07F003FFFE03F0E1FE00C001FFF0E1FFC3FFFFE07C0E0F07CE001F03803FF83FFFFE0F18780",
	mem_init2 => "0F983F0003803FF00FFFFC0700E1FC6387F000E3F07801FF807C3807803B8E7E0006183FE07FFFFF87007807F9CFE0006003FC03FFE7F8E0078C7F19FE000E1C3F801FFFFF8700E3C7F19FE001C7E1E003FE0FF8E00678FF39F8001CFC3E007F00078C3E603FF33FC7F1CFE3801FE001F9C3C6078E663FFE18F8F8303E000F9C7EC07DE4C3FFE33BC01F03800038CFD80E0EDFF830677C7001E0FF87999CF78069FFFFE27F80001C3E00E3319C380D30FFFE6E180781C3801E363301E1A60FFF9B01C00039FFF0F2C338F1DA7FFFFC98E000039FFF0E5813DF394C01FF9A07800031FFE025833CE734E07FF960F000C31FFE0690630CFA4C07FFA60E0000E3F7",
	mem_init1 => "80D20660CF6CC1FFB6C0F0001C78701940260CEC9807E36C1F0078E38F80D406CCC0DB00FCED00780F1C601FED462419859E7FFED81E1807CE07FDAC06831E5981E06D80F03C0CFCFFCAC05831C9B03805B00E07819C0F8D68CB067CC9FFF0D3873F9073C3FFBD325F98E53801F6CFE7F038C7C3FAD6CB0CE12E0F0C9983077FD9FFC1B532419FD67F8FDB263FFFFB38F01B706C73FA4FF1DB24E1FFFF67FC01A6650E3F69C03334807FFE367F801AA0B3C734CFE7735803FFC6CFE0FD54CBF1835BC18395883FF86C1E0726B93F1CCB7E3FF2B3F07E0D3C03FAABB3F1835831FFAD807FF1B1E3C0D5733F9FCA18E03527F839C9B00FFAD073E3869E71FF5338",
	mem_init0 => "186C730000CAE33E1DB730E02B4FFCF0C66003F4A067F99B1CF8FCDA7FB0E0E3FC1CD9F2E3219E3FC032B09B1F0E601E29B19FB99C3FF87C4E7333FE70387D566C9F3E033F1E25B0EC0079F8F79684C80E00FE3F03CC018F80E0E00CB1CCC18FF3FF07013811FE073019C81F1FC011FFE7FFE18719CFFFFFF1C780FFBC007F07FE00000001FFF007F83FF800000007FE001F81FFC00000007FC000FE07FF00000077FC0007F07FF00000011FFE003F81FF80000000FFF001FC0FFF00000003FF800FF0FFFC0000001FFE007FEFFFC0000000FFE001FE3FFF00000003FE000FE0FFF80000001FF0007F07FF80000001FF8003F83FFE0000000FFC000FE1FFF802",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A88AF17C969E3B865FBF99BCF304CD3364511A76E371315863CCC0A2BB1583E0B65C5050765F5FD2B75FDD0E5268E2A32EC0B44D490DE30A42964AAD4F3822F509F9D73A9800D6687EF5206870111308F0ABC51A76AE55501366AA430720A972520940975E19721F93BE73002F2A13504F918EFA5F03C84AE0BA9A7759177289A2E483A757F480E7D7C3209F1249A8811A87CEC464900C605A474D18A1E201EA923C1CAD3E3A41B7F5BCDA0F4E38D405B9B2380B4C7F0F9321D470F2FB9D4AE361C1A1806969FE106C025523F446E4A48322F77A0AA49C86AB86A07985A1E377638382EE01DEE7387E21367A98FF2B0968612CB7EE48EC141995A53E7574F42E",
	mem_init2 => "E8ADAD9740801276253DED85A150396F94935D34D2CA5B338BEBE4F94845BF33F30C08E6F4F3E78F05C2CD9B03881382488900C1585D7D490B341B82B90454258CFBE8EA1DD8614D72B492C31FFC04F1A792F5A56BBD38F4D1BA11AB8810CE77B0C6A369F537BDCEEEBAF1C5C5D5DBE3F948F721C7C8F6D419CB4329F25C500218E00C08D25F3B5FE39CF00643113A34EF070BD967F58B23EE0896DD98FADC91BF6B667C3CC3254F923AB9C16D6CBD67D0BFB2A2120F6D5A945794F7A4F3148C56CB90DE1A342EE0D54DF2DF6E2FD3D808DFB8A2855DE75C38960DF4A83DEB425CE8288CC6EE5043791DB057FA545E797FEA5F69ABD4DFB5F283AB3F8F52C77E",
	mem_init1 => "6BFF52A30248F8F362800B3B64ECE847CD917929D6EB79D7C2887E35C0BCA225220EAEDEDDA610C3F1962F99C15CECC71BE161B2B160245C66BC57E974B109B9D3CE628FE00A5DB5CB5EDF986E00A88E22A0E0B37D26E3C8024505E2B743AC8732784CCBE2C0440FC3BE9D5BBD1755B7163CEB78A3867B41D8172C223CDF7C0ADDBDE62B1D5E2C0B19A9D3E6CAE54664A3EEF2085F093EEA808ECB6AF4793101DCBCFD76E1BD36A556987823875E67EEDDC1FFE702D2ED669417673698F2B3EF32FB92F8FE275F1CA0D55C538B60FF6C57710CE1BCE90B6107873DD10280C20F6860E32FA9C76533DF6410F7C4BC84903635C27F6088068D5A93505073C458F9",
	mem_init0 => "EE8AF2F5E43DE09FE2C2798011067038D105ACFB904F0F7937D54D6E97A1D35C4A8F6EB397179D881D938986C3000C27C5803D9419A2983FCD241BC4FEB849EC5E316459330620B0CEDCB45B40D6485EE31E53FD7AC807B445DF69DE21838A01AB49D485E71994F7D0027DAA7AF62BC43C805F6805A6F6DE971D820B684A071C268D8DB56B5B79B580193EFD3ADA041FCF2574BE93FE0A14A72719B6AB803510BCD3B806706D156B5C92F398829020D016C6867F8065ED889DE509CA0509892BE01C64A03C1D378891397869364CA0D47B458E12A9925E012936F6C7BA4442AC4D1642471D5E561F9A915E6E819FE3A8FAB93F2441D6EB652901DD149033C2EF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B0EC229959F57E18C1F794F819CFD65962D55E9A24DFEE98429141061C622733EC3E499A5C3564ADE8BB92C7271F343FF83F799FB6135E09912B124D9548D38F3218180000F13DC1670528951BAC0B6FE4C0C8F3F0007CF83D888873B2753029F9483A986BFDE1F81BFC3E7C77234D36B3A6C2B5C35FC8C2E7FF0F041F27F7612D32A22B5FA8FDAC153FD9F13C3C1E18E7B72E8D4D28AF757E5415406A7CBA40701603DC137ED2695055A12732C3CAFF7A613FC9FFE1F870EB2B97D32CAB32A1DB185DE77F41D81244E7B43FB5E4A7F36663B2623C793FC307E03F83E3DF8AFBAFD4B5D20B4CD642CFB0C8601F80FDA7030CD3EB4E2A33379AD9698360762797",
	mem_init2 => "0188427113F95695014C15A64BC21388260E7CEFE4FC8CFF54C573DDCD53A232D4C633FA1200FFC2C13FAD72B02CFEEB2ED2957391E585003FFEE0C81206B81183542D6CDA40B1E33B7DFFDD91C011B24E89A1A9C657D9A5AF13B220F33CFDCF87E6311CA0343929C6E02CBE2B30F90CFE4067323047161563D9E6DFEC441A3806DFA67E40E11EC2E659F035C139FCCF8BC700701F30558EA9C66FC8FF93E1380E60123FC48058765806E1F93C2718E401663CD06587ED80DC7F3386700EC066FF9B8133FCB0E9C7E378CC039826D80D31933F9A1D19FF2E0CC01900DB032E7227F347B33FE5E190E320893CE5CF64FF28F66FFEBC323F141C91FE5CE64FE2C4",
	mem_init1 => "64FFD0C6600E83B27FEDCCC8FF58E6603B0CC61E2F3337FE99C6C061CCCC1F9CDC780DE6727FD8C0C87E8CCC70FB90C732460323EDC80D9E28BEE60B0D1E30766796F8593E48C4EBE7220EA0321B76FDB189D3999CDD798862280C83D89F25E49AFCD70CD3CEF362C190FF3BE4C623A67A3E66043078CFE60F4F2330C9E40323CCFE7F987C01FE0CF0E700FC0083FFE00000FFFFFFFC00003FFFF0383FFC00001FFFFFFFC07C03FFFF8207FFE01E03FFFFFFF03F80FFFFF801FFF8100C1FFFFFFF01E01FFFFF1F01FE000007FFFFFFF83063FFFFE1807FE00000FFFFFFFF8E3C0FFFFE000FFC00000FFFFFFFF00701FFFFE0003F800003FFFFFFFF01F03FFFF8",
	mem_init0 => "3E01F800000FE0F8FFE00803FFFF83807E038001FC1E1FFC03C07FFFF8F80FFC001E1FC7C3FFC07007FFFF8001FE0001E079F03FFC1FC0FFFFF0001FC000180E3F03FFE00003FFFF0003F0000301C7000FFC1FF07FDFE001FFF873F0300007FF0FFE03FFC7C0FFF03FFFF3FC003FF80003FFFFE001F007FFFC7C000183C0FE000787C030003F001FC3C07070FFC0FFFFF00FFFF3FFF83F300FFE07F01FFC0F001C0C7FFF83FE3E01F07E03FFFE000FC3E03FE0FFC0007C078003FFF81FB8001FFE1E3FF001FC000003FFFFFF00FFFFC78FFF001F8000707C7FF8F07FFCFC7FFFE0007C000E03FFFFFE07FFC7C7E1F8000F0003C07FFFFFF07FFE7C7FFFC000F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y26_N6
\aud_mono~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~85_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~85_combout\);

-- Location: M10K_X69_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C4ED1860DCD5D6123C7B2242C8EADAE6F1716DDD22DC79BD4A79DEE760E1F2E654B8ACF9205BCC975024A57842A7072E1881967BE816E46639177D2C7730B63764558F96996D04575B5FDA54CE46B1A7BB2AF1934628661060BCB41DF4EE712E9D74DB7E4BA30651FC4AE079667868E3B55A1EAF2F878FE32E9F8C398F5CED1801347C1077ABD89035578B3748B39C5BD7546C3FF0B440C4CF19490E693253E32F6C95C9AB52272FC75C0E187F81962DEDDDF17925CCE316174C17AA18C478C7721ED44A61E76AC1FF9B0D7316A89F933715798F38F791A6E7076B414A364ED75EE74CD76330B1EBEF17A02E835A75D33929FEED21DD50BBAC366B9E31D26306",
	mem_init2 => "E56D55AAF62B7BE08DE0E5D39D3CE6BBBF25951AECB9867F22F2CF84E3D0C37DE800C8264D378F4EDA76BEED7857701B59D4EF074DA76E77CD51D59114143733F982168430E53AF97198FF0BE849E40AE193E5AEA91F6ABB6A8C2C2CE0BF7595CB6BCE1951DA63BED8772C330F0248C0E64387359586F0031BAA0A2389C112E1D1A57BDB36D2ED85678F7FBF04D57A1F3E93366B79ACB6706010E42E607EA79D6C17F7E3404034F4678062CF1DB1228157B19888E889EE712E617FB262ABF5AAF4839FDFD563E44C5EADF5CD674020FDF095906214DE445265EFF310DA03DBAE50704F24DB765BCE822230CFDD447DC7D91E5A4F24252EC429F7C29DDD96A046",
	mem_init1 => "2753C1CA3EAF2461195D2EE28AFEA8FB152D799CA34E043B689CAF2DC6D1FE29A836065D868760F511ABC14BD8BE91E72C99D7C46E71288EDD59815E69508D8FB6F15A4C64205A5F10712131F9FD19A6C85F74DAC81AE52126B19A4E61EAA3058562B60FA07B87E940D8C2B8F53D5425029F93561F0FE8D882F5AC77EA63D11533CDF0FD1950BDB8B143361FBD0A2CF10E57B4C422EEF7B75821ED09398894CBA42CFF1C67A136F59138A0DB19482F11EF36BF17D6CA6BCAAA1CB276F4C7096469133F1F4B89565748834A89C0B16829A7CFBBA67574AE8D32CE2A901A5A6E2F070BB88CBCF6AB0D0B09504D1EA7767EB2C1C60A4AE8DC01013D702B11180739",
	mem_init0 => "083D51752531F299E63E69881990AEC5786CC4C52B2D1150DA134AFE2F05EFA3DDD01E221A5F29C8BAB49E93D4C2BADC8B124E9287640F35915BFB095A39E8E1B3AAF4F530C8CE0C1FF119FD9B672819C68D3DF1CDF95861EABEF137523C0016698ABFA42B9581D7F74C3720D28976F87FE253ECB047471A10164868574BD3CD7B0CB30F116C55EA9DC0539F65FE8529A31CCD8F035F3BE292996900F834C1E1DA5EDE203867AC98872B31DDC649B0E5E20AA5B3A0A6EE3F57CEED7F060365B564863016AFC89F6F7C8A6CBEE044A093ED33E46F6EF9CB8DB482902FE2DFBD585DA432BCA35DF3C9CF281D880A04B8B6866EB4C89469943F9324900343B7DD32",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9360DFC23017FA97755D2B06ADCD68F8A7A40DD52F2BDF4783B82B31AEDB6140A48F1E88C54DED02C55AC10C945CB0E831D427C3F0D1D6777429992BB4EBCCED87F7A7D6E53B610ADBFACFA107A9986D76A8AAD53F0F3B279ED26BA83C2D1772E77BC54263C1F1587056EB44154A7399C140C60AC54853319D1CB9B8DC7F7BA45D135BA00CB88BFAC3EA4F98A786A285B874E17EC5B6FD49C5932A4B80AB4F1B11741363CC49608D89889D455E4902452ED884F5C36DA2ED7A0E305F6FC7346152825042730AF12670AD4C654EDC0D141FE5963F9C0E4F6B4EC2C76A624DE9D53F527D4B02BF220CA20887A320D036B368E160C201C65EBEB955AB87FE6F9C2C",
	mem_init2 => "5FEA68932EC60D27D7B424EC991EEEC4740B6FE9D618DDA6597C6F088C012F5E2AE37C12DEFCDFC3A46B416CBB817CA4D728DB5E421CEF5628D9249EDCB15A702DE9744F7E6273D847FD3C864E9A969B842280370104E09F5AA5BFE69FDC17E538C5F14CB2C213EDC3D2C76E9F3ECFE7F84833A78F2E79F7336D0367A0807802DFCD1AEE0B73A906D8C30465F358F51C8E8BD67FDF47C8151E2ABEC246A6C1B363598A94C8F0F92AE8EF3584DD43CF012B77DA97FA2C26BE17F45246CEC534F063E48CFC8A3AA56F1191980F958F5B862090D0C2C10304053CAA2CDFB354000AB9540EF33A56CA6BF2BF6AF3B10D0B228D12A3D3FEEB7B6F86A1026116651BC2",
	mem_init1 => "618106FBA33C25BCBF52C4D6F3B798C92C87E0CB90E411CA19EF83B8CE8B1F0766D2BFBE56D22677E581593DA831F6E4D37B15254A6FBA4FF495EFF399D0FE0AAECE2501D033CB93190D11C0A9654F5A1FD7E180539164143999B665F891D6BF7E6B73446EDEE0CA7DBE6A6DF6504C71003316A04244DC2DFBD8512376E05938E638A9038B4C32ACC87E23AF0C106A50A97442162BD70FFA32A5A67F865BD3308FC599C313F0756879E0197CDA7158D7F801597CA4FFA8941882378A08E286C1E4D9EA0E3884E3BFC2B74A71CC1C0D4E07363BA1755CB6498454CB3D052A27422CF8755E142C5EABAD2F999184CB338455BC74BA14DF5C42C68CD32FC37C0B57",
	mem_init0 => "4C1E6A2A743343AAB7D808FB121B7C4965417A8B18E91590A5F3780D726AFDDA451F98693949AFBB0650E267DE15027119583AE1A26A91518B2611143AC536C1675335D29BCB8F387DA97CB7968C5DDAA91E823D4862E8F64EDA525EE286724726901E21A5DC864CD59BF419B063465C1EB3C7C0E8A765BA874ADCFC515EA4CC9F606EF8289B02BB0928E9FF75562CDF23FFDE71F02AD62C710AAEF79334C162C4D9CDEFE7EAB69CFFB134D52BF4C77785B62C2FB13B9B39378C4BB2579420D56CA1440A912D7A9704889ECCE53FD602B77C50E77736DF476FDD79499A6DA86E7A68D9D45D17F17495D4A43CAE58FE838D8AA6983EA584B88FB8ED995A6E4C0A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1BEB16D9659DAEFC33BED6CF7784DE62DBB9612EB582A19806481A2C384C8807D55A264AEB80DF5584FA28A76B9A5015C1BF6621F9BE84D003689FE1741A612D4C6A23B601F5E45A30A5B7429C4E8B4DC26321C4064280B4B7F729221B6BBBB5BB0DD32D53E05E60296A0730E45A3E633E9E87AE8477D676EDFF51DACC772CBBA3A41EE636564E1C4737AD1F164FF4CC8C9E2BBEC04F5EE12D5020BC80AD61C10455B18E35330E27857A9ADFCF452212CB4022C13198B1E5B9A7A9BCD7AD0EE1736143B6FFB65F8E8F54966ED506A148903A3BE9DAB8BC802C0B469822738067E95CBDDA5A6C516491A8847DD0E93632966D91C15A75F44F1B085A4D18EC941C",
	mem_init2 => "4ABE2881AA043C68A34627F7B05E3FF9CD6968663AB7BCF619802C3F590C5CB64205CE7587AB2BA300E4CDD4A05B0397DD1C76F8F10780CE8BFC897FD3FB15227132493BE727511DE15A085DD96EC71490FFEAD69D710B65258BB584E6179642E0555BB67C67D7C70B40FC8667CA14F6ED38E1953D838A994037C175BF4C5CAF7FB2DA166EE01EABD728414ACC2813B438B43B5959C6B6EFC2717D605A5D4699C7A27B168FCD5C943C02BF5B33B81DFF368EE0DA5B31EB760E626BAB751C2E1196679F6489B8C282A857060E71767E26E82CC9C3DEC3432075745F6E772447B5AC4B981EE838619C899D5B02FC0E4D9130C69DA7D763221E64A55DF0D789A357",
	mem_init1 => "285ABA90957B525D1E105489EDC597D792C4DD986A5A346F23CFA9FD5542E4B9B298D12075D7F2935F9EA3A63B742E5D8DA36166A6B6D7D0AD1612A89B633E7DDADAB9EF764DD1AD42A240D9C85446B8B6F696E2441F0E53BD64521FA522F06DDD10AEFFD965301F6918D9FEC82E51EC0F4711F4980E91A61B5343BB51A89B18FA10009AAE16EEE4675A12E811F3A3653E6C3199249F63F11534B04CEC1A42080A2CED23CC3FAD3ACD1D9E65414E284D26DB9BDA0ADBC831157860037BFB3C8AD1B2B5EABEB8EAB0E5466A4319A20E70F556C535E9240CD0030CC10C4B89CAAE88B4BFEF141C7D95B7956607F630DB4E01992E4BC6A5CE645E3761ACF21E1FA4",
	mem_init0 => "D9B71507CBF3E33B9742507C5F3F3B3A4F1CA54B1D1E30D57EDA119B8B5074E1D9CF7B5625F62112AB65A8E2C0BEA63E59B0DFB8AB0D2CAF0318C50FE6FF496C56551B62C8520E2630EC6427CBA6551828866F2B99D5E927475F594AD59DECE9C1DCFBE0D87471238BE113583258BD0828E8CC220D672A9EEF0BA9C3382C98D460692A91A0F0B27C2414C848C3C054135CEA6A655FE115BB2D33051E6E6978426B456E939FA50B1808F7D1BD6FB9793D0C2592C4027119A496F61F778637D5E106D7999D6D7934D055462492C0677A1D2E224B6A446471CBE5F541FE3243C0D5C59C57F69D1F60A99F060C0303B3A0745F2F4F5201C087DD319456ED0745E302",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C748892AD138B779F647496A73CE9A4C2F891D163077BDE8A5E86926785183780716056AC6A8E250A6B77749DE6CC5FF2D3BA9CEDDF89A8DB2E01DFDC0318737EDD5F35FEB750BEC82144C8D4C984F204BDD43C7237A17527CF445FA353431AD3066CFB803BBA4962F36BA1F53E0E026FB09C725436544DA0D1DE792A6FECEFEF9D582B7E9721AE326B591FF6D06C9197B26B69E1ED5C3C4122B41950471D4A0F7C92B7D021E16D88C37D95A1BD25F9932F7EBA972601708940CE539748F33C60778CBA6CC5F111E6AC20BC517D07ED04B02AC276D695FC2DFB5F29A6071ED6DB0A92E871FAB26B8A7CBE151CFA5B3410061C9B2D054287579A545C6D77F419F",
	mem_init2 => "D78724ABAC9BD11D6CB19A93BF591590B3D4D5A0AFCDFEA36A2516FBDB0483D50FBF98B9E5479C11EDBA5DD6137D62A123CAD0A92C9C6C7D71E62406DDCB4383FBF0CE0FB068FAD5A95B1641176DF31E5CF0278536D18621D6B7A404CDA8A1C1A54E7A823AC59B8D4119F4E87EF19EEF8BA70996239471DA4BDC7AA1DF026FC27C4E4970B85F9C8724420C9805A5089A24B484173824D7C98354DC061F5593428AEF095B87E7A2F2B2EB7ECC403612B63144DE12926ADC5C601E48F7F022B0FC8C09EF628EDEF444D56277F0F32DA0555992F91B0D0DB18BE0AB41CC3590393BC1A2E5569DA122A732A5C7DE4E7DC5A6D801651BC441A6CA0C0B4138D8580ACA",
	mem_init1 => "CC7AE39ACD7886B2692CC73494F3111AD26C135F35B8A4529C24ABCA4A2D5C9C0E66E4E25D867C4F582D70E708B9C9EFFCBF0CE9B9D5BB03E05882F20200B310CB1DF041799E854E53B0352DC25CC101CD7A1E2585D3E2D54BE6F548118D71F1000521D65F5B919AB49B6013245E2794468227F7A6EB0CE0C5BA091761C753C2C9926C4DB06D805932138DBF1905403CE6EA5FA9D91BF705C4CD888498666FC16A14705A481475B30F8D26C6D9C456CD8B5E0B0AE0DCCAC12E4058A413EB5AF8C2F03D2FB938FE422A0277433C7E24C39E15F72257F44B87C92E336F255AA67B6B784D7EDCBE1190E6569CF0F456AE3EDF0D93D5B2D5DE95CB3A162A2C02735E",
	mem_init0 => "E468F9F9E9BABF183C9F05296DD3BDF22F45D90FCB2B1DCF7C63AF0A67EB0C1B450EBADBB1DA7A94766EBE38FD2D9FE9F751388B6486BB84A19858DD5021197D89CF33DA18F6340A53899ECB3310C0F58C5205ED17C13B96A7B52825BA8DE82668FF931AB14A68DF710F6919B5E12DAE6FD988A93EC38B9C64C66E981862915C85A5B18FE6F65367797899BE81E8E80568FD7D15516E879D72A3A073307BF477C5503FCFC14D48625BFA01F07C00CFCBB3A024773B74587368504EFFC94B10991E68BAD17591EDB5C034E1FDBDE55E279F3B738BEBE6A3B146B6B5D2C22652C429638B1A192CCDFFD5435CA3C5195E146059AD6081159BC6EDB9BEF12E1D450A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N12
\aud_mono~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~88_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	combout => \aud_mono~88_combout\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A9313B86981C336C8EF63B88B4ADEA554530A312995602EAB26D9F3F6AFFA53D66AC9FC8614D8650A2A0029AFE62212228DEC5D88A4DECD48E0FFB1EF1AFDF7DF39FBC7AB3513F3F97ACE925500BE6AA3FB098893A5872607860DAC08B238ACD5509E07C6FD7A4FFA51D8BCF4FF3C71B394D5D75EA0CBF0B13D1F14B572B772A2896A895241E7C04952C21826C44811A4A6C04C03B4BB40160727D63950792A2EEF6A068CC37B46B9E98C301E6586A404B1E1749FF69806B542CD59EED5A7E52B71982E8B30570BA66F35EC6EDF694648B13B5AD3B7D71A0BA11A37DBAE71F03B539423A2E01722546974AF4D725C79D47496C4CB24DA4AC724D3D11F77869E",
	mem_init2 => "CE1FF3FBB231594864C1EF8E55588CC4727292D341860C8BE9BB76C49758CA6BA714E9F607C57BB762A56A9736D011365BA86C6E2C8A0146C6EFFF2770D460FC960A74DFBBD6D6F3FBB966FD9DDE5F2FE1910E40FE46FF57FEB855F303DC0801136DFBF203399931A203A66385B8B9E730029CCBF08D8B19B61C24CBC88D908708B2CA7915AE611B7B839CDB46C3874F2B0AFF5251A278C95F72DF97F4D05E0D06D71C5412FEB38F15626992B5663644B59F4DE53B959DD1F284318DFD0D5C538FBBD1CA8DF26969731B0B5CE07F5AC8EF5A0C7AB1849C853C0716FA47731DFDBF381801DAF04DA01166FCA9CFA83BD0B8E35CF0E9F1278135B95BDB8FEABACA",
	mem_init1 => "C16FCA453286595CEF883FC2279A784E8D8FB303D7F1B53D5DB93AED9FDA688D247D4E216355FF73A24E654191B402CD61B9361253EA6091102457DCDB14531D4F493F765CFBD8F1768DC32E2272393237CA5C3678C0EB28FE486FE3FBD057A092385CBF9017E6BF5AB711C5CF923FC4DC7488D1CAA1FB5B0DD4CB47486CCC4DB9E95986E225AA19A23949EB227C336E0D6635D6C12BE0102837EA1B26EE5ED4B120578AD489280E30240F5AC556238BDB1EEBAF720A226361C78BAE1C298C4322584CED0DA5375C354A2C5B427386DFA7AF44F477BFC33DA6546CC29F2A663C0195EEDDC30EA8D441E8586AF284AF96B1DF07ACDE94039C90DFB1BE4F31FF35",
	mem_init0 => "570A666E1263151E7E099B61DD10C2DB9310882025D52A7D31B07CC58029890A3083863C59F1CE4D765ABC1598B72C1332B7F42EFC0F02AADEBF0A79DFBCAE32D62419E6BE972803640CE0485F362C170A861E648DCB887D2F693A0FC250A44153BE69B17B79FEB2167C3A254A577ADDC3AEA97EDE58F2622D033C4AF49EBC09CC0F40A8341D5492C76C29AC77DB803C773201EF7F5B4A705A2E6A91DB27E104F32DEB30BE4DF40BC9CB44A13E7C8D47B8CEDD6010C68E554A981A0589DB5F5066AD2949EC263CD394FEBB1F754D254E69F7C76BCEED7FCC613213CD8BB2C27AFE939AE96656E6BE8B54BD27B3D47BDEABD3C264C5DD9C7A631941A651DC9238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F402512DF574C29E26BAD632E27F69AB88B9AA8743FBE1769040C3D3988EC33148FB94B7A3E594CEC135478AFB792056FF9FCDF16211A4D3EF23D9227A384A98409CCC3D32B6EDC96FEC044CDEE9214E6B6812FCDAE17BF0719C8A95162C22A68DA232FF7338706E201FAA2BEA8E3F5A4486C232989389E4486464FCBDFB8F4C7EBDAF7B1963BB2F8E4DABA9F444072F9EBAB1E9A731032A04F37AFAC82E843171663A5D42BE7D5F2A800178547D5AE5EFD565310D161B0FECB2030A70AC17CD8C0BFFDA859754236ECBFE96545E25A64CADDE11341AA53B23CFBB71C54D771CBCA28E3ED56AFBE4E2F209BBB382FA5B31486BC61CF607D6A56A18064DA03DA9",
	mem_init2 => "EC28DE1F8C8C8CC6DEC7F800A9E1885AAF567C59878E3F5BE75CF9D2A11BB9F3D203E9A46D545E2274EDF904504C79CE7838BA0FD18B1D20E1BF42EC71F10108CE9E45B45B3BB7541D05290BE4F9BE97D64E4C8C8802FDC08453C9A5325DE8FA779CBBA51317A294E4B19E4BCA158429FC00675D3DC447139659D2EC91C803B6B3BDF3C50A6041D2EDE4AD5135F472AFA932C8AF6A06FF2D5E3F24D82B8C99E3706B6BC53FF8B79E583D743C450EEDF8BD78C2349AC278E5A572A9B1254F183950605AF4D8C84E20EDC932E2C5DDEAAA4AA77E41B961112835CFF8EE5BEED4E7945F80E824AEEF8A47DF7A66D145F0440126B3BBB9B22049EFD5736922A9AB66",
	mem_init1 => "8DC10EEE52D8A7C17152EEB488559C1EBB8F83739A00246F3E14502CF1EE3D212381180AA4C93DB3B324A5CD95655FDAB178CB482B042B64CC220BF9A5B88DFB591D677ADEB5566122FC8A7E8A652A31E415C9F58E125AD89CE788DB20447B864E05756805115056DEDBBF29B26B43B5BA0EA7BD60D0B2D11121E5FD6C5CDD41F640CB30533B731B02D4D66C076BECFA239C1F6691E26BD0DF13490BC8929A45476667E2A5D26CEE86773020AA16E972E7FBBAE7BB8DAAA22B8140B7C28EC1A8DF2737B0074B932D7B28F9695592607506F1E55AED9CAC8B352727C584F3C8AC36FD6429F7739EB462B713CCA981C0A4ED824037026E2D7DFDA0443F97B601A7",
	mem_init0 => "C847784AA8DB46B60149A1C078F4882D801D4C841C9B59B2B4CFCF1FD5C2F287D593DB4F7ECA847A702213153DCC9B01FAB1D8495E58EADF558DE5F89EA4FE9D0B2988413850F10693C704BA44845BFD298743F4272582A1204AA46620933C2A435A3F897471574310F7709BEDF192FA4343FA682D4BE266EAABF863AEB1AF663E5E8909E90958906D7F54A66F89D2C78CCC87B7828DA2493A9EF3F6DF5B32A39DE19B69EA4EE80053F2CCE18AC5D6C9F99328406661D4969D3B43D20F9A083A0FD8AD2E10B5D6B52091E9109F0777BB96782F81F5CF03AD7A2FAF714D5DCC728186A1D7E5A42502A642F456BD589F7A047270DCE8370E8420F20A43FB5F2C33",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "615B48FA5A255A854A7EE6E5787974342D01804E5540656FFF4C4BCA1DC2A292C5846B5795FA08FD8B8298D9BEEFC6A942F77C1DE4D85D164D0107C341454AFB7C34340987898799C4E9D9703DF321E76DB7D9606A0064E2CBD458AC90953E67B325757FFCA2D22FEF5B80E96AC59711E9DC908C6CE43CDBA31E625C9529C4A97E6F0EDF3124265854019EABAFBA3C99FDE3B0B5132977CD10A8864067BBD5CE2F5A5D484688B0AB7BA41CFCD2F936A6E3D1A7F797D9E53BC43F1988DCCCFF87F54C6A8D40A5E754A622150E6CC1071C9959ED79E72B0465FCB6C95AEE4542D4A2FD539E8CE214B43533D1FFE0BD137DDDB6E146DAB9A012E30E3E04947DD2EB",
	mem_init2 => "0DC9C96B4D8B48504CFD738AA41177F131211CE6D9B3261A8FABAEC81F3093B6EA156437DDAFFD042DC958740BB139185619F26B2F117C96EC229D46F5D7C8C4EF89B0F0FEE58CFA1128A56B4573657D2ECCEC4EABB0FA67B09659E992670B688288EAA884B5F7DDFE3EB58CC84A9FA9B1F0B1E166311EAB607C40CAA69AFABA2E846DD9652D534F0C4ED7A95767D94C4657F8DD2C46E32826F64DCBFB235A9CC72DE0BC76FC68F97834A599DEF713FA17AEA4847F718AD32D575CD478EEAC59D0B530F4FE44C2E28A35F096B464DA1D675574D16A8013A97712B200A193C43382FB1BB8DE57E22FD7EFF2B67B555465AC273C64CA2BC9F2802F1EB85F2EEA64",
	mem_init1 => "6B8EA6B92751B89ED0C2D508F2DADC7543BB60823F01E965C4F88C5D5130B9B8B77F26AA41C4C3B971D9AAAD4CB9AD7FE45AAB9F604EA9814CD3C32CE2FD6CBB74E1CC146503526CC631D16D4293D773DB78DCB2890D0DFDDF354840891ECFA84C53ABBEF0F4CD4D73B56C0BF8CBEAD5F6922D1E3A894A61216D66ABE93910CC1BCABDC4C387DF9FB8D245382C0FE5A4140D5B2E048FD62D4A278BCE70CEF7B06C6AC280C9FB2E65117F9F621D2C6CEA463FF29D29796B1FEE748BE37CB6F7DFF313CB419115FE3E98486E6D5707A6AD17DCD53CB3BC24D96B3D7329FED00B2BFB59D23F7AFDB4A86766BF3F5B78DD9CBBE579B0BFB5F8A76BB2B3DF76F98CFD",
	mem_init0 => "4D7623131DE06436FFA9F84F9D70C8D3274177CDF936D56BF4D423405C55B60DBFA8C850EB6489F52561DCD33481A018388C4738E6112CAD610A2839ED6208B1BD073974B0338B63497F05B0AD20E3954D1A55D98EACFFD82C11C4E5CEBC30E95DC0F16DC45EDF4C5044D34C9083A00B778A9EA67ACF1D1F2746AC2FC673999445C3791519960FCF2DF6AE49B1F92B2B63C72F039D9F17FC87B4F0FDCE8651D636ECC7C560205C956463D67CCE41B35C4D3D58EDA8A7C57177D145781D34D4A4245859E3379DDCF29504F15F551D81E09A7D290CADB2D96C83B5DF2749D4BDD1272E1E2938D0D004F1CE15E549BD605157A55031F87CBCAACAA3645ECBC355FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05D7A12180BEE895D0797CCE805ECCF48CBC8C489AAE193DB5DB99F40BFF978B500FDFF0C27F4FE60DE9E64FB3ED4E47F867EAA7A20443CD46AC28F64FF7F6FAF412D2FFF70B78168C14D0788D32EE63D835070D500D2DDDEC04BE0724B79F49F22DF795A3D980CFBF2AB25A85D7646111F0EEC8A8B463E091F454EC238E061A79995166724AD8E3E29C94628522A35BC19CB73890B86622D3998DE9E590FEE2A7F8CBC3DA0B55CD08033A49E3F4ADDE6159B10783125E15DB9181FB2CA5EBDE07A63F38B36A4B8F10E9D34C044B7F99E2E264505B15750EA78E97366C7C8FFD02B881ACE69778597DF89A48BF81DAA33285F8B2B051EADF9DCADB8AC71E38AD",
	mem_init2 => "06B4A6ECFF3ECCD2A952C1B9CA54623587B116236134A0CC731D0A0FE1CF5C63974F717195DFD553400FB1D38A42F8E3546EE4232370AD8323B9591B858BA0AF577F86994E7B3C847A43B837BEB81F7703F190E1CF8619FA8E4FEDB858CDCA675FFA8EE9213B595DBF1A4075E74C9D59F9AE72BBA38482FA00A42125E91D3266A2292604554EC54588FB8DA5D9714DBB7EFEF9207290A71667379C6DB3227FA3654BDA9BFD314DF653714D875F7BA20A18BBA303BC39537861BB5CD4AF7DE01EB182ECAD116ED3AA6B6A7F2C8B7089B72E9AA26314F04C98022C17F7EFB806A0E8386A58012531A2C78F007BAED4C350E0EE24F844D9449A3A6783231376B472",
	mem_init1 => "31719104A700FA5F80F52C8EA23A361BA64C00DA6EAE176F0150916B460BB58F255C1B71623802C353DB64AC8EE8E701CF84DF04888B9D119D95C85BB563A4CDAF9E38BEC04243252B7BA0B93191961310D02AFCB6F6EF60028B8C093AAC596D08A2CD1D46917CF186D53F9F72D64BBE59FE391214FC1A3EDC376BFD9D40E3B7FCA31744226A52ADD59624769DB195EBF8A54659D331BCAE704BE7B0305F70EE5CDC70CB1067EA40D1C06926FE640F3A5A4C585FED77970DC0823E936209E39908415DD896B817A00DDCDEC673F321BD5EACDD3DE0DD277C7C635199CB240701C710F7CC009BEBDE8295A2F1402820FC206411C461DAB360CC020ABDE8525A03",
	mem_init0 => "04C274B0CBF1CE92ED3D97BA6CAD78E3715B070A961CCA916B8B880789C9B873ABCE7A177FDE0DCF806726EFE2C3339DE2AB1D338DF20F055CF1E282AD81726426DF1C6AC8BFEE2B10345997FB50741DA2BF1C3C733D059298908C604BA44D4D9DB702D40227374210C5E9B19EB201D72D5D7B9DE1143FC1CCD5E0915568DC211EEE498A2D090E042528FE6725D57269FED393133BD1A2BA7C35E9FA3B6CB0659FF4ADBE15C7BA69297739469E8EAF4E45A730C08864E5549F5DB571B918F1C9269E819243DCB58A90BEAC540790E1991E234AF1D03D719B9000C33D205FC7891F2BD183E76D9F9756CFFCF8A3D780A7DB3FB5182EC4A72D3BB0299D58998F1D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N0
\aud_mono~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~87_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	combout => \aud_mono~87_combout\);

-- Location: M10K_X69_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "34F9FF18B28A4A82BF285DC97AFCD5BCD30231B2F2E860C954776EC9B2C1BB774BBDDFCC397428D25B910400F2CFDBD5208EEA678502564930D0BA0B0BFF3A5608B723F4768DBCE798BE28799C610D009F35C91F48382596ECB153D57AB5CED49B122273154BB34F862D37C648F5C685AF903014F9598ED44C2AD0404262A384B2F530A15B48D22B216ED5AA654FCD670D400D14C1F53FEF0D66DFA23734DAA49DAE82C7159A3DB627C4A23CA28E685DD62C394DEFFE9067F28DB2A9D07B2A18B9466F8FEC4D64755B2961D436CFF8103E0082CB2988A6893425433FFFF0BBDF525625D767D18EFB857C6AB7B31ADCC406AF125CED60E38E57A0BA1559386B7B",
	mem_init2 => "01608FBCC2A3890254CB6CEB84030C3168F35EC08C4D3C52C69100BF6107E1BD01F78D3A53B5F7A4B86B8E414540B706E3E8B578FBDA51D6E45E71C37AD2AAB51B07E4AC54FEB4A466D6D4CF0FA902AF34BCF0FAC8A4C0E39BE93F1BE527C6079A70BB06E71DE40490E1352D39E5042680891004A0B84D15F4D113196041CC04F590165399930E31FA154BB57F55FD38C03D4BCC0A4C129655302D7D27AFA0D061313B15EDC9B5CD379806351C039FB71BEDE8648E4233C6CBE1C69DC9A7BFE5795E507581C3B82CDE18DDEA3A2EC9863204D5A24E0B01FB77DB6F2E7D561A4EF63E2BA740B612A3D22165E54F69A87C742A3BB0A4D7CD2A442CA3A16E831670",
	mem_init1 => "59EFC3E0A18ABA3A6AC4106FB1D6092C29D910D54024E0A3E8F3A58B08C561CB9D8DE5D973B9D9D24F67760B8BE8E9FC7880A96D2BC3023F68CDD914035056D37C7E014BE1CDE98E3A7CEDB33C355DC0B74402246A533922A59400994E6D6974218767607206EEC6638DEEBB747C7B8657F7B44D2B8E61D7D2E1357A71CB79EF05A470326D27773178FFE75F0037D9FDA4CAF00E970586C54766911DC8242077F4757B0C8A028D5E02F3C52B0B1D47A550C0C3F9A3E67F595E10A2C819B5F4384A8C5997550F7EFB0DD3A5B044ECBFF032728604807F96DF3B456778F52F141D8958AAD1877C1F83AE2626E6B8E21B7CCF3548B2A3886404842C0C0F348C603C",
	mem_init0 => "BBC206EEADC1BA64E5BCF003EF140103E7A714B97E0BE4AB4122C86C8098FBB5E64A4BC900424701467B14EEEB8A477EFF6592CC5B6624B1C455C6E9D32053054D127DBA8BD17A746FD70B9F4EB258F437B2CE9B93CE7BFD6230983844723295D22382357E80A62110E8D6CE74E47EEC68B4EEACC7923DA0DCF14A523479964EAFEF1DD9D858701A45B741D563D983FC2D3ABFFDD0D45436D797E339B53B6F10C0BA4B15D5F84B9F11B0175E295F172BC615E77DAA67DFA4BE7ED9888DF962BA882139D71D85BEA34B885F2DD39CA0188D6C6EABFFB878483C059B9A172B4731410144FE2A2FAEDDDA3B2011E7D5BD6FDB4FE26ECAEF54C4D841A1C4618E1BAD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A9D846C37F870C1CC6DA1DB18C9CFD4C8877E3CB0DB9E491D33700B5895F15EE171ED6F709000EED340FCA2F732C89DC0A76A66A890C0DA8C65223B5FF6BDF289286F17D69BC68B9E6D6C0F9881D1A2ED3EB6E171A2E838837D1C2373DAFE7A0053118D0501ADF7E6125A8B00359C86838E3C99DBD0D008506426669BC01E4EF676F5DE8CFB71CD63F3DD25B471BD211822604869A0596E09D5CC962996149D49EF6DABAFC4B61124FA00773281D3E6B3EA92DAB75AC3A1DC08504BC943BA5C456F4E0B33C4605BF086A0AB6C5BEC0B817FCCDBF2BDA455329E216A307858ED3CD81BEC7E484CC302F66ED657D3B298E99F807198C4A6E3DC9E5FE5F84BB8F0",
	mem_init2 => "BCA05DC88517FBE30409C38B7D4FD5CBC0CBCC499817D9553F95D556E1B3BFF7784E4B7E8A785EB840D30BE398855AA56E86B7FECE707A7B7D8F82791A51EBFFF6086071B0376E939BD6E0E7476852F014317A94D78B388B6E7F38ED81E803AEC00C9DB8094C8A069315AEF1DAB4C2DA2012F8CE2992718470ED46DF8E18662DD5256AF2EACAB751F9EF27B5350557AE1A6CDF8790109852C140E597A5B13C422D09D9D9F2882EBDAAA914059464B1E5EA3E49BD205D7F9C8273AE9F8E0E81D564823B9030D56F5BBCF354FF6F9AC188437FA95564666B8619CB1BBF2EDBE3DFBDBE333651071E3DB7C51967D14C696D8EF972AEBE433E1650C123497B37FFA7",
	mem_init1 => "EDF1E6EE98FCE451616CBC95A7F639908DB07314018FD67660F2746C581D468716763FCB200A3D330728DE1A39BCC9C6E6460471ECF4AF0729F63E786E0F344159742E1EE31491B4B949DC00830DDAA0C2067E0668D97CCFE38289F81154BA5A99B083343B1265579E49DA3FA89BAE8AA3C3C84A05D317F3970ED2B2060FFDBA4ABAF3BD4E6FE1481D2EF276178EA688664D0C98F565527FD53D8F22C5AC1452F8430A63B8FE673929D2BC5F70A7573947EC89FB5E69601FF57A5A25DCF311DF01A72E97ACEF782845DE218686CBD2E13DE4680FAC643AF866B4F93F58ADF892BC2AA9322F06FDC12CB5ABC27D741D4D61944C481BB604AC37E6E68330F59E06",
	mem_init0 => "00975D0E219C83F9F6251775DF98A947DCA8B62C96269DEE104DF15612979C78A88C29159B6AD4B55A357200ADF2030FE5416436D1B9DFD0D1B8C6FC679CC34B141F01D20B7D4BE0AA58B613128A8902AF463724E4DBB6B05609B7E0E0CA62EC026C670B360FFB99BF80C9C8497826EFE067D7FC047D920D243EF88E7491C048ADD541DCA5A81C2183EF68DE3D6E848B12D16862B091A5CB9D13088DCBE226BDF282A61F5661968EECBF857AB1CC248C8648B72511AAC726E2B4D3E692DB3060E74610B8977FE0639CF1EBACC3E333686349C6E8CE1F209335582BF6109EF8CE57DA2E1FFAA67F292B21FABDCC915BF139DE2B75EFC0F8F9B7E8E56092C19006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E3A6DF20C3EF17BD31BE088B51CCA5F0C643F1A53C69B27F9DCD397DA1107CAFECD21FDD3458DB6EE9CE1E5F9E92EA7B6D18CC7FD2AB38A45FDE2E4E0DB14D886FF8F08E9D51EDBF23939E005C6DC6D50D1B00A1C88AFAC4F0B30A860B7E26CA51A2F74BBAA50A0399A993DD95E56CEE257E93D543A58654D363E79DC259208CDF74AAB30D9E80A94C012EF0D320F0F536ACD068687DFDF67DA14928CBDC92E9164E5E2A70FA6DB82546BFFC2F81F5305BFC9C415C3FD6969D5FE8AFBC6C363DDB4A85544D5AE51510DC956D931718F8431AC24018A12BDB2962A789153B5662278BC2699D794A9C543A5E7E34436C64FD782FF290E35F205D9D70FA0E9E97A4",
	mem_init2 => "E9075A28BE8FB56E33B030935A0D630C742F2873931F48F8A4C74201EC4431BF7A4236C3980B8246A84CD4E99F770B2881CE0DB7DB80F4F810A967E651718A8D7358D8B4B45C965B2B6A953296FADB98EE9EDD5EA7B5A558E7630D6D71D853FE623C899149BE43CB499FE89265B898FEC78D08531288A47210CE3082126C005078DE5E159A86A7965FDA7CA7015FE0F602065C2D8D00BC3C28E399505F346869B36F6A28E07EC2D3DEE6CB5C1DDAADC19692EA4C6E6DBC0CD715E2457A18B77DEFACF0B753CC991B4CEFA0E8A18AFFC205385A1EBF08835874DBCE747B5572DB029D8BC5F0964B3FCBB4AC64CDE55B616C3AF699C37E2F9FC72F0DA08CFEBF91",
	mem_init1 => "03C0AA4FE25FAF3B845E03EF49D1C436DA31AEDAB9DE2715A9CDA8C9294857AA7AAE8883355075AD87E9DD8D98AA4795E95CC628B9A8179F9496B8BB7DDDFD4E54615BDBF43AA6E23277B8281340344E50F592269F34F38B9B32F42F4A13611538BD7A4058D96E59948CA50C831DD98F5AD862730E995C7B79BA0B2CB40584C72E76516D8BFE61843640857031B9BDF35725451348880B8A482C03B6C4B920E6F181C71EC58AFEFD697AEABD6C9643F549DDE52352B361BA6FD08631D86A6E27F2EA702CA1749774AF09CE9B406F72E5F781C59580107F03943948B12084BDB195DB6767D8CD5C22FC99D1571D6B3C476F13703F590CF687AAD7486FA4B6EA6C",
	mem_init0 => "396645C01B89C9DB46522D98822241E55AD56D20492BA12FF3F78C40CEF0EE6A67D1515D5C76891388E4A1CDE3E978E60779990BCBFB6E37C533B8514499125A76D9115F4D494EEA13323930CCE8FB4DFDE3E9A779AA30F8D25E4460ED0A37CD9E9BFF6512D14D0F47538A0551DAA04AAF51060D8A636D8E52ABB4A99207FBCF964D723FD35BF3E7761B422B9E0BED15F2F91A57F28459BDC372E437656EB6BE85720A80AAC2DB48CA90338823A3EC18A663B2ED10108CA87C3C09367319BAD61FF42449E304F7148F7E252548A949CB1FF3DE19A8EFE9E1A643DE573DE41A2A82EF0BD453C0A2D81473EC9D84D8979A2050290D85C000362DFD09CFB26EF3ED",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B6EA9AE26E1BD4E635353A197E7AA3D68714B3AB0433C50F699199CD32F54A0B4865AACEBEFBD94C7FB77B194ED191B6564A0D9C86B4C28A58D180DDA0EF3264B9FC46830CB3C0EF400DD0F83FD01E4E0A123B498748B848A43409591BFD5438763A955CC25426E8A014B14E0CFEB9299966EC0D2EA90049C66A2CC811D4644928DF19660627305AB3F60ECF2A9FE743E86BA8278DC7D538826342CA63223C693CB90102A177A7CBFDF7740F37F5B653A93F9A8649CD31C9A601DF4CB3C4C0E2F2BDAE9D10B8F0EDAEEE9891AA8A85F82ABDAF85392F9C34BCDE083B805104FC21A29C938113FB0B35373C7AF930F259C52EF9599258AF2C42B7F17DEFF856CB",
	mem_init2 => "E9A86EFA0A3B462F68DF8EA0FE043AF055DA7CCC4D9A00ED025C94804B0A18D9B1651F340F75A578AE00B123EAA831BE11131C9DE21819EBAD2F3C7042BF6657C9F7B262FF64C20D755B593CA2A67CE2A56BB76A2D2BFBAE145DA7C320394AAD316114F7BAFEDBDE8325D779ECB8C45E32859DED9FB0E198778D5B5E43578D32ECF37616480FF0943662AEFAC17F00B83ACF1417504D5D81A7D61AB361758ED2EEA62F3DCD897BFD20B3C25BD5909A9D715C576E3A1C8100339EF1828F43DB02CB9109B63B176C2EA86ED2BD5D88BCF89A8CC12E4D9C7B355EDD1538BF03E3FD0AED1F25833125934D8164361A13CF330C9C9F374F6582BDBD5705839E1516C7",
	mem_init1 => "81FD92C8743197C34E38BFAC7C24FDCEF32C517B07E4CCA1D8AC65C71717DD45D4272E005CEDE6D7E20F41C6176A5C94BF4AEE8F0647CEC700477CD8E2D3AF28C8630A4889AAFF13A11CCF7EBEE361A105F00514E63012EE7DA163E841F4998FA9DCCAFEBEFC7967CC3C27E31F2A44E7B4413992AB680FAA4EA6CFC1EAA51822C50DE433DE12C9397320CD2E2BEBEECA8792D31E1326B9B79AD79F1FBD893F2BEFC74A2BBBB95AC80463F20D68AFE7DC65DBD15C0D74E72B18A290C69CDB375DB6AFD2B5C97D0C23DFB3F02F93F87F6558C1E33EF4143225DB5744CF7837DD721418838E6016D80051B0C4BF5690828A3EE16F40DCDDBB36C3889C2A9CC0ED6C",
	mem_init0 => "3F8FFD2381A0023EA60D94BAB64104F89B4FE5AA375E9A280A437C8EC55E1ADEA7DF8F09540FDAC57F7A78CC059A7B5A48A41CAC03CD57CF27A8B3D751920B3B4D8ECC682D50675F4F85C5DD6A26F39CAE1C0B249B15346178CB8F16A11CCF8E50B581B184CE175303620016BE6562D45B5536DDDE75C726A4AEF1806B69556F001C061A64C4E60343F117115258DF5FD9BA54E4F031B863C8FE0DC7C3E91F80DAE5571E74F87688CB14A81E9F9A7B5610F61B3AFC1870CB766F5932482963BD797629220C456C9382F81E86F4B801427C3FD6B53AC57BB7DC382556BF83563D1642F4D0CC17C01847649EE27C02039E316DFABADCFC82A105EF2D0E186E1D7D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y14_N0
\aud_mono~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~89_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	combout => \aud_mono~89_combout\);

-- Location: LABCELL_X42_Y17_N18
\aud_mono~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~90_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~89_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~88_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~89_combout\ & ( (\aud_mono~87_combout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- !\aud_mono~89_combout\ & ( (\aud_mono~88_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~89_combout\ & ( (\aud_mono~87_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000101000000000000001100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~88_combout\,
	datab => \ALT_INV_aud_mono~87_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~89_combout\,
	combout => \aud_mono~90_combout\);

-- Location: LABCELL_X40_Y17_N42
\aud_mono~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~91_combout\ = ( \aud_mono~90_combout\ ) # ( !\aud_mono~90_combout\ & ( (\aud_mono~2_combout\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~85_combout\)) # (\aud_mono~86_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~86_combout\,
	datad => \ALT_INV_aud_mono~85_combout\,
	dataf => \ALT_INV_aud_mono~90_combout\,
	combout => \aud_mono~91_combout\);

-- Location: FF_X40_Y17_N43
\aud_mono[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~91_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(25));

-- Location: FF_X37_Y19_N40
\sound|da_data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(25),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(25));

-- Location: M10K_X38_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y13_N45
\aud_mono~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~99_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~99_combout\);

-- Location: M10K_X41_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF8218F1FFC03FF803FF20E001C3806F00C6000FF9F23C7EF21FE003FD901200706018633F801FC200FFEFEE00FF01F71838000C7806181FC003FF867F07FF803FE01FF81C01061F019C47FC007FC79FC0FFA01EF007F98FC0618F80E310FFC43BF1E7F81FF8038E00CE73F81E207910EC1FF003E671FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C2007FEE1FC0E1007C3F21BFDFE07C0FE43FE1FBD80CF387303E00FF0FC609E7DC1F883F01F91E60CF0CE0DC07883F93E30020C306643CF0FEE79C07E3183F807F03E67C301EC85D12787C11726E6070820FC03F83F80382770FF03F01FC1FC0FC62007F8FC81F81FC07C79",
	mem_init2 => "F020D9FC6770FF3D9BC7C0C6061B1F30FC1FCE3C0E38FE18F873C0F9E0F0E181FC1FC23C73331B18841C263C83187E7E7818FCF0077C3E00500FF03E33BC11E11E65239F11CFFD80300747C00619FE0F10FF39880003E63E03FFFF3F18383FC01F0633FE01E7F3C3C0003F70FF03F03F867F0791E0FC3BF0FF00F01F8E7E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F3CEE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F39FE0FFB1F81FE10F807C1FFC1F801FDFF80E88CF8FFF1FF80FC00C06F00FFCFF83EE07E00F030003BE79C02E03FC07E00F01FE07303FE03E33E007F67987F007C80783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8FB181818F87C7CDC7DF8F878387C1C1C1E3E22126E0E0C6C1C0FFFFDF07B3C3C1E1C1F0FB80F0F83E1E03C0C01E1F8463A0F00002C0707FFF7E1E070783E0C03E03C1108C7C1E0300180F0F8EC7E1C0C8F0F83E79F84436EF07C1FE080381E310D878781C0E0787FE22693A5D377B3F9FF0F26D9F1F1C0E0F0783C1FF7F70E2713C1C181C32318F93C1C007C1E4F3707C7C7C3ECE0F878007044224F3380FF0D925D20F83FE1F279249346003659745221F003992D12883E00113CB30D33FFFE0FB2659A7C1F81F2459EEC83E0FC0F07C1B",
	mem_init0 => "87E0F862037B30C8326781F0781F73E1D83C9D0371D83E2F81B039CDCC20E7A61093CEF8224F83E33E1987CCFB33089DEE81A1049DF085EE744B90780783E77F7300018864EF766F30380F81FBF0407FFC0E0001FFFD1F079B3F31C011FF72073FF3000F9F81F9081FE79B26F17C3207E0707BF172326FFFDB00DFF001F07BA61303C9E07F073BE420F07B383FE001FC44A2ED382DAF4C3F89E1F349BC3DE600E7DD87E30383F9E6F0787C3C1C371C4FDF8003EFC1E060FF9B877FEE0E0E6F8F8207E3C3F36342FC1C3FFDC0198F87372464D28113EE91926C9DDCE719EF3DBBC3E3E6FF8E487863E300431EF71EF07DFF81C02231BCC1FF784003E3FDF04F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F678F88647801DBC07F9F86C41C3380791E2E660CF79C7183EF80FBDE47C6087EE09BE778060407DE633DFF9E03CF1B0EE0F3E8037FE807FE7BE0887F13DC83007F50204FC671B004F3BE3E6B8EF23319F9E1FC31BF878031E00C8C803E9801C1E4EDEB9FFE079CE47049E39900087DC47FE1C0E21F3F67C8783BC8C0F9FB028078C41007FF3000C7BFC1E83C00C1F9DE840DF3F88007CE3000C78C43E03CFC3310F9FE4FCFE0000FF8E0E07FFF1003FFFF0F6063FE7E03C38078F78001F7FC12337F0C1807EFE0F83FEFF3F0200C3F31803C27C300F13E7FE63E3C67E700787E1F01C0F847D31070C79E07C1F938288FF0F00E03C37D38398FF6E0133F9A603",
	mem_init2 => "99F24F1AE3E1E1BC2647E2481E6F8D3EC5BF9782487F1381A0FD8C05CB907E0E00CCFC6205C7E778111CC9C02C0F17E0F83F0FC1C47E3347C1F03C0B84E0E62F0F83F0F81F07C1F43F1083C1F01E0E8230F83E079DF0E41F0741F18C1C63E0C9CF32CB1A69C9826ED3624D93344DCE66209A42CFB9EE0512F4D9344D9363C11A7C8F07E078230783FFFC1F11C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070EC3E1C0787C07FFC0007F1F0F07C36041FF078A25967BBE0F01FFF0000F8FC183E330E1F07078FC3C001F0F8007E3C1C1F0F1E4D8787866381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C38263C08D19F0E07C7FF80F0E8F8CC193C363E1CEF998007C787E1A0F9E26C7C1D210C0E698F893BD3E7E0B808F04E74000F7FFE17C7838BE0F7E0F003637D83E01CF3F039F3FCC9F013E03381F07FF00003F9FC01F0FF80F81BF0CF81F31FE0DC6F707C00FC0FE27C09FB7EE07C3FE07DE0FC6201FD8E006207F9DB00FECDF19937DEC7981F0DF01D001E1D803E0DCE1F73F80FDCC607E79F81844CE71F033C07C07F87E00F81FC7F80F807C07F07700F98FE0E663F01D807E23FE7F003007FE3E07FF000707FF8FE01F81FE01F060C1FDF3F87191F806E07F01BC3FC0600FF81C0FF1FF00001C61FC3CF070C07CE7387E7CEE0E607E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE000077807867B8418CF9F6706371980FC03E07F03F83C007F07C3FF03E38FE3BC0FE07C03F83F8CFC1F807F03F03F80F8E7F0E703F88F807F07E23F83F8C7E0660FF03F38FE1FE0FE23E03FC1FC0FE0FE01F81FC1FE07E79F87F81FC0FC07F07721FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C38FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F18FFFFE07E03F01F83F81FC07E339C3F80FF0FE21F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C01007FC0DFE01FFC01FC21F3F8FF000FF3FFC01FFF838003DF0FFE01FF803F001EFF07F000FE03B003CFFC00001C701FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C3479C001F01FFE00FFE03F001FC1CFFFFE0187FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC039E203F80FFC01FF00FF007F801FE01F470FFC077C03BC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060E61F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F043D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC47F07F01F83FC63E0FF83F03FC1FC0F807F8FF18F81DE07E03F81F87E00FC0FF03F01F80DC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003EFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70023F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF882180FF31FE0780C7F8F83F0FE781C07F73C043C3B10F33FF00801FFFFC60003707FFBF803FDFF0000F1C00047E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE0C701FE07F9FC11F9FF807E7FFE00006FFFC0000FFC03F7CC00007FC7FCBF00200FF3FE06807F1C003F4E40081F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DCFF8000007C3F3C00007CFC001FCFE00001FFFF800003BEFFFFC000FFB8007FFC000C7CE7FF01FE07F001FFFF00000F7C7B380000FEC07007FC0FC01FFFEF8202027E7FFC00007FFC07DDFCC003FFFFFF00003FFC0477FF0180021FDFF83F07FE7FBB00005FF000FFFF88E07E0FFF6000C0FF80FF7FE10001FFFFFFBF89FFF600FC1FC1F061FFC38300BFF91F03800F07F80FB07999FF1FCFFF1C007C01E1F0801DE7F867E7F06047FC0FE0EC21E03F91DA0FE78FE07FFFC0000FEFFC1E379F999E633E7F001807F1FCFD9E1E07F873E078F3F07F8798C780CF03F87F01F10DC4FF0FE30F03FC39E03",
	mem_init1 => "8F1F0FF83FC0786FF03F87F80338DE0670FE18F91FE1C707EFCF8FF81EC47C03783F818E0F8F3F03B8F19C38EFF0E707F3E383FF0F781E00FC1FC1FF0FCF1B81FC30EE3873BC3F81F88001DE03F07B3CFC05F031C1F3F7F03F0FE03863181DC08EF3E33181FC07E0001DE03FC3F1C7E07F07F03E7CCE0FC0CF03E03F89FC0E6038C6301DC0FCE7F0FF21D81F9E7F07E06318F1CE60FE0E188611CC0C707E20E031C0FC1C673F03F11988FCC7E07E23380F10E60E701F80F818E07F03F23F80FC18CCC731F8FF39DC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C071FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF38CE00C7FC0C38001FF0",
	mem_init0 => "1FBFC21FFC80FE7CFFF01FE387FFF07E03FC1F01C00701C307E0C00FE01FE4030C787FF00FE3FDFFCC1C0FECE3CF8FE733D00E1FFF9FE181FFFE001FFE07F8001C1FFF01FF803F0007F81FFC1C3EF0000FFE7FF8787FE07FF0E6061C7F8003FFE0C401C0CF201FF03FF00007881FF0F7CC9FE0261BFE7FF01FE001079E47063E7FF807FE01BE01FE060033FE47F8303FF807E07FF8C0F800FF1FFF001FE0001FFFF9FF080FF801FF03038F8FF003DFC00FFF00C6001E0E03FC3DB878007FFFFF00001FFFBFFF0078000323FFFFFF0F1EFC61FFC1CF818003E1FFFC03FF800FE187C7FFF0107FFE380FFFC0FE018FFF23FFFE0000E003FFC3FF079C6003F81FC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y16_N0
\aud_mono~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~102_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	combout => \aud_mono~102_combout\);

-- Location: M10K_X41_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E087F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F847F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F643FC5F781DC0600BFF03FC0E001FE7B801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1CCFE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333F700001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00143FC221FFC3863FC1FFBFC2001E83FCFFC0003FC6E03FE6620CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFAE0C05FF807F2FE001E67F8DFE40381FF03F70",
	mem_init1 => "0100FF01FE9FE080CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC0C1FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F81060FFC7F80E007E1BFDFF80C00DC07E3FF80001FF8FE73C00003F879E03803F01FC3FF00803FF9C4FF80C00FC0FB03F901C0FF87FF080017FC07FB0F883F81FC0CF20C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C11F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F1C7E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F827F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C61F83F81FC07873B81F83FE1800FF07E07F0C780FE06781F007E1FE1FE078E3387F819CC7E73F81FC0FC0001FE07F0FE39F818E07E07E21F81FC1FC07C63F83F033C0700E303F03F80F00FE07F07F31F81FC0E607E39F81FC1FE07E33F83F80FC47E0E633F88F80FE07F03E03F80FC0FC0EE31F03F81FCC7703E23980FC0FE0F701F07B80FC07C07E03FC0D80F707E1CF01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF8C7F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0E78007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFB861FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF041FF41A07C07FF007FF0001F20FFC60FFF400FF80FF009FFFC31FF17F807E1FF803F8FF803FC07C018E7DE60FFE0407E03FFC00FFE000FE03FF001FFE047FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF860FF807FE003FF003FF803F0007FE103FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC61FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC1CFFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N3
\aud_mono~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~103_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	combout => \aud_mono~103_combout\);

-- Location: M10K_X49_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7303F80CC0FC07F11F03FCCFC1FE01E73FC3FE18800003187F807CC3E0F383B01FE47CCCF01FB21803C46C0F801F81F01FF0FE01F8E7A3FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1983C003F3B03C0F1F07D3F80FF0F81E0E1806C7F8E0827C3F07FF3398FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC799B0FC007E198FCF39E4F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8799E0F87FFE38470F83C1F1F0783E1B878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078213E3F0EE7C040F1F8FC1E0F0391BFF8781E3C0F03C3E1B0C83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E078198FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E0780067FF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E07922330783E0F2007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0704FFE000F83C181F1F83FFF07338FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE019E7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F00678E641F81C00FF07E06F07F01FC07007E03E038619807E03E01F01F93980FF01F81F99F01F00F3CFF01F88F00FF8FE07F87FCCFE07C07C07803CE18CCFE01C007E0FC1FC0FE03F81F80380272E3E6700F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1C7E1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDC61F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF847E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00639F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1EE1F807F831B07E27E0FF07E071F01C77E03F063C7C003E07F03F01E07FFBFE07F9CF7B303FF17F81F91981F01E003F03CC1983D80219F8F07E18C0FCC7C0F81FFC73C0630460FC00001FE03E0660FF01FC1F807E03C0FF03F81FC03C67E03FC3180C00770FE01F18F818E07703F00F9DFC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60207FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988299FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF6F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE201C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82331FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700487DF82007FFC780047DFCF80001EF87C7F83C3F7FF4039CEFC0003E7871E507838FE0003C6E7F8001E7CC86023C7F07C1C7C387FD7C183FFFC039E7FF2C18383E1FF1C9C3EF9E18181F3FF0CCE3FFF8101FFE61E1E3C01FF31EC03FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F390000FFF1EC601F8F0DEE0000F9FEC0091F1F0000F4CE65C01F8F0DC7E07031FFFC631DC7C000F0CC3E0F03826FFFF4D1A60F8389C3FE70E73C3F1E0783C1C0DC7E003E318739E1DC",
	mem_init0 => "7E00783F0F87D9F07FF87C0C079FE79C01FC46EE07FF01CFE1E67C3F1C0407EFF3CC784CFC3F00CFC1E037F078231F3033F39FEE1833800F8FC1E310FBBF677FFF8007C9F81F803FFE020FFCE01E603007D9F9E004186C203F3F9FF0615F83FA7FF00381FE0FC43E7FCF00FFFE26647C07E1FFF0100E783803F8FFC00003FC1983B07C0027E0F3908627800FFFE0701B01F07FC1E03FFC0F01FC3040F387FFEF80FCCCDEFC3FE00FE1C4F000C3C1E11F81FE06603E03F90700338C700C38FFBFE03E0FC003C5FE1EF07E7000F8E0FC07C03F07F80EC3F800E03D83FC0F807FE7F80F03FC01F03F83D01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001F7C0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003E3F0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001F9F000007FFE003FFE000FFC00001FBFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y21_N0
\aud_mono~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~101_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	combout => \aud_mono~101_combout\);

-- Location: LABCELL_X43_Y19_N3
\aud_mono~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~104_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~101_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~103_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~102_combout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~101_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~101_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~103_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~102_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101010001000001010000010100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~102_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono~103_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~101_combout\,
	combout => \aud_mono~104_combout\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8031FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001F7E400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F80018F801F001FFC8020007FFE003FFC3FF801F800FF8103FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC787FF07FF803FFF8FF0061FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F3838781FF063FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8100FF003FE01FFC07FE187FF003FE037FF80FF8003F800F8F01FF007F831FF807FFB3FC03FFC00017C007FE07FF18FFE38FFE38FFF07FFA01FE0E0FFC00F1F00FE007FCE1FFC43CFC3FFBEFF000007C00FFF3FFF107FE787FC71FFE03FF803FF1E1FF800FEE01CF001DC183FC021FCFFF30FF060000FA00FFEFFF00FFE70FFE61FFC076F807FF1627F007F9E0FFE1C38C7C79C003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80F3E11FFE3DF7E01E1F43FFE107C67C7E8C1FF01FFE03E7C001",
	mem_init2 => "1FFE23FFF07C1A0F8003907F201E7E31AFC73E0007C378FEFE42EFCF8F6863FF81DFF032FF00E3FF8C7FFE8FFE01D8425FFF004F14987B000FC663CEA0E1F080FE880FFC00FF1038F003CF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F83CFF81907C07FF800418007F6007860C73C007E8003E43F3E7F80FF90C7FF01F7999F3FFC03FC7C37E31C3E23FE401FE6019FE1CF9E19F0E18FF010FF807FFBA03B8023FFE07F8006F980FFC9000FF0019FC0F3C1C7E000FF7C03FFD06FBC70FF0E1FE81FFFE643074011FC07F300FF7C1F80C8003E001C1C1FFC00FD800F9601FEFF07FF805FE383FE21E3F0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "9C7CFF083FE003E7FF7E3FC003E3E2D701E2E01F380001FF07BFC01F1C23FF8F3FE1A6F7CFFFFE000EC1CF9C41FF8873F161F00001DF827E7C0EF860F880EF87FC60FFC0FFF140F801FFE03FFFE011F866E39F3FF01C3C00FCE0001FE03FBC239F1F3E0007F800183FFFFFE0607E267FE019F01E603F8007F9878CF988807FC181C3EE03FDF01CE3667E04BF801F8339FFFB8086063F99E3FFDC7E00006FCC0FFC0CDFEFBE1FC620FE79F180791079FE001FFF8CFFFC07863DFB00E7F82FFBFE07907801BE01DE719FD767C0780023E10C0CDCCF8F8E859FBFF19F8303E067B39079F30663C383FE307C0F80FE00008789827000300FF010C0EFC0007EE3FC1F",
	mem_init0 => "C24C7FF3DF11F0000FF80C207FFF873FB0FEC5C0748EF061C0F800019C77080FFFE19FDE7F03F09F01EC18373A18207F9CC603FC7E33918FE03E01C0F7830DF7C0000FF631C1FE079C7C0C319F80F03DE0C363F00E00FC0C703F81E21FC0CE23F0380728184F3F8000FF030C03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01E1E03F801F800FC03FFC1FD803F805FE00F831FFDFFFC000003FC04CFFFFE000781827E800E00F9E07FE00E000FC0018E0FF863FC0077C0170CF8780FF803F007D804FF07FF80FF300FF043C61FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N24
\aud_mono~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~100_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~100_combout\);

-- Location: LABCELL_X40_Y17_N45
\aud_mono~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~105_combout\ = ( \aud_mono~100_combout\ & ( (\aud_mono~104_combout\) # (\aud_mono~2_combout\) ) ) # ( !\aud_mono~100_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~2_combout\ & 
-- \aud_mono~99_combout\))) # (\aud_mono~104_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~99_combout\,
	datad => \ALT_INV_aud_mono~104_combout\,
	dataf => \ALT_INV_aud_mono~100_combout\,
	combout => \aud_mono~105_combout\);

-- Location: FF_X40_Y17_N47
\aud_mono[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~105_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(13));

-- Location: FF_X40_Y17_N13
\sound|da_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(13),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(13));

-- Location: M10K_X76_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "65A6785C3312B76154FDF04E9EE13980405FA9C8EAF2A54ACDC8E432896DF2B708ED501021A513094FD59CA253FACE3627638B8C7FE841E9AD3383C73C0B083B1BEBD472B73A7E78AF18AF1E5A1FCE18133195B822AF15FA4D389AEF39196CBC4D434009425D3E6F0BFDF58FFB661645572925E29CA1347FDF51356664045FD796C14F2D2ACB2BA1E0288C12648EE3FD9315119ED566133E8818437837ABF5DE75A1AB38C02C8B88EBCBB8C0C4465693B00FEA1149BB240CB4AF0455E8DC35E170C182BFE620C800E53A4212DF04114FECD5CB87B8C8C9FF20DDDDD5FDC8B374A112942FFEA24383138CB5575AE5E34C673E590C9F6366C92CE9CC3C4D191737",
	mem_init2 => "2C9B46063F4A81FA79D4A851480CD67A3307C791BF21A7BE36D34C35A6F2891982370606F084D523181EC83519B62FDB75F9E53A1847D8EAB9859D0914576593A98A55A33D149A74ABDA8B5EE2C0EAB12BC11B9F0123C1422902F2FAF2ACD71F5B8D31D5B18D79184A6451CFBCBAAD09B46825B8AA176E9AB72DCA81C92902EB9188B78562D27DAAB126AD20BFC7B5CACFE75E844B11B393F19FA2E525BB598E2C468D553DD5C41908F138CD98A490B2D26C632F6BD33703586C2B6DB55C2E594AF64757CA1383F8D8D527AFED334D544A831DE7F3436241640A2F064A3836178D3A541868F0EE8FF74AC4810093CACAD6142C00FCC245C4DCC5678CF352A961",
	mem_init1 => "3E43F060B55E3B4D1DC4E8AC5D76BDB0F87CF40DAD99565F986DB851D9409928769A4CB0B6CE0E824310386F129F84A5B853EA24AF9CA5F8455490FCAD7738B1B2FE86B30B454A7708905EBA004F1D48CB5E548801084380757F9BEF743936B9B677C7B3A1145A57682A9C0E53713E423256787064104E4C7CBDC72F83D453A1E750A8721A229CB8B9658B537586CCBD80F96213651E253F1124DD26BACA645980FC22434CF426800ECEDA9297ED45AAAD690D783D2DB177688AFEF3210F3CA183E21CE45816D8595F101006620E45DDF0E6BF76C347F17C3F3E121666DCE4A7B67E2E8A6B467BF21FE553F0DAD592F0E1817AF30803C2E44AD33CBE0FDCF3AC",
	mem_init0 => "64A559A742854DE15F8B21CD24980782BF1D6E5E96610BCFB80121F304E51CE4520ECB4CBCB768CD8D33B7587F2057C6865B6521810DC8A819EB29A9ED331D77AEBE42C39304EAA3420DCA7CBB4DE3B5E459A643463EF0331B27D4300A9F362A7B73F2C1BCDD9AB44072BEF09753826CFFF9B79591398CB9717874CAA3125CC677587BF02638C11FF07B202A79E257253DD0C1F9A931BD023BC569FF10E6D0CA36E53FAF9F783BDE0DABB423F189CA84ADA215C50AE6AEE57FAD3AA0CD53C3B02A1E18130BC5A21577538D824442B586C5AB6F79C75E1ACEAE82137D60EF49A4F3497D303136ECA2B25BB1BBC604DC5094A7C7EE875FA3CCD4854DE773E57F4F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8078C73D80F1F87998301DB018F86061F81F0672C399C606238F8F2C18F897E07660F19E7C767EE1CE400FCFF833BC721B186727CE41A7C14DBFFF007CD2FE34C5FBF80030D9B0C14F33FF3FC00CF9F80FFCFCF0063E013340F854946FF3FCFF80F97E66C0FF00603E58249C980CE00018F3BFC71E7F98381E2701381C7F3C79E000061067CCE64380F03C7E7B58659E07CC020FB5D32239C300FE033863E37041E0ECFE71E74BCF1CF66583F9FC8F270326B0030E780E60A86679EF05C03F9A4CD81E1FFFE1F88F97F1381CC7E4620C3FF99F8F8FE1E7FC7F6037E35866607F01FF87C9E70E3C3C63C0733FE6C04C0DBFC04701E7E7F83E3FFFE793193F1E",
	mem_init2 => "61F70208A0EDCA01AB9EFFC83F273039373C0E000117F8DDC0DFF0001F00F3F80E779B31F1C39F3273D380DF300C1CFBF33E6612767F007706767E2637B9C983319F1CF819F8000FFF00387631CCC039FFFFB34C74EFE1987F9804F99FFCF1F03C39FBC0E381FFFE0F1FE18F878F18039F063C183FFF21E0E67FE703C06237838FFE07FE3C78878F1E301CE009FFFE98305F8338F00001E007C633BFFC007EE3CFF39F00FC000FFE00120E1F83F808FFFCFC3FC387FFF00E7F801CFFFFEFFC0600FC003F003BE7E703F43E0E1FFC7C18EF878E7E06819FE07F8E070C7E1FC00383F00F8FE187FF8C3FE000019CF0E1C27FDEE187E00E030778C67F181FEE301F",
	mem_init1 => "1FFF47C7F8F03F8700FF8A1FF381F31E03FFFFFE3FC0F1E7F0038C710F31C038F8FF18FE1F1FFF0071C301E370FF01FFF01C7999FFE03FF88F3E638F9E0FF3838F99E7EF01FFC073E3E3E3C07F701FF1DC7C383FFC0EF73F1E0C007E03FF9FC183001C7FFFE3E07FC007FC7FF8300F3DE0FE3FFE7F639E707FF8E07B81FF1FFFFC3E0207FF001F81FF8FE1FFFFFFFDFFC3FE1FFE07FFF9F8FC07F8007FF80F8F807800FFFFFE1F81FFFFFFE3FF07F00FC7FFFFE0E3FF83FFFFFCFFE0FF070FFFFF1FC03E01C3FFFF807801F07FFFF9E11FF3DE187FBFE0F0F8FE07F800FFFCF8FC1E3FFFFE01801FF8407FC0F878C3FFDC1F0180FFF00030380771E701F1F003",
	mem_init0 => "CF8F1FE000019FF03F8FFFC001FFC703FFFFF1F866FC079FF07000E7FF03F001FFE00010FCF879FC03E67FF023FF03F800FFC038FDFEC87FFFFE0FE0023FF9B187E1C7FC3FF003FF7C03FDFCF3E0E00FEEFF39FFFEF3FF1FE00007DD80C3FFFFC1C000F23FCF1FF31FFF81FE0E3FE6603FFC7E1FFBC07E61E78F8FEE3FF3FF83E478E01E39FFFC0FF83F3FFC79FFF877E018FCF3FF7C00C7FFE3C07C1EE83F3C36FFF0FC0FF9FE07EF80E331F1C1CE23F9FF0F87F1881C03833E7F77C0C9DFE6101FF03DCFC7E787F61C01E0C3E1E4F80FE186383E743E3CFE78FFF1838E214FF00F38E0C8ECC301FFC3E610FE387FE0F007BF0E7FE4DCF9E840C1FE00007FCF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ED878ACB3CADCDF2CF4207041373C5283BC3983F2F0331FC6087DC2A2EE0CB7DD9FBAC3F5856833A83CA10AB04DF015C58728CF1D3C09EA2AA8E4A12AC0DF2F2078ECEA07CFB2B1040CECAB1607A22908A0B92A96AAE79CF4C4312616EE7DC324646D24A925265EB1F97525B8877BB42CE185505CABE95EDAB77D983644C079D0414C667CF31E7A6930C40ABF38B7B6D0495ACB8AAC5E0FE6988C13367CD40A642F646C4C62AEA1C7B8BC454BBDBCD32D35ECEBEF4D4DCE05A2D17B0F3534AC004779B5654A14D513CB1454E6F515B5B4512BB6583B3395B56CF69C745AAFE5C71E4C2AEBEEA17DDC42F1EEF78C46320CD1EA4C0FE15AE8777166F89F499685D",
	mem_init2 => "B84AEF38DC1026230103E0776F50F881DE81EE7D08102F73C80EE4AA7CC0121E4BA194001E0A9D5B6AE4EBD0F21E5BE840DC0F8DFDD0F27E0C7ACBF3118478B9E45CE0582B9B3082C45D87D6B19E79770E04A014810A2310AAA74634606B086BFB4D7B877AED9C5A71867B3A0CB0C385101BA7DB98C25AC4D7475797628DE10C37A2B3A5E6086798F228D272544FD5CDEC011E71AB6343066561DBEB45C1865B4334FC5A7EF496C58FF48E1A664C68314EA46D23E0289D87623D8EDC86C4311A4139A5D0C0626E59234C3CD99A66E6B3027FA49991DD56A62037AACA6CEA302074099B68F5421F02615EE9BC10A682E668797882785CBC66C5C6C457166F8975",
	mem_init1 => "0380B8AD0978E65F2747712ED2D77B7D506774B448EBA79A3A5C03AF555C03AC94C9E7B00F703560E92F31579CA3B539D4C7884B2B63E3764BA1D9C6351F7492A699C35DDD4819E03802EAE156CBB2B8654F774BDB5BE65C064228AE3496B2707A28254FE2EEC8B5F9F51D73B6139737EE99DF80BB818382771E6FEB5DA85F2A3CA2D29655F361156341ADCBDB3908DB0B53EDD2B3AE589D38F8D775952A2F1DABAFB0089F0FBDC4CDBDC9DF293D315BA0851A3C6BBDCD00F4627BAADF19D6BE505726996E8ED623AD633F2563F57763FA885A3F74F991C0E41852A8550FAFB143333F44CFE4E8076F09CBB8FE7026ED47CBAEC7953001B6433947402EE4FDAA",
	mem_init0 => "B186DCFFC56E1EA5FFF513C01C578F2A4BDAF5E6F26B9F92BE357F3E9E147C6602375B858A2B10CCEE4CAE44CDC72063C082147EDB730643A115E0AC0F821395E455AE707270308E87D9B52ABD4ED4AD1250C2906D0C7CA4F18C3355039F1477FD36735F2DCB3771B53B0376FF7616AA4690D093A48A11270C4C662ED55D64FB1AFC5A9E210651CC9D196F219CA2EAB4848BDA511D2D9E2A4C5D64929D4C467F7962BD4AC59EFC3F344BC10F72919F209F80C77B36C71BFF86F81B19EF247CFE70BBA1CDC61F1899CEFFF98DBD7FE3A9B9FF360E98C0E144FD32788B2A6C36C7771477BB3D5A14D78F871E49AEB5068D35FBC3DF350AF8ACF4F03923F58EE46A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C7C7BDEC07C61FC4119F8F87FC31E78C70FE1D8F81DC0FE03FC07E634DFFBCC03C1FFFF000F3FCFE01C0318997F04FD9FFE03FF09C7FC001B1F0C41FF1FFC1FFD187379FFD28004F1FF01FF847D907FCF600CCFF803CCF87073E0C07C3783EFFCD80FF8BFC184FF03F6DFFCE800CF7FF07039FF1D80080E0192FE1F801F0613DE03278CF03C700CE07BE0FE3F8188EF7867BE50F9E47180E1007C8B03DF60085FCC80007800E087BC9FCE3773C1B9E7F97841F83E47E59FFCE987BF41C0F9039E18DCFD2C078D707C13CF0E063CCD9E04104DB80EADEF71FE7E008B7925E1DE4161D1F802201F0DF380511077D82678E246E65E87811E3980FDC1CA3BBFA644B",
	mem_init2 => "7F04E1F8F86C9BF1820F80079C40EE2FEE7909C00071FF60F013C3C1FF9807CC039C94398FC0FCE8F9C818D0008FF87FF000E18F0366E68786DF2018F06C70E04363023B807981CC6707BCFF6580019FE3C9F3A6D0E8E40031BE6539D3E7D3C63E0F03CC3EE1F202601B7C07C3B7EFC10D2791207FE1F873C86D43C36A3B380E034F7006B2639BE0761990C7A8C2905805E4C13DE8CC07C5F4601F22181E7E19363CFE71338F9D731FE7B3C3BD94A5E2670F0964EF31AFDB0437BBFFE442D1C1E5AF0580680472221194408D48999CCB07145DDEFD35D96A6D235B6C20B30D80D491560ED1E799262CE78E050CD58F04BD653B9B3DEF38C225CD29AD43008C57",
	mem_init1 => "9B741B4CB69BC2A8C19ABC6A576B1E16FC93C498AB94103F1BEAB7DFD16672FBA3BF5E98AFD2CAF3DBDCC6A9DAA5B4D2B0CC5A67AC5D30C136A6610B8831AA56492C9E3271A9D8A83E55429F0646154611105F536FECA4B16E46056A97675514B6F63E7BD41AD7E365B358CC8939B6B69528EEDB65ED4141CFF6E554F7A1BB759FFFFE47085A254B818D66AEBD789A21252B8E39E28BD583D37B7E84674603600041EFDDC7F0F92C667CEF9B8490246B45BD687BB7BB03ABB2730F8CF9468059EF072DE4C151BA0FB0A33AE623EBFF865205364476C1D2C620F84F9265FF48B97E8249EA266FC2FBAD22FE2AF5CBB399908BD2FA1E53E2C11732A0584425A917",
	mem_init0 => "344C0AB078D7FD0901F94D9549CD237DC01871B1A688DB59A5FCBF3C7F498EF09C504FE17926CBC561267F8D300D8A28D4E069C203FF3D6E7A6F73F30307F23C9ECDB7B1F54AF046332F4C1AA090516C1A34F63A42E0FF1F8F31CF30B1AB6FC8C3277CBCB868AC46B49CAEB6474516E204A7C1C4DA6B429228119F23CE529961F4F4DE7D78D58D1BFA5C8084F97589D43AB1B74E55C43B03AD5036848E789279EC4409AC06D6AF756ADC5AB614A01904D382715E956EB2BCB8D24E2F7A824697B9CA2728D3273F6254240C885FCE86D6198485A0964153EABE6DF5BD8FB5939F5AB954664A491648389E7CA39E222C2FCB8CAA4E246F5F6C2B8177C0A185F6E4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N12
\aud_mono~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~94_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	combout => \aud_mono~94_combout\);

-- Location: M10K_X14_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "01C1FC031FF9F8FFFFFF80030731803C0F870000801FFFFFFC0C00008E00C000E03FE0F38FC0FFE3F87E01C0303E070E3C7E71FE3FF0000700C0FE3FC0003FF870703F07F06000731E238FFCF0FF8CFFF861E3F9FF1C700F80007FE0001FFF03FFC7C1FC07FFE1F0003DF871FFF01FFE000001E7F81FC071EFE3C7FF9FC0007E019C03800CF007FF01F3C1FF8387FF1C601800000FFFC03FF807FF8F0FFC07E3C00000F01C78F9C007FE000703FFF0060003E077C1E7C007C000401C070003C0079F00033FFC001FFC78F878001BFFFF807FC01FFE003FF003FFE0100380F3C1FE001FFC00780FFF00F0011F018C03F8001FFFF000F870001C00701C00003FF0",
	mem_init2 => "00FFF3E1C3C00063FFFF0388007FF003FF801FFF83E01E038017F0E0FFF00FF07FFE030070600C701FC003FFFF80E3C3C100F00700F000007D8007878F861F0007FFFFF03000F0FFD81F1C187FF80C01F80C3C1FC003C7C00FC03FEC000001C033F0FF800FFFF80103EF8007F80781C1C000FFFE0FFE0E180C021FFFFFF8000007C3E003F830F8F0000FF87C0007080C07000F801FF0F80003806060FC007FBF80001E3F000FE03E0786E0019FFCFFE01C6030003FDFFFFC000C0F0F800FC0078381C03FCFF0001800600C003F80FFC800003E030F83F803F3FE200071F8001F81E018C11F007F81FFC0E3818F87DF6FFF810010198E063E0F1C0E37833F80E0",
	mem_init1 => "01F019F07800FC017FE00001B803001F83C180F3F98FFFF0001E71F0383E07C607F98001FFFE02F9F8F8FFF8063F3800E7C607FFE00F0E00E007FE003FFF3001FFFC00001C38078301F9C000FF8003C071F80007F03F00003FF801FFC08701C1FE1FFFFC3BF0181FFE01FE003F7F81FC3C01801FFC0C1FFF8000FC7E000000F01E00FFFC300FFFC7E78061F8078FC1F86001008007FF0F18038FFC3F3BE01FF0001FF803F800F8FC1FF8E0460CFFF0FC7FFC0003E1F9000001C238C1FFF0E0FFFF1F8C1187F0380F03FE000606001F1C7E70067FF07FC7F87F83007FC03FF803C3F879C3C73007FF87E1F7C20007E3FC006387087007FF83C3FF1C7C38CF3FF8",
	mem_init0 => "00383F0E01800001F9F0F9C00CF8C1F83C81CF0360FF81EE000E0FC19F071CF30FFF1F87E7F8031E07E38C003801800FFC3E07F8707CEF8C7FE0C783FFFC00301FFFFFC18200E06343E01C07FE1FE3FF8FC6007B1E07FF0670C63FFC7F8F9FF80C781F10000030070003E0300FC1E1F18019FF000780F3FC0000F8038FCFE600831E1F80700FFF1E47FF3FFC007F1C9FFC19F99C3FF8E71C7EC070303701D800C38E000FC3F0FF03C7F30127FF0C0FF3FFE000C1FF8C7E1F0C320FF81F27F183E1C73818F000019CC00E10380703FF07F383FC100FE3E7003020C01E0000007FFFF81018027F87380FC3FE033038B87F380070301F07FFFFFFF81FF301C00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2273524120B249650B557710B0B65CECC8BA263B9048D0139829FD0C9E653B7D80BEADC6ECE05B6877C0CC81B57406085F7A68C51785CEEE00AF982775E2EB673D1251F04048F911E3CE145FB783A01DE3BDB425F3F801BA12F7F809ED0C28B02DF1FE3241D97DF5C87C3D5E39C6DE03C76631E9C80985C87AFABF8A7A8411D7C392026F94B2C076776EB384F36BC6CEA50F6195186B39BA17509EE1E7FD7CF207E7791790E186AA9FC30E1C2FC72218EFC075BF76C63FC0134C091C1F41879A305B48A7D6E2CCE286BED753F4F280C76130826E67AC9647B1578813C32C8C32B669962F77FBD39016C1CF07873B1A1FF93FE588CDC8FF21A6CD8FC9B06582A5",
	mem_init2 => "20D8292E111E34F52F70B09FF11311F4252119C71E3062E36B08163B4046B3CDE5B230B8979E2E48BD9C85E74E4AE17C3E9DE212CB4ABF53562C277F73E2DD16B2F3D9529E2FB6C44E5B4793688B385753698A28DDE999325953CEBE4E7267647D925812A53A9F793F5D1A7109946B8C4C276394E3ADCAAF32DB6233CEE0680776B71FF639F2577FAF99EAC816A33F723BD9BB7F584C1AAA42687EEF49F47481B05C22F81CB93344C8EB7621E7EA1C4E29D058746F1F1E6094C3EA9D8A1BE8C125065FE41C8A7A5B4ACC9D172621656102C6597D1FEE4BCBC2F436B10D224AD24FDEE8E251BB688E7ADA653CAB6E1375D6A4F12B01C9C477CCAAF42A1F97BEA3",
	mem_init1 => "F54E1078EE9D495EC95FB930DBB65A95ACCED7F35DD53D9225F1002E4B021BEBD157A3841C0518E5FF9D5D3196AFCEA065E0A8FF8E36D8639E0C9C067874EF78A54D566AD716113609FEFC600936B8945280360BD7216A29781E2F70E3BD1E1CF07DA8FD25F77615DD0994C6E72E69A0A180CF53F65EA940083A6B6ED47C282A64F6FADD5AC0DDAE456E3AFB1AA03F8F0D24A39B9B9676A2970A7866A09188163E1C4D0BE198C5C2769EA81D2A4A489C83457D5368BCC1760C4D8CFE12D97D8CD9B3143B1CF01F8597D18314065046BA8E307A3D7BD6D083F4289604EE0BAB5D336DD57C9AA690AEB2DDB711BF1228AC990AE423B57B333BB6FDB0139FF21E57",
	mem_init0 => "4EF50B2E20EC7593BDB4F37F9ECD6ED042BD150B3645CC14045E1B54EEDBDDC90244574E040BCAB9966211AD5987DD070EF9B34A0103514ABA52C98ECA8049562B4658C05DF5AF00304AA0863A1964E6E1CED0782D30DAD990682A827281440013EB17385B6A0CF003FB62CDE059F3DF5F15126980BA149D6D75DDF8827EEEDF4A0697F4DE8F7248EDDF7E05792B8DF037D44E9AA922AEA6A9D8CE112F9E4B7555ACBA13BA1C94A54CB64AF25402E99BA5771C76CEB1CBB3155518A476DE7AA20DCDBACB5DCA0A109D0A6852AD1A01EB024B259D94F8E7071E9FE13B5C3C62DFDF90FF2DA43413491867D25C85AEBE5A7517717713935FBC7ED2C88C0F478117",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E37C6C4076721FFFC1BC1E6F300EF1FB19B9F3B7E71F61DC47861B2DFF6473DFCF4E7E17BE783801C708787E2BBC5F817C00F80385E438126000FFC7EE3FFE47309FFE87FC00003FE3F007F39FF8871FE0CC07C0BB719FC9FC1FDE3358430FF40E1EE841A4FFEF83F93601CC7CD191266E90FAE3E8F0F8C0710ADC084261397D4DF8F799E1809B9C37F3FC0C1DBE60BFFE07B20F0C7901F399CDE0240DF60FEE2F801E7D9E08323E07FF9E91C388180A042783FC6FD83CEE78E3CECA7D187890FACF3F35FB061CE9BC8EF3C7CF8345F8FA0038CE9EC26B6431973218CDBF877FCE68C3B11984DADF27BF3A36661F8661B465AA567B5587EAC7494E06CF0104B",
	mem_init2 => "7509D8A24303709989E4274C9B1217DEBAD5ABB35A85E42198D9CB565D36D396DECA6BD75C8D09E6C95AF5B95DC52596DEBDEBA7A0C4D9A8DF4A75DB1FBC85B7AEB57A05D0B2DA6A5B728CADD84D32EA3BDB41121C30CF03E82D5E5B94D6D0BB4C13BD851866BD7B94D2AE9D74482CC1F4302CC60A27A0A48C2A568E42F41861C7985104F3F4B6A57C952C57617C0721833C614D451A55914515EB6C86F5DB9E4572CB269B4DE84F5286EB289E7ACECF5E86EC277D7AEA29AD9A642F5E3D31A79ABAFBD951B95D27A95CB513AEA34AAC56AD4A6A575EB5EDD76D7EEC2D417AA9D7628593D56EC3642A68972A6BAB428533AE5AF498515895D7257E93EA6F41BB",
	mem_init1 => "F39E40F60617E9CC824F8CFCE7E08387103E79F038C0FCFF30F83FBBF838C0701F99C67FB8C403BCC6C6301C382780385E48039C620330FECC2F9E1E286D8FE61F03F8737119190318E78073CC7C9BC70609F788C44CC0C6001C633B1FFB99030827246387C0993FBE4CC19E1E6D0303837C1E70E3F8300F81E1301FF801F800FEFC0CFF0F03E1C6F9E66739C3DF1F7C7003FEFF20FE3E71FC907317C3B63FDFFFE0F3F7FE41FE007FF80C7EE3F7F33BF8F81FFC001F3CFBC78110FF80834FE43DE07FEF2063F03C2625E80FF038799B03F80CF03F9FA18233FBB2EFF01FC78E61FF800E001FF800E01984FFC03FFE03FF9E3FC01FFF80404FFCFFFE07FFE1F8",
	mem_init0 => "000FFF81FFE000005F303C00F839F8C7847FFC3C0EC33DE39C06FECE4F67FE003FFFE0641E6047F5E60446000E78F181FFE003F06180783F83C3CFC383E18FFE3F0FFCFCC0F03FC033039CD86180030047F00321F8E1FC0078301803E7C0CF0003C3FFE078F3F1F9FCE3818E339C1F670E07E000E1CFF631E03FCFF99E10443E001C07FE3E7F1FFE000007007C3FFF0001FF0FC70FFFE0000000CE00FFE00000F87878E1FC0780F81C601F1E0003FF1F9F0FFCF87E0FF30E03FFC0C07FE3F9C3FF9E07C00F01F07FF80000FF9FCE00FE00001EE39C03C380003FF3E0FFFCF07E07C001803C00001FC038FFFFFE000000007E01F80000FF8FE610E1FFC380008E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "42C1AC2EF2290471E5B15E9B0FFA07610270381F823DFF45CEDF9FDBD02F858A56C3C23636D50FADC02529813EEC1FB85BCA6A770C12E745E39ECB8AC36443629B0F6180226DE7F586729C3B2CCB3FCB881E47843713A91D5DA87D0E29BD290398DA2AFF59AAA15C2D604C50891E8547CD57C957EB08A9A6A01A81F435D358E02A1AEDE04672172C67CBEEDD8B200752119F6CB586140BF616D93181C34E020200108476C733CF920E05B0306F8DEE0E7EE969174A92B9A9E9F6F248A9D476B9BFB107951AAE619C3A2826DE8D5E03C97B46C7F651839ACBF04F91C418ACC4A0E24797FC27696C041D2EF32E3C10B3365215028DCF71C338F010D7D942C621FF",
	mem_init2 => "6071A0E5C7162E7D7A8A8AD744E0ADF7AD70CD4E5B7F74CF4F07FBEB3A58FF812E07CCEF859E1E8F27868823C8D9039F9F3C21F782FFA401E93439CE80DBFF15E023F8502EF803FE07F8485DCFE3E984E12B0EC78027E51C0241E1FC338379F15C57FBA91F2836A603F2340C5E01532F0E6F98028409130F7721AE275484331007A6C50748DE1DB981981C77860C007F819E1F87F81E3DEC070670FEE0387C0030F1039011F0F00FF1EF83181FD9998DE39E4E406E181BFB267E7983EE1F83BC079F1F7F83F824DE019FC0080C73F98481C33A7237FF1E1B701F80E0010FCF8607FF863FF31FFE18FDF007E3D9F0787FFCC3FF1E27F007C1C7E01F039E031FC0",
	mem_init1 => "79C01FFF81FFF83807E7FFE03E0E080071FFF005E3E40001FFF8000FFFC381FBFF8FE7E7DFC078FDC107FFF0700FE9FCFFFF44E78FFE007FEFFC0FE03CF079F38303FE1C600FF9F181800E7007FC1FC0788187FFFE7C187FC0FE003FF9980607FF03FFC06E00101FE39FF8F13E60719C11FFE70011C07C173E03F11D8180F80E01F00FBB9380383019FE7F18F0FFC01FE1F79F8C787FFFD8E39F7F027F89E060E0077E0FFFCC1E1C3FC00F3FF80173E00E1F31CF0007FFFC40700FC003FBF38071F84407BDFF27F801FFBCFFC793067FFE8C19FCE7067C1F03CF7000F47FC7C071FF76003FFE00031F3CD8FF8070007FFE600380FF0C3FFC3B81830F300FE073",
	mem_init0 => "7BFE03E391F1FE063FFFC000C79B009FD8783CFFFE0199F8BEE00FF9CC00E7878E0FF8C3D8FFC781DC786200FF0330403FFF8268363C002FCFC180E3DFFC5ECE2E0C71E78F76E493C0C6C8BBB0F07C38384B303D83FFF80BF01033C7FFC7013C20D83E619861C3FF00C1FE0038FB3F447E1C00FD386EDCFDF0F908C0CE61EE7693F811801B9F018C7F987308E3C4C7E6073A4304EC402DCFC9E58B2F22F219A3C115983B139F07E0DE43102181E01EF709D0C08BD019103358A692473EFEE0B8FB8C6301FC4F009E7F07F194E24D7082988D3C08D061958FEFDFE3E7803FF03040F3C73E03300FFFE7FB0CC009F055FE7608E30FC3C0FB3F1E41E7C07077D848",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y21_N42
\aud_mono~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~96_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	combout => \aud_mono~96_combout\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "89651EE3B5993348D2FEBA12EF10C6E894A43707C6CDE3FAA0065979E0A9B3ED8DD2C5F60E07AE20D415EA1E57E952369B9F490428E823A33F2991C472F3D83B467084AF2596DCD1DEE1AD15E8B71CB734C808C88EAC75254D7828C69BB6B187AE906B15EE83AF1239BA760AF48A8FA1979EAE429BD7B0FBEB086EA2B3DF29FDD0D6B1051E716AABF059ED49633F8BA83CBD44E2FCC4ECF123851E1010D1DD5ACD1ABE9EA24A2BDE998EEDDC6E27AFEAB68F889EE2A81903030CA4498DA3962B5248A3EA927F82CF7E19B00B65EC19A86A287E71F435DA98E77551CF02018869CA3E5E3476C408C33BF5DA2846BEE3F7E71179657C08A4953FD39DEF3E912130",
	mem_init2 => "96B1C6CD01BF921938351720A0FBD30E7E3E3E36249DD7E1FD3C969E6BB556109F942580BAF2C4642C1BF9157BA8EF29D9112C90C1C7B217D54D317246CEC8BE0D86CD376DB7CB24B00547C7A61E728A6BDFAC5423CE663E23C761BC66F9246ADFCD53332F2773426E21FAB4DB706031D8DF7F9D4E1FCA411D42031095DA4828BDBB41335ECD32C6F7C684421910D4D3BE1F76897072174BDD89D0A0E9797477302FEBBB29DB2F8419B4DBDDE5C508B4D33D0A94418F77820A3B1080B6AAFEF758054C307DA532ABEAB3EAF1111E205038D06B602FCE2B32E376D8D1711C3567E9FA80B7CE0CEBB356018F9B0DE1BCD23B5F624BDD9F6D304B1F8B22C1E9FD05",
	mem_init1 => "5F697FA20054F729DC6663EFE1D0DC72848746EEA0BB21743E05561F8CD772C00F52161661F587E496DDEE41D230EB0809E1C4A6E6BD5451BB840B04895B646AF14CC90BA6C6E9FA7C2A583699E3587D0F10938276F89B52305EC59E76B7E86F9442F2CF77D3DD5C5B97D48A1EC73E32D8A05DE9D7C91FD9ED29D506BC6AD48793A679CC7BA85179616E08E0996BB03F33F1ECEAA6868B32E452E81C48EF9C76D55013B615AA59F87B8EDCAFBA451A99C55A1D6EF5A86D99DC3DA90B0CE4EC3421862C6CF6ACB23AA128BC3C4FA62EBA9E46CA60D3D46E56F36C2699202CE4F1601BD57A7C1C4A312C32D7302D8C07BC9B9780E519F5D486649A865C601FE174",
	mem_init0 => "CE6FF0567BB2FA3B8D9F293F8893212DAF2B5A3191AA76CC1C7BBF734FDC40522F029C04B7B826EC1370961718C4A5B9EF8B9EF5E72A7B02FF423152F6077C6547FC30D1748B660B977A89D5EB964DA2D0C8DC47E7997E3DA24FC39D1EBBDD92A9ACE94B0CB0D908BC250221C245FEA7B070F5F3620BCB7FE454EB5DAEE1303964F3714F3F01C267660478F90D6C7E6D2956FB721342462FF53C14FA37A1D95B7B72F5AB07A038DCE6634C39F5E954B85070B66B5CEA67CBECF2A3B7C362D2813BD7B8233BA6DAC1578DBFA0DE30B6195F873395F6A07224194898BA5295384CFB33A586B95A020E6BFFB7F06C3F575557A97C2AFA3F2796933558B81D613D00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A3718A1ED925DBC66831A6F538B83584B3CA5EA9B46D7659681C159E2154695AE2E514F028B137B268DED1ADE8A8754A7CB8735E9C214A10DB042554CA28B9093B3B794F91E9A004F32C78D52592006339B4A47733FDA67AA0BF3F40DAA2BEACBAA024DF19CA7CDBE95F23361512DD72E7B008B8A2F475C84A2970F698052B676BF281CBFEC06074B8E53B30F3E23D20408443C14246744D4191AFD0A804B54F16D9E7850A6DE77191B6837FEF2EE66D48091DEFFE423F26075AF7A80F0B082C894B9C62D30EBEBBE52BC2926BC40BF9022CA2721F9324439805AD4013234B2A132DA0CB7FEAEF0081D3E705E3BA5DC992A4E3F380A49B7DFFD4A7FDB195311",
	mem_init2 => "3585177662D96003259AAD155089B78EA5B59EFC7BFFE1D856BCC83E6AD23E6A0807D847126820E98EBB5D04008E6EEED865A9F35B7F8DBD444658CDD25AA83F3FA67CE1B3049B13E35C4D4DA3967DC6D98B3205A31D1DC2CECD52277EB20B3A990103AD1289F926B375BA81737DBE0077B98E1A950512874910D334105099FD7D4520D504FD66A6174DF7091987B64D735409D7BD698E829BCD9C6F2563364AC2A77C2C8F21C89EABA2AF373D16DF266C765619DB0F12FD775C1FD2AFA791B266DC910135D0044360DC88EE5CF987647BD45B36C1161F941554E68051200278AD89FFBDAC161D858C079F29708A890EE4A601A1163EB3CDCDA2C16531D7BF3A",
	mem_init1 => "3B54D30F05DFDB4113E69180B336AA57DA62DB1E823365CA1E8EA940D37303DEE0DBC65BBC99342143080CBBC888F5E8F220ECAB5F0707743BE7BB8609030BEC470B481037B4A92233D5A715C0FC7D727DCAA22AB745A3604606C144FC299346C3B3E77CF3049686E9DB26F407E84EC29894C4AA077216ECE18F5F7795BA83710EB9214A0AFAA16E34EAE6585D07A975B6D53F23602C24F4F3DB928E2AA9643D6BBEC832087B3C6D4ED2885F62C95746FA289275F5394B02AE5C0EBA17D25A9F5CD70EE3613F95B6A306E7392707092E205CA946CD9CF1E1C4E2CE48E8E3EF2B497855A149C40ED8DFA9718D563FDAF71150B5691E3504C8503BD615813EB18A",
	mem_init0 => "18AFA1FC0A00E300D2461F69AC6A9D4F2FF3E8E580072861AF9EB4F5852A3A4117F37DAD51B2D4FEB57E870CC91AA681075D6AEDF413341B20D1D965B173B4CBD2275CD28BAE922451C7A532D95CE98B2AA5B6AAE5D17CBAE827B90596D0B4C381F340DB9AD94CC35CBD4F420AF056BD7309EFB4AE65D3D3602696EA42DC8FCC3E82F47FDC601835F91100E0F7B721CC63D020742BAEB20C29B5467022984B780EE0C627F005F1056420F08485EB29441736DE85B3A95AEA081F61B918BF3FF7FA553108451C30AAB2E8D05D722BB655522ADF42081B62DB7AEF2EDCF52A49694DE23F89623CDF646BF1705B08184DBEE23DEEC24E77BCEC7B69F58D7CEA5691",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7DAED85D94DB68C91AAB4AA343F6550EFB6E5AB7247252BE466A0C01372508D8A4297448A2A8E9213F459A3154A433909EA29A9C010E4ED44C7F3097FA961D072BCB88E7CBA117CE3BF6D2DC7FC08AB8C6CFCE443CC7FDF24823CA5D3BA3A58F027B9349FF91A530A1273B5311A3C7C753AC8671394699478A961D576777BE40AF6C12479729C28BD58E33311CF4C4C73A0CFB6DE4970D855CE2AA4B52CF338A3A9C9E06D060433537F7AC9EBCD854AF8CE9F13BDA47A6E627AE00F9196F20AF711877B1CDD89A2299B210C5D18FF83EB15FD07DDFD86297981AA767C1B3BF36A38C230EE9E42F731C2344DEC04834BA04BB2EADEA8021D1144BA4C96D82FCAD",
	mem_init2 => "2364EA1AB4F48B388C2F830CBC201FD7A9E641577E03DD34C82312444B1D427C4474A0F56B54946F45DEDA32EA3BA98A64482D13B06C38322937B658D85C68CDB2CCA2C62A0EF5055C0BE9CA1187467DD8BC353FC102D4A226F6C9485F36E45B7F1FCD79BFFCEC3626BB7D4F476F71186E2D7A27E42D44BFFA973905A16785BCE2A5C5EEE816B38D8A9C27155AA20554FBEECC8677FCEBC5C563DFD9183E4BC833D89EE08A39D00FD2F4541E3D900F9E957884C68B54FA81CD4983BC5EB9F5304CEEBDD50EB3F2B26ECA5AFE47D25D4D9FEEB0EB5D5FC366810F2278CDA41C54C8BCD52BDCECDC94F62D666B5F937FC376B38D20194A2CBA304E4C37647660DA",
	mem_init1 => "A69F0B3F288DF99B5E818E15830427F796A2647E9C70B923B1BE9B9A210BF57BAE6D49F6AC96038740DE2FB90C2099049DDEBA81AA98522E919B4F3B0B66A4A5D4396162AD40AEB9694C35A6EBD315C7BCD26F82A9A0EB10100B4E2012338AFEF16F64381F40F7CFA71681836AE2AF39027604E238B6EFDDF3B6AB71F5C825C8BA2DD392C4771CD7C3D8A21DEEE5500BF036A2FDC1E4993F5629BEDFB544D2AB7CFDB916BAF22AA442164C2CEA52D9DBA94E5C19A130D29DBD36E3087DE1FEA58F03FB5F88D1C72CF6A0626E476100ABA67CB9662427989F03CF4EB7995000E0C40D5AD8420ED224A1BF259CCC262BE0999469A1B76B15F28C47AE22C9E3DEB0",
	mem_init0 => "50A765D65CA08880E3104E7665C5B0FCFBE915C15D937DAFEDE0CF880E7DA5FB8CB04D79E8B9A54FC21DE022BCD16E010EB0B1D104CF224D64079150DE063BD45C126108888036109089DD81219D3E84CDB246C434416B4FFD673A214FC172E660C5F1C0CF285B71A255A8C78A17D6AB775A6B261A3676F297FF453573A44164C77B12C68F4F492E27860C3E557B08A319360449AB04FA64C4581E0C933E1C100C3B29B708F28D7FA9B514CAF4AA2F45CDC737C621F5B676FDFA6CA9BC303E1F6FC8901BBC134C786FFB2BE87C5B56955E9187C5B2BE58620116058B21AF8CE2643BE7F62A799E3A1CB498FEB667EF2ACFF2C7E0EF1B77DA2B4B0BE6924B5F39",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5FEFF6CCEDF23BE15653D5BAD58FF1FC9739FCB8F7DBBEF1B690E0CC17D8E7F04556F76963ABA73B107360DC27E93A7DF1E13BC94E68F7AC21FBD1DC36739CFCFB6F7DA76078344ED0EC907962B4D4B67F07D845CF1FFA6E358C0295764349B74C648F97C66C1E7BCB6F08D065D175C42949942CEB7A162E13374264B3254161CDB635E99BCD09657D42877645F789AE1958AAE5F2B6065166345A4EBEC1E9F7604A2B82456E20FB4E07462FCF49C427B06467CE1B9F678607C01666FF8FC3C67A7F913E73E3E0BD3FE8DF1DFCE06078183FCEFE78183C44F4C84DFE2B99C1823BC7F199C01230F7461C6CC9E1107DC27E08071E3E4CBCE307F7F71F9F3FC0C3",
	mem_init2 => "FC6FDE07903C3180F83FFC0FA7301F8FF60F930E79F8604C07E182CE0F8F19C19F9F0CC04C3F067E70979F244C000CF860181C34DDCF61E70C4721AFF8330631F38FAC600C01183C0FDF98C7F98033E1F3FF0C7F3F7FDDE261FF03C77B61F19C0F083396727BCEC1C639DDFF86DDDDC1FFF009808D7F19CE6849F07C083A21C671E1F47F3FCFBE818EFBCF18DF0EE07B0694F0FB91DFC7C32990FBD95F08138140FA00FDC04CE3820FA9C3C1B07AB705B07E7B5D15B560EF66DED17C98E573BBAB6B3FB0718D1E40613C1A83982FDF387FFFC600BE8CFC594391BFCCC76E43FA63E0FA7C767F1EB9022D2002EE3321B3BFFA9BA94DE600046CD306DA53E66310",
	mem_init1 => "C4E4F79F7C7B3BE10C43902C03FFEBF0F2727B81C2E0FB289FEF74863C07F3FE26C8C97FA09BB15FD0CCD836979E2F468B1FC1FC473F9B1039AB0B301403427CFEF01F11DBE3E73839E636901E380A7083BC019F86E9335C905870BE32EFE1E419CF7B9E790B8F15194478E4C1F077C3D859996FCEBCC7780004C78348E217C8D069B06F98C091A4A02378FE040C040370850BBA360CE703F386F821E6D383228BE0CE5FC1F9443A1BD761E0A0C1A402E9BC62D90B70BCF300418D70204B549468BFC167F26C792A5ACCF804220E70D6FFAD9BBBE62F58D9B2EBF87BECC05F05FFF5433DF1A6EF66BE6D35B038FF8CFCBC7B5D341210722ED386532343BFDF00",
	mem_init0 => "982E68C8840594996474E72EBCF46FAE218E13275C7AD5376105A262E29E75E9CAD987D74CB90E5B1DB6E5D3AF7D652410827BF235A13A74ACA041F92BA34112CA44840604116CB3B60FE863C71918433F3B467D7D06143F23780C6C6187E4AFE0DEA653DD65041B7082FC715E5B8C1093B9E8D71F5992ABD0410264748287F0CEDE7BCB4F12AD74B62323023D9F168BBD64997262EEA99B6E16C110504490AF98BD6B164B2085F39F497A45D0E6BFF92FAEBDF42BA0BA9437B2BB7AEB21BA86EF2EB53913576E09D4D75D350BCEDA59EBBF4575343105692CD5A189EBB4CF264BB7A8DC442DACBAB5EF2DBAF41721B919E86F4601E01FE1F9F10C18DCFFE388",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N18
\aud_mono~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~95_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	combout => \aud_mono~95_combout\);

-- Location: LABCELL_X42_Y17_N54
\aud_mono~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~97_combout\ = ( \aud_mono~95_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~96_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~94_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) ) ) ) # ( !\aud_mono~95_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~96_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~94_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~94_combout\,
	datad => \ALT_INV_aud_mono~96_combout\,
	datae => \ALT_INV_aud_mono~95_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~97_combout\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3DF9F0FC1C0701FFFF807F800078C1FF001FFF000007E1F9E7FF00018FFF000FFFC000003FFD8E7F8FC00FFF3CFC7FFE300FFFBFF80FF00001F83071E1FE718000FFFF81FE000061C3FC081FFF00000F87F19FFE0703067F038FFEF000000FC39C3FF83330FFF070FF1E7F8FF1EFF8731FFA03F9FF000FFFE3F87BFF800FFF0000FE07FF0FFFFE0383FFFC183FFF010FFF1E03FF8000003DFFF803FFFC787FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0FC3FFFFE07F81E000E03FFC9FFFF83E03FCFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE3F0FFFF807FFF8080403FFE023FFE00103FF80FFFF8FE1FFF800FFFFC001F83FFFFFBFF8FC",
	mem_init2 => "3FFF801FFFF0001FF800381F80C03FFF01FFFFFF0001FFE003C03C3FC3FF000FFFFC00001F80003FFFF9FE0FFF001F07E0007FF0007FFFFF01C0FFF803FFFF0000FFC000E03FE000007C003FFFF81C0FFF040F00FC1F03FFC01FFFFC0000FF0000E00FC3F03FF000FE3F80000FFC003F81FC3F83FFC01FFFF00001F80003C07FC1C00FF001F83F80001FE000F00F9E00000FF01FF8FE0001FE0107007F800001E00FFFFF00001FF8007801F1FC03F800FE3FE00001FF8007C1FF1FC03FF007F0FE06007FE001FFFFF80000FF00FF03E0F80FFC0F1C01FC00001F803FFFFF00807FF001E01F8780070007007E00000180007E07FC6001FE007C07C00000E0003E",
	mem_init1 => "07FFE00040FC0FFFFF80001E0001C03C0000000387FFFFFCC0307FC00781FF00000000381F800FE0000FF7FCFFF800007E01F03F0006000007FE3E1FC00387F81FFFFC000078000F80E00000000F0FFFFFFE01E0FFE01C07F078000000E03F003F80001FF3FFFFE00007F8E3C0FC3C7802007FFFF87FC00F0FE07FFFE00000FC007C01800000007FFFFE1F00400FFE003C1C03007007FF00F0003E0003FFFFE7FF00003FE00E07C0F8F80001FEFF80000001FF01FF0F80E003FC01E078003FF0001FFFFFF100603FF807FFE0207FFF001F07C0000000FFFFFFBF00003FFC10381F0000F000FFFFE0001FC01FF001FFF80601FFF00F07C3E1FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0783FFF8007E1F001C0007FFE000C0000FFFF001E0787C078007FFFF00007FF0FFC003FBE0001FFFC03E3E0FC7FF8FFF80706000000FFFC07FE07F1E1FF001FDF8003FE007FF03FFE001FFFF80C381E1F07F800FFFFE0001FF81FF8007C7C003FF00003FF83E3C0F0000F1FFF8000003FF80FFF078E07C0303FFF801FF800FFF001F0007FFFC1F07C1E307FF000FFFE0000FFF83C0001E06000FFE0001FFE0F8F03C00007FFFC000000FFC03FFC38381F07C0FFFE007FE007FF001FC001FFFE000FC063E1FFC007FFF00007FFCFF0001F87100FFE000079FC783C1C0000000FF000003FFF03FFC7F1C0F01807FFFC00FF0007F803FE070607F01C0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000300E0180FFE7F9C1FF000CFFF1847018700F10007F383FF81C06199FE06037C0FF00081F9F1FFC0F380E1FC230EFF7BE0FFCE610180F00F1FE0C023F8F9F800FC301F8FC3C1FC0060003F8FF8000007FF8E1F87818CC03BC33FFFE0FC1FFF1F90201E0E00603FFF81F787FC703F8000FBFF8FC030FF0E03FF06E3817C1F07FFE007F000F83FC000001FFE787F0F030047FC00FFFFC1B07FF8FFE1FE7C3E0000FF3E03FF8F81C1FE000000EFFF83C0FFF80FFE001E1FF18F07FD807FC081F0E00000007FFFE1FC780E00060007FFFE0003FDE4FF89C3E0700001E7FE7CFE7C07070000000F9FF00983FFC07FE0103CFF80007FFF07F838078F0430F003",
	mem_init2 => "FFDF9FE3F8600070013FFFC0007FFF03FC0C1F83C0001BF3F87FE0007C303330001FFFE0083FDF033FC400E7FF8003F3F837F3FC1FF87FFF0047FE787FCF83818F8009F19C0001FDF01FF87C180400000003F67F0467E060C181E0F07F00307FFE07FF0602038000CE03FF3FC020DC6000FFF181FFE000C7FFCFFF00007FF000FFC0007FF0003FBFE000E0067FFF3E70E0007FF818380701C078F61FFFFE00F03E3BF007FF3E18803E223F8FC0C0FFE6003FFFBFF000F1E7F71FCE0840FF000079FF901E0FC7F1F387FC00003FFF81FFFF80004087E0E1C03F8071F8700070383FF1FFFFFFFFC0030601FFD003E8F019CC07F006780003BDF383F9FFFF07FC7C",
	mem_init1 => "07F07FF80031FFF800FFFF041F8FF63E0FF1F8C61FF7000701F807E1FF7DE3FF00004FFFFC00FF3F007F3FF7F81FCCC0000FFF82079FE03F86FFFFEFFC000801C7BC00F81E01FE7BF7F07980000038FE3E3FF0FFE73C738678FF001C3FFFE087FFF80C3C0380300FC380607FC7001E0F8803037FC187F001C000387E00708C07F8FE1FE07F000C0300FFF007FDE43FC7C01C07F800F07FFF800FFFF8F1FE0600C03C3C0007FE1E1879FE0000007F9FFF800001E061F101FF7008073FFFFF701007FF03FFFE007F1C1F0783F03F00007FF0700FFF8001F81E180380000200FE1FE00FFFE00FC001FC3FE3E0FFFC01FF8007FF800000FFFFFF05E1EFF39FFC4003",
	mem_init0 => "FEF80C1E1F81E0000701C1801F00003FF0F8F00E0000007FFFFF006F9780FFC003F0FE1E07FFFC0FFC0001FE03000FFFFFFCFE1FE78C3FFFC007FFE000FFF80FC0007FBC03003F800FE3E3E3FFF00000FFFFC3FC00F80007BF800FFFE07C0FFFE01FF00007F81FF01FFFFDE1FC780738FF80000FFFE003E1F00C0003F03807003E000DC3C78F87E00001FFFF0F380000000E0E001FFE01F83FDF80E1E00007F0FFC03FFFC003E1F00C63FF807C1FFFF007FF8000000700601C000003FE073E3C1E7F983FFFFC1FC000007870F1F0FF700787F1FE11CF00003F87FE003FFE02120FE1E78FFC01870FFE0E1FFF8000003F0701FF04007BFCE3F1FE38E01FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF806000000FFFFFFE0000001FFFFFE00E000001FFFFFFE0000001FFFFFE01C000003FFFFFF80000003FFFFFF03C000003FFFFFF80000003FFFFFE07E000007FFFFFF80000003FFFFFE07C000007FFFFFF00000003FFFFFE0F8000007FFFFFE0000000FFFF",
	mem_init1 => "FFC1F800000FFFFFFE0000001FFFFFF83FC00000FFFFFFE0000000FFFFFFC3F80C001FFFFFFC0000001FFFFFFC3FC00001FFFFFFC0001807FFFFFF83F800001FFFFFFC0000000FFFFFF83F800001FFFFFF80000001FFFFFF07F000000FFFFFF0003F907FFFFFF0FF800701FFFE0FC007F000FFFFFE0FF000003FFFF3F80000001FFFFFF0FC000007FFF03F00000003FFFFFF0F8000007FFE07E00000007FFFFFE1F800000FFFC0FC00000007FFFFFE1F0000C0FFF80FC0000000FFFF03C3F0007C1FFE007C0000000FFFF8FC7E000303FFC00F80000001FFFC0787C0007C1FFE007C0000003FFFFFF0FC000003FF000F00000001FFF0078F8000781FFE00F000",
	mem_init0 => "00007FFFFFE1FC000207FF001F00000007FFFC0E1F8000601FFF03F8000000FFFFE3C7FC03001FFFFFFE0FE0000FFFE01C0E0000003FFFFFC0003FFFFFFFFF0FF01F0003FFE1FC0F00007FFFFFF0780FFE00FE3FFFC0000FFFFFFFFC0E00FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF1CC0FFC001FFF800001FFFF80007E0E1E1FFF1C0FFFE0003EFC0001FE3FF000FFFC0607FFC183E1F8403FFE0003FFFF80001FFF0007FFC0E0FEFC261F7F0003FF8180000FFFC007FFF0707E7E3F07FFC000FFFF0007CFFFC000FFF8181FFF8007FFE000FFFE0001FFFFE0007FFC0C0FC7C3C3E3F0003FFE0000F07FF0007FFE0C0FC1E3F0F0383E1FFF8003FFFFE0007FFE0707E1E1F8781C3E1FFF8003FFFF00003FFF0001F9F0F87C0E0C0FC38003FFF0001FFFFF8000FDF8003C3E0C0FE38001FFF0001F8127FE007FFF000FFF8183FFE001FFF0003FFE03F8003FFF8003FFC081FFF0007FFC000FFE01F8001BFF8001FFF000FCF8063E7E0007FF0079F",
	mem_init2 => "018FFE001FFF0F07FFC3E1F9F8001FF8000FFCEFFC000FFFC301FC78307C780C1F3E0003FE00FFC001FFE080FFFC007C1E0F078F8001FF003FFE00FFF000FFFC7C1FDF0303FFF0003FFC001F9FFFF0007FFF1E0FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0703E3E100FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FBF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y13_N36
\aud_mono~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~92_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \aud_mono~92_combout\);

-- Location: M10K_X14_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "68F1971FCC50FD8CDC20C745D8F998824F5300E0FC2E39F9644FC6359AD652127B41F184177A4E0FD9F30E3BEE68BB86D858FC6097CF600E53F0E47F0D38AD2C7D1A84B95F512F6E76EF5C0026B5CB98CFA3FA3A62A73411D9E613C470A641A330003994393D479F7026772459F2F4AFF56A11F6B0AF980314CDDF2A6BC8A48D64513077BAC84277AEF857C91FC69BF43F99AE4CB153D52962A1A2C859F1619A4218B1E317786CB0E438EC60C4F9700E30682707AC07868614BE23AFDA3192843496BA0F1A98710CF1666EE423C7439F68552A81263480C42402109CDD025D18E199E7A77796A87C0ED9ADE1D76B0A004ACCAAC73FDA31971EA151C28A65C1C2",
	mem_init2 => "514B9C8EFF380A80BD92166723B08B41552DB26407826A0A9EB2A80ABF939041D5A8213BC7EA0A4F23D11A6FFE3EB950B7F76D45E4D82141289D123957D812DCE8ABA86EDAAC04367579B9D62E9956E5E569611F07D2156EA0D7C9E2ABC61988DA83133AB4EE333E5CF81C66AE8378988FA2BFA991844091C4ECEBE9375E71016819F33C4D739384BAF899617EF434736D11647210AF76F836931E979E4781A81AAC4D2233541258F4986DE092EDF10D36146044225C28B9454F72610CCD88AB9B7032AD41FE6534542D5D7FEB338F06DC098CCD52A1CFE709FF76DB5B0641605EE9F77612AD64169C21116B6ADB28CF9A08791C6668A5A90D2E4EDF8C902448",
	mem_init1 => "6789E167212CD86764622F597BECCAA9FC9D48F81A17D5BF3FA6D702B8C9E4DC18005F15CE297E0FC9CE3E66BE9E355CC541533E9C53A5DD95E93B1AB2EAECD7DD60A6D2663AA07A15A2602A59C9E7E99E5582B65F33D074BDEF415EE4DF4CDE6160A014A61A2088A9DF98210C3B58483846391A48060E9613D6594CD53864D71162EB022B15CF47507BAB418D949FAB826BB8B661BA1F214F5C0AAD2D000D29715027ABB81DD92C9A070BAEE6E2266F16C3D3F09A03D64F999B31030AAF4AA8C4934A1D44CD58D33627641C72E26BD69D01B3388B208210B776C22E0A4BC944AB9F0F7D451376304D780D3A7A16E2F3136C30849C2EDF431ED207D012762750",
	mem_init0 => "444D7792628807EF6ECB13EE7EFC98C58CFEC57F175D3E76CCC04D3C6CA09222FAEA5FC1F32AE5123111743826A330E180F0AA3C3EC0E66C4D00F059AAA1A283CAD9C451A4E54845A9656EF67691FFFA44A01B84EEFAA8E9A89A002D13D8F4D217BBC45AFB42AAB03FD968F48A221D9389129FFCCA4C3801BB1FB781470547BEE2BF3774F67C0700BC02FC2C1872ADCDCEC70FD9BEA2650921701E695C964258C7E86CF07CD143AF89356952323E8E09EAC2736D5B6019FA134F5D1FB7995FBF4E09806538ED9F3213C484DAF6777957AD9A76828EB8B6CED0E92813019F30D61E9C1525DB4865D5D376DB2A1BE2F40FBB9384052F018F33E5F4B3E95403F75F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000703F40C103DFCBA81D80403983CBD65653C9B97965DAFB48E0",
	mem_init1 => "23C8697D727A73DDAE20474699F2638C75D1A43C000667E0F7F801030FCFC0F019819FE800F11D81C7BE04870078FE602E07F9800061899800233CF3E0F0C1C0E003C0360D81A3EC087EFCFF023F0FCFC0FF1B3023F1FFC07CC78E700FE1806080C1F38039E0061246CCF0FF9F8C783221FFE7E7F9FE85D321F078E3CB700601C0F1E43030071F001D398BDC0933CCFBCE0638003E81F9E607867BED271FF01061B98E3070C6FB64790465100984CF2C1E5C0D874459789C3F5C1C9100027C73604049CF925EE735BF4D70C5AE81441DCE9A06ED333E8BFC520F40606719EE0C40A383D8D904F600DFE1E4E2F27F819DC10907183E103484F3C0C7226C71E67E",
	mem_init0 => "C19EC40003C8D3E50403FD0E6FFE013CC5BF800E6E4101EDFF9FDF87B780F057C93DFC0120530607F98197D1C06B2C6FA1DF0FF7A1B21006B0C6E7E104C6E45FCF1E0061CEC10C20A02787F83D5D13DFB3FD8C660C40400199D803C7C4F999FC78E3947F7783918D61392FC059848E4336E3221CD5FBA0860FBFAE31061F31D8314C64006E218A14063260C8E0DFEDC8D4490444EF7D1CD2DCFC473CD320F9F0C42101830C4769CBF1E13F48421247786DEBE1E10DB7D1BD4E310AAFE0636C42E8E8849D9B03C1F674020CEFF8CD8318BF78FA071F803EB8FE600EDEDFC87DE70E271CF88318C0E8564B16E0913F218FF1C9D1B6791279594FC056305334DA7C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y17_N51
\aud_mono~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~93_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~93_combout\);

-- Location: MLABCELL_X39_Y17_N18
\aud_mono~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~98_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~93_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~97_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ( \aud_mono~93_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~97_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~93_combout\ & ( \aud_mono~97_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~93_combout\ & ( ((\aud_mono~92_combout\ & \aud_mono~2_combout\)) # (\aud_mono~97_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~97_combout\,
	datab => \ALT_INV_aud_mono~92_combout\,
	datac => \ALT_INV_aud_mono~2_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~93_combout\,
	combout => \aud_mono~98_combout\);

-- Location: FF_X39_Y17_N19
\aud_mono[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~98_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(11));

-- Location: FF_X37_Y19_N14
\sound|da_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(11),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(11));

-- Location: M10K_X26_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y12_N30
\aud_mono~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~106_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	combout => \aud_mono~106_combout\);

-- Location: FF_X37_Y15_N14
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001FFC0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003FFF0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001FFF000007FFE003FFE000FFC00001FFFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7F03F80FC0FC07F01F03FC0FC1FE01E03FC3FE1F800003F87F807C03E0FF83F01FE07C0FF01F83F803C07C0F801F81F01FF0FE01F80783FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1F83C003F3F03C0F1F07D3F80FF0F81E0E1807C7F8E0807C3F07FF0380FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC781F0FC007E1F8FCF01E0F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8781E0F87FFE38070F83C1F1F0783E1F878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078203E3F0FE7C040F1F8FC1E0F0381FFF8781E3C0F03C3E1F0F83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E0781F8FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E078007FFF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E0783E3F0783E0F0007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0707FFE000F83C181F1F83FFF07038FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60007FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988099FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF7F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE001C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82031FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700087DF82007FFC780047DFCF80001EF87C7F83C3F7FF0039FEFC0003E7871E507838FE0003C7E7F8001E7CF86003C7F07C1C7C387FD7C183FFFC001E7FF2C18383E1FF1C1C3EF9E18181F3FF0C0E3FFF8101FFE61E1E3C01FFF1E003FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F3F0000FFF1E0601F8F0FEE0000F9FEC0091F1F0000F0FE65C01F8F0FC7E07031FFFC031FC7C000F0FC3E0F03826FFFF0F03E0F8381C3FFF0E03C3F1E0783C1C0FC7E003E3F8701E1FC",
	mem_init0 => "7E00783F0F87C1F07FF87C0C079FE78001FC7E0E07FF01CFE1E07C3F1C0407EFF3C0784CFC3F00CFC1E037F0783F1F0003F3FFE0183F800F8FC1E3F0F83F077FFF8007C1F81F803FFE000FFCE01FE03007D9FFE0041FE0203F3F9FF0601F83FA7FF00381FE0FC03E7FC000FFFE07E07C07E1FFF0100FF83803F8FFC00003FC1F83F07C0027E0F01F87E0000FFFE0701F01F07FC1E03FFC0F01FC3FC0F007FFEF80FC0FC0FC3FE00FE1FC0000FFC1E01F81FE07E03E03F807003F8FF00C00FFBFE03E0FC003C5FE1FF07E0000FFE0FC07C03F07F80FC3F800E03F83FC0F807FE7F80F03FC01F03F83F01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE01FE7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F007F8FE01F81C00FF07E07F07F01FC07007E03E03FE1F807E03E01F01F83F80FF01F81F81F01F00FFCFF01F80F00FF8FE07F87FC0FE07C07C07803FE1FC0FE01C007E0FC1FC0FE03F81F80380272FFE7F00F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1FFE1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDFE1F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF807E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00601F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1FE1F807F831B07E07E0FF07E071F01C07E03F07FC7C003E07F03F01E07FFBFE07F80F03F03FF17F81F81F81F01E003F03FC1F83F80201F8F07E1FC0FC07C0F81FFC03C07F07E0FC00001FE03E07E0FF01FC1F807E03C0FF03F81FC03C07E03FC3F80C007F0FE01F00F81FE07F03F00F81FC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N39
\aud_mono~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~108_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	combout => \aud_mono~108_combout\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0",
	mem_init1 => "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N54
\aud_mono~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~110_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	combout => \aud_mono~110_combout\);

-- Location: M10K_X76_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF801FF1FFC03FF803FF00E001FF807F00C6000FF803FC7FF01FE003FD8012007FE01FE03F801FC200FFEFFE00FF01FF0038000FF807F81FC003FF807F07FF803FE01FF81C0007FF01FC07FC007FC01FC0FFA01FF007F80FC001FF80FF00FFC03FF007F81FF803FE00FE03F8003FF81FE01FF003FE01FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C0007FFE1FC0E1007C3F01BFDFE07C0FE43FE1F8180CFF87F03E00FF0FC009E7FC1F803F01F81E00CF0FE0FC07883F83E00020FF07E03CF0FE078007E3F83F807F03E07C301E0FC1F0787C1F03E06070FE0FC03F83F803807F0FF03F01FC1FC0FC02007F8FF81F81FC07C01",
	mem_init2 => "F03FC1FC07F0FF01F807C0FE07F81F00FC1FC03C0FF8FE00F87FC0F800F0FF81FC1FC03C03F01F00FC1FE03C03F87E00781FFCF007FC3E00500FF03E03FC1FE01E07E01F01FFFF80300747C0061FFE0F00FF3F800003E63E03FFFF3F00383FC01F07F3FE01E7F3C3C0003FF0FF03F03F807F0791E0FC3BF0FF00F01F807E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F00FE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F01FE0FFB1F81FE00F807C1FFC1F801FDFF80E880F8FFF1FF80FC00C06F00FFCFF83EE07E00F030003FE7FC02E03FC07E00F01FE07F03FE03E03E007F67F87F007C00783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8F8181818F87C7CDC7DF8F878387C1C1C1E3E3E1E0E0E0C6C1C0FFFFDF0783C3C1E1C1F0FB80F0F83E1E03C0C01E1F87E3E0F00002C0707FFF7E1E070783E0C03E03C1F0FC7C1E0300180F0F8FC7E1C0C0F0F83E79F87C3E0F07C1FE080381E3F0F878781C0E0787FE3E0F03C1F0783F9FF0F07C1F1F1C0E0F0783C1FFFFF0E0703C1C181C3E3F8F83C1C007C1E0F0707C7C7C3E0E0F87800707C3E0F0380FF0F83C1E0F83FE1F0783C1F06003E1F07C3E1F00381E1F0F83E00103C3F0F03FFFE0F83E1F87C1F81F07C1E0F83E0FC0F07C1F",
	mem_init0 => "87E0F87E0303F0F83E0781F0781F03E1F83C1F03F1F83E0F81F0380FCFE0E03E1F83C0F83E0F83E03E1F87C0F83F0F81E0F83F0781F0FC0E07C3F0780783E07F7F0001F87C0F07EFF0380F81FBF0407FFC0E0001FFFD1F0783FFF0001FFFF0003FFF000F9F81F9081FE783E0F07C3E07E0707FFF0203EFFFC000FFF001F0783E1F03C1E07F0703E7E0F078383FE001FC7C3E0F03E1E07C3F81E1F0783C3DFE0007DF87E30383F9E0F0787C3C1C3F1C0FDF8003EFC1E060FFF8007FFE0E0E0F8F8207E3C3F3E042FC1C3FFC001F8F870707E7C081F3E0F1F07C1C1CFF180F3F83C3E3E7FF80787863E3007F1E071FF07DFF81C0223FBC01FFF80003E3FDF00F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC07F07F01F83FC03E0FF83F03FC1FC0F807F8FF00F81FE07E03F81F87E00FC0FF03F01F80FC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003FFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70003F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF880180FF31FE0780C7F8F83F0FE781C07F7FC003C3F00F33FF00801FFFFC60003707FFBF803FDFF0000FFC00007E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE00701FE07F9FC01F9FF807E7FFE00006FFFC0000FFC03F7FC00007FC7FCBF00200FF3FE06807F1C003FFE40001F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DFFF8000007C3FFC00007FFC001FFFE00001FFFF800003BEFFFFC000FFB8007FFC00007FE7FF01FE07F001FFFF00000F7C7FF80000FFC07007FC0FC01FFFFF8002027E7FFC00007FFC07FDFCC003FFFFFF00003FFC0477FF0180021FFFF80007FFFFBB00005FF000FFFF88007E0FFF6000C0FF80FF7FE00001FFFFFF800FFFFE00FC1FC1F001FFFF80003FF9FF03800F07F80FF07981FF1FCFFF1C007C01E1FF801C07F87FE7F00047FC0FE0FC01E03F81FE0FE00FE07FFFC0000FEFFC1FF01F81FE03FE7F001807F1FCFF801E07F87FE07803F07F87F80780FF03F87F01F00FC0FF0FE00F03FC3FE03",
	mem_init1 => "801F0FF83FC0780FF03F87F80300FE07F0FE00F81FE1FF07E00F8FF81FC07C03F83F81FE0F803F03F8FF80380FF0FF07F00383FF0FF81E00FC1FC1FF0FC01F81FC3FE03803FC3F81F80001FE03F07F00FC07F03FC1F007F03F0FE03803F81FC0FE03E03F81FC07E0001FE03FC3F007E07F07F03E00FE0FC0FF03E03F81FC0FE03807F01FC0FC07F0FF01F81F807F07E07F00F00FE0FE0FF80601FC0FF07E00E03FC0FC1FE03F03F01F80FC07E07E03F80F00FE0FF01F80F81FE07F03F03F80FC1FC0FF01F8FF01FC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C001FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF00FE00C7FC0FF8001FF0",
	mem_init0 => "1FBFC01FFC80FE00FFF01FE007FFF07E03FC1F01C00701FF07E0C00FE01FE403FC007FF00FE3FDFFC01C0FE0FFC00FFF03F0001FFF9FE001FFFE001FFE07F8001C1FFF01FF803F0007F81FFC003FF0000FFE7FF8007FE07FF007FE007F8003FFE0C401C0CF201FF03FF00007881FF0FFC01FE0261BFE7FF01FE00107FE07FE007FF807FE01FE01FE06003FFE47F8003FF807E07FF800F800FF1FFF001FE0001FFFF9FF000FF801FF03FF800FF003FFC00FFF00C6001FFE03FC003FF8007FFFFF00001FFFBFFF0078000323FFFFFF001FFC01FFC1FF800003E1FFFC03FF800FE007FFFFF0007FFE380FFFC0FE000FFF23FFFE0000E003FFC3FF001FE003F81FFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C00007FC0DFE01FFC01FC01FFF8FF000FF3FFC01FFF838003FF0FFE01FF803F001FFF07F000FE03B003FFFC00001FF01FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C347FC001F01FFE00FFE03F001FC1CFFFFE0007FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC03FE003F80FFC01FF00FF007F801FE01F400FFC07FC03FC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060FE1F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F003D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F078F887C7801DBC07F9F86C41C3F8001FFEE060CF7FC7003EF80FFDE07C6087EE083E7F8060407FE603FFF8003CF1F0EE0F3E003FFE007FE7BE0007FF3C083007F70207FF071B004F3BE3E7800F3F301F9E1FC303FFF8031E00F8F803EF801C1E0EDEF9FFE001CFFF041E39F00007DFC7FE1C0E01F3F67C8783BC0C0F9FF020078FC1007FFF00007BFC1F83C00C1F9FE040DF3F80007CFF000078FC3E03CFC0310F9FE0FCFE0000FFFE0E07FFF0003FFFF0F0063FE7E03C38078F78001FFFC00037FFC0007EFE0F83FEFF3F0200C3FF1803C27C300F13E7FE0003C7FE700787E1F01C0F87FC30070FF9E07C1F8380F8FF0F00E03C3FC383F8FF0E01F3F83E03",
	mem_init2 => "81F07F1E03E1E03C27C7E0781E0F81FEFC3F8780787F1F81E0FC0C07CBF07E0E00C0FC7E07C7E0781F1FC1C03C0F07E0F83F0FC1C07E3F07C1F03C0F87E0E03F0F83F0F81F07C1F03F1F83C1F01E0F83F0F83E0781F0FC1F07C1F00C1FE3E0F80F03C3F8780F83E0F07E0F83F07C0E07E0F87E0F81E07C1E07C1F07C1F03C1F87C0F07E0783F0783FFFC1F01C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070FC3E1C0787C07FFC0007F1F0F07C3E041FF0783E1F0783E0F01FFF0000F8FC183E3F0E1F07078FC3C001F0F8007E3C1C1F0F1E0F878787E381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C383E3C081F9F0E07C7FF80F0E8F8FC183C3E3E1C0F9F8007C787E1E0F9E07C7C1C3F0C0E0F8F8F03C3E7E0F800F07E74000F7FFE07C78383E0F7E0F003637F83E01FF3F001F3FFC1F013E03381F07FF00003F9FC01F0FF80F81BF0FF81F01FE0FC0FF07C00FC0FE07C09F87EE07C3FE07C00FC7E01FC0E007E07F81F00FE0FF01F07FE07801F0FF01F001E1F803E0FCE1F03F80FC0FE07E01F81FC0FE01F03FC07C07F87E00F81FC7F80F807C07F07F00F80FE0FE03F01F807E03FE7F003007FE3E07FF000707FF8FE01F81FE01F07FC1FC03F87F81F807E07F01FC3FC0600FF81C0FF1FF00001FE1FC00F07FC07C07F87E00FE0FE07E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE00007F807807F87F80F807F07F01F80FC03E07F03F83C007F07C3FF03E00FE3FC0FE07C03F83F80FC1F807F03F03F80F807F0FF03F80F807F07E03F83F807E07E0FF03F00FE1FE0FE03E03FC1FC0FE0FE01F81FC1FE07E01F87F81FC0FC07F07F01FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C00FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F00FFFFE07E03F01F83F81FC07E03FC3F80FF0FE01F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N18
\aud_mono~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~109_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	combout => \aud_mono~109_combout\);

-- Location: LABCELL_X37_Y15_N45
\aud_mono~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~111_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono~109_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~108_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono~109_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~110_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono~109_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~108_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- !\aud_mono~109_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~110_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000000100000000000001000100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~108_combout\,
	datad => \ALT_INV_aud_mono~110_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono~109_combout\,
	combout => \aud_mono~111_combout\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8001FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001FFE400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F8001FF801F001FFC8020007FFE003FFC3FF801F800FF8003FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC007FF07FF803FFF8FF0001FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F003FF81FF003FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8000FF003FE01FFC07FE007FF003FE037FF80FF8003F800FFF01FF007F801FF807FFB3FC03FFC00017C007FE07FF00FFE00FFE00FFF07FFA01FE000FFC00FFF00FE007FC01FFC03CFC3FFBEFF000007C00FFF3FFF007FE007FC01FFE03FF803FF001FF800FFE01FF001FC003FC021FCFFF30FF060000FA00FFEFFF00FFE00FFE01FFC07FF807FF0027F007FFE0FFE003FC007FC003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80FFE01FFE01F7E01E1F43FFE007FE007F801FF01FFE03E7C000",
	mem_init2 => "1FFE03FFF07C1A0F8003907F201FFE01FFC03E0007C378FEFE02EFC00FF803FF81FFF032FF0003FF807FFE0FFE01F8401FFF004FF4987F000FC003FE00FFF080FE880FFC00FF003FF003FF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F800FF801FFC07FF800418007FE007FE007FC007E8003E43F3E7F80FF9007FF01F7999F3FFC03FC003FE01FFE03FE401FE6019FE00FFE01FFE00FF000FF807FFBA03B8003FFE07F8007F980FFC9000FF001FFC0FFC007E000FF7C03FFD06FFC00FF001FE81FFFE643074011FC07F300FF7C1F80C8003E001FFC1FFC00FD800F9601FEFF07FF805FE003FE01FFF0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "FC00FF003FE003E7FF7E3FC003E002FF01FFE01F380001FF07BFC01FFC03FF803FE007F7CFFFFE000FC00FFC01FF807FF161F00001DF807FFC0FF800F880EF87FC60FFC0FFF000F801FFE03FFFE001F806FF803FF01FFC00FCE0001FE03FFC03FF003E0007F800183FFFFFE0007E007FE01FF01E603F8007F807FC01FF807FC001C3EE03FFF01FE007FE00FF801F8339FFFB8086003F99E3FFDC7E00006FCC0FFC00FFEFBE1FC020FE01FF807FF001FE001FFF80FFFC07FE01FB0007F82FFBFE07907801FE01DE701FF767C0780023E00FFC1FFF800F801FBFF01F8303FFE03F8001FF007FC383FE007C0F80FE0000FF81FE0000300FF01FC0FFC0007E03FC1F",
	mem_init0 => "C04C7FF3FF01F0000FF80FE07FFF803F80FEC5C0740FF07FC0F80001FC07F80FFFE01FC07F03F01F01FC1FF03E00207F80FE03FC7E03F00FE03E01C0FF83FC07C0000FF03FC1FE07807C0FF01F80F03FE0FF03F00E00FC0FF03F81E01FC0FE03F03807F81FC03F8000FF03FC03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01FFE03F801F800FC03FFC1FD803F805FE00F801FFDFFFC000003FC04CFFFFE000781827E800E00FFE07FE00E000FC001FE0FF803FC007FC01700FFF80FF803F007F800FF07FF80FF300FF003C01FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N51
\aud_mono~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~107_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~107_combout\);

-- Location: LABCELL_X40_Y17_N9
\aud_mono~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~112_combout\ = ( \aud_mono~107_combout\ & ( (\aud_mono~111_combout\) # (\aud_mono~2_combout\) ) ) # ( !\aud_mono~107_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~2_combout\ & 
-- \aud_mono~106_combout\))) # (\aud_mono~111_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~106_combout\,
	datad => \ALT_INV_aud_mono~111_combout\,
	dataf => \ALT_INV_aud_mono~107_combout\,
	combout => \aud_mono~112_combout\);

-- Location: FF_X40_Y17_N10
\aud_mono[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~112_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(15));

-- Location: FF_X37_Y19_N38
\sound|da_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(15),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(15));

-- Location: LABCELL_X37_Y19_N36
\sound|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~3_combout\ = ( \sound|da_data_out\(15) & ( \sound|data_index\(2) & ( (\sound|da_data_out\(13)) # (\sound|data_index\(1)) ) ) ) # ( !\sound|da_data_out\(15) & ( \sound|data_index\(2) & ( (!\sound|data_index\(1) & \sound|da_data_out\(13)) ) ) ) 
-- # ( \sound|da_data_out\(15) & ( !\sound|data_index\(2) & ( (!\sound|data_index\(1) & (\sound|da_data_out\(25))) # (\sound|data_index\(1) & ((\sound|da_data_out\(11)))) ) ) ) # ( !\sound|da_data_out\(15) & ( !\sound|data_index\(2) & ( 
-- (!\sound|data_index\(1) & (\sound|da_data_out\(25))) # (\sound|data_index\(1) & ((\sound|da_data_out\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(25),
	datab => \sound|ALT_INV_data_index\(1),
	datac => \sound|ALT_INV_da_data_out\(13),
	datad => \sound|ALT_INV_da_data_out\(11),
	datae => \sound|ALT_INV_da_data_out\(15),
	dataf => \sound|ALT_INV_data_index\(2),
	combout => \sound|Mux0~3_combout\);

-- Location: M10K_X69_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "261B3DEFE24499007EB6CF2459540242C4DDCF9643CB3E5D974497EAEBC633793C984D6C95BBB4F5D70B8A89C6455C65015FF82FBB0E2A3972031BF828985EFE618B614FF5AA0ACB9DB819A7FB490C49306F18C65ED1A9AE63566E2E4A0CA62C01E8B65A9C116E0CEDAF0A07217B475F085602F8E14E5AF72D70BD7139DD9017686E01C3F7E5B4108BD0C6E01124158C418BE6AADEDE3E6BBA1E5F4E260D4F186DAC9D89580D7929C892D299873E841229514110E263B1F9B4F712660304A74B1C15614BD216C1AD9DE55551A13F80BDF0E45DCCB1AF1B7EC38241B8466806205A7A446848FDB53D6AC49211BDB575672C1200DA00303174287820AD475E22A2",
	mem_init2 => "D0D2084B8A9E8C31DCAC02BCB6FA6C4451F850FD016E2565464F7DCC4425C56AD4DE85CA0A6C73CF39029E5CDC7EE88B16D2CC299248E3C4C48F0BC1FBA1FCF581987512380FEA30D6E14E42978699ABCCAC7F293492A765A6732052F623CB8D7EAEF1EB83220FAE293162B0C000A34DFBCDDD92E763862E56598B7C9759855873792DC2910292E8B967F28DEA59A058B4DDA76A90ECB6E6CBB78F9BDA11A389770EBF4C9764D7FFF0302B410F8DA9E488D4AD2FE84383B1D6B244D88B69801B0F144473689F8EEBA12BD3BE0F9C13D2B745EBA7853E18A8C1B32B9D834C160F96D61AD2576341D993C155D194216A3EDB8FC01499CD050ED19A0E04016B32EF",
	mem_init1 => "76702DCA6DF737A01B9A12220E0B4C7C12D1219B3DFBCAE9D82CC9016B10D19095EFFCD860FDDB7CC82E62923AB852F0579F7483C405A2EB64192542E0D6398D92821A83BDBE469CA3D71208FE32B29928AAEEA1A561C9C415999CD1C60225094E85F3B224BA8101C4414541AE2CBBF721D2BE06E76974F0EAFFA523CC90F1AD40B42F8FEACBCD0DBCDF753CB6A8FB8D39C77F45A19E78C75C0B6304FB4408AC90AB08C3A685DB2218074348A0A94E05FF4075794D92EF1EC4EB4D3CA78B496E1487E385DB19E67B5A0E9DF7528252ACBAA04DB5ADA67CB8532760D7D041B5110F9BB28DB065D7880BC54AC74161D8112C3A1F9326C0310B8DFB233EE91C2608",
	mem_init0 => "1C45C3CC25A066DBCDD8E3DCB3E35C5D2CD649FA8BBD350F8193DCACB9BE17E1F8C4BE22EA17B09C1575A772B122252D1355FA4C3CA6E597502A2CB7D5F4E07D87F06A691B7097D98F41453636A92CF1D76D8D9898E019A21ADA8EFB0842E900AF9CEC6CA2C397C9FBADC617F42BBA9EEE0A0AED570A84366846BCCE1D0923F159D9BEF51C44F9F5C700A42C1130343CFE200F50F2D375E48660BEDA98AEDC4336420847FA9E3A3C39B2151BB397BAD5AEB12A3404EC67AFCA913F96146EBD8ABCF884382DB73A0FC80A1A9F2B2F9BE9F39E2BD74CD4A01705004AEA67C2FCB1549FF26A21D966359FB1A7B08C56AC562783D7042FD13270A4489CC53EA5457A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "46BAD2B83703D6177F0DE3BC36706EAB7B9753A8A50A5089ACF708E186DF3C4C41FF93E05D5BD35AFDEE223BFE0C4800258D2C7064477E93C52776171AC14E1564555C3656213BE45761041A3C735A7CE666DAA195E35DB66FADC674B9502AB9E380042CC927A494982A6AF1B3C9B272E2145A9624A096EE936673D77FF2C12E47B492ED2F8A1ADD02B0632DCFA9E320D5D7A3CB0EC6BC9C13DD20433563E72E7306484136D1C19A287D47FE8896FA8C08AB084FDC4E96AD0053CC2BF734914ADD11FD227824A584D1EC504F1E9548C0072BF36992FE888D693D66C1D003AD07643A022599853821E4815C782877688B0DB59F38B906EB3EA77DE11DDCC3C4E4",
	mem_init2 => "41994EBCF17CD310E20920E5572F211E03F1A2A415BEEC0D35F7373BD68B53054A7C420E207F0B9159E72458A6C350971D09C38FD9D4CED965CF1FC56A57056E1E9D9A0D8C5CCF402D6A9F5A7164745DED3EA8D616061ABE956E5561B38C2B366E786964287131AE0F562564EBD5831FAF843740276DF29947018A8C1F42934E42F9D121FD0900B2AB16250A579CF00B8DE3D6287C6DAC8CB097E491A7FA88641CB7528C422A521BDC6B3B172B1F3AB00BA747B11465BFFAD6F7010FF73C29E0976DF3D584DCC7BC2D502C3B8317AA623F35DC96D3B6E6A551A9E43C3FF3B143412E07B51DC9FAE0E2B8A3A6A3E03B8F361E4F450EB0F6CC78D7AD828298777D",
	mem_init1 => "459D6821945579620BE7A93F9CD04275FABBCBA77C8AB3C2D18234DD05E416DF9252DD5FAAC409A53BA5BD88898DDFBEEC85CBD4546E0C36D852CD78E4A04B08E80164218362EAC0AA8D130FE2DA59BDA5A2D8B9760C348059D39DD886CAA13D2851EB5E4BAF0FB98D64FB971273D7D577CBD3C129D4343C2BB4E8C5204662C7E3CEBFECEEB018F2A4A78441A8867E88398AA17B50874C29ED49A05874EB64A74F335E317044B58E59D0C05E26BB20966EC203101AD96BF057DB0DC879814D46421BC6FB5CEF2BE7390C25045D79E22C52A5EBB9CE0C7ECED41A5DCF95F18C8925F9EF38210DC8CD5FCA96CFD7A961C75FFF60368F680B904A44ACEEA4C7F283",
	mem_init0 => "97741B8BDFC4A96C465597DB44227CAA4E30CCDA5F20F8ED7A6DB10B578B9EB37117302A11767A6D1615D2CCCA119EE88671ECAB1CF08D57A0C3B223906E0136EE7255A8739DC33A5E454A516DDA476C687EE2FB4F082B36AC6D995D9CFFD9B812783706EAA4DB3D4A60FC7EA6224827E535A6975A577F81660D065B3D3A238D74188ED3D9B153F7990488E641AE80BFD69230540843AD644037555CCD0490464F736EBBE4A453A5388069CD7393B78C6915A2DA886BA1BC4D5DDD523B619D28BDA596CE1137348BFB811FEC81DAC6269DE5BF3F54681EC114B7C32656873E567A466B4592AFDB913883056B58A4820E1FD41F7A09B8FAA9135172AC639AE7FE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "002149DE74147CA5C9B5348F73DF3DD9AB188F963FDB6E023210EC6E934F7E809C1CAC046F787D258D99413D50E574B535F9740871650D8ED43EC8D94A9A3EAC0DEEE4A278C1E6CF14A65232D036C2BAA98E9A58877946C2CCD17B1C79BF88DDDA23190983B004183B99A3A003627E01C602DB9A16E7FFF55E919A51F1AD8BCBA11767342DAC2893AD87179A3AA148C6213483E61D0C0F477F4FFB650074C547F1945F5C3118BC773A4E3C21A54C1C300DB94080CE4E6A414F6A7ECFB718439BDEACCF0CD7A5D3E22B3693CC05E81496C3D78D6380CBB40DBA7CB115C4E3B4B6CF05FBC910071F965A952F714851437A4F220166381078299498E5CC9B4B0684",
	mem_init2 => "781FECA2EF22D91F4E68084C06A2F002715751653CE04A100839D728DB068C8E2241BEB201B0313BA6B263F430A252669AA1DE3F3373D1A10556477C48916D9BEC9619953FF46A6D415E9233F5AEE01224988715334B0CA9DFB1A0AB67D1C1B9A44003034ED91A20BAD61F784402FBE763B3461A5D5A1D08E3596D5AC91C2358255FEBB3FA4DB5697BE66D3133F7866A24BF9171E437567D0548DCB917E68EE3A696C3CFF6765610B23B531C6E148F081C3A5BAF48C0C4DC5727DA644579DE62034902DCC51C65631B19AFC5AF9529B453FAC056B157B33819592EA6914589FD252FC22343E75F36C785E3F2F6853481B8BA5F68EA3BE586143A5DF01D36C450",
	mem_init1 => "ABD209B710A4A295F26233DB535652031BDF896C63616338C47BE95CC16F3BCD791C78A0E43B833238FDEE3D4E6E49B9441C221B8529E4F0187D618F0B4333E30E50D5D272B32C37EA4D0382FE38784F2CA382C03A6D6F097243A98AD4BE4A74BA3C6FBED1D02FC18770E5E09C201DC602022779ACCF966F214C84D50B74DA986B77120AEF2E086A669DB085AFC3FCE6A0C3FE9FCD2274C4CDAA66C90187E39FA719346CD0943FC8772F188CABCDA6BEDF6021AF5F648B2A6D127D99D5202174AE05C69111C5A520231998290B70307389F5ABAC2AB6E8940842A03E15C2B4C052321186864A755C217573D62777A0A054AB943D57CEC32C44CFCE86889411D7",
	mem_init0 => "2E539632BB7003B8DAF38EA054D74A4C63E04633027C0AF2F766ACB11DFF532E0A35BFF6EAF4749506F669D37BD84C49DEFFEAD660300CBCDCE2C795E19328F0B0C2B2B9391E1E080DED149A53F94BDCC0944B93A9ADCAC9E070CCE95816BF986D9BA8AACF95B4435EDA16B89839CEF4FE5A8BDED1C43000C50292E81FCB1C1153A65C9CC1F909AFD8507DDE7C63706E54DF99B0CBF21F59E2CF44A51801B166D6585CED348B2943894E17F61D3D781A513ECB4C4A852DDC4A08EABB02E6AB832DA09C6F086EF273E520273DE20D3A3A2AD566E62CDC2D15D320855510CBD0A52FF12773EF35E4E2508A58C6B970C574DF51FEA51DF35AF413B8785C2E309021",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7A688B1C9AB0E854822313772240F107319E02F4D73D6F6405E0DB5319A19B08E98EEF052A518FE1105D6E3137A576F83A5BA9DB66A5E9333B4149C15C8F90815EEFB5134298D701B044EA8214DD91DFFAA0022D2922E89937048B0BE61D88C86C4F5290B7D64B7A23C9E4F4C93BAE6D0AD67D7F87A9F3BCB919302A58A5D409DF60A123CDE991E554C4673F64A62F0C12CA3A474356608849C404AA9DF49D5951EAFB55C9CF5F40152B0499479E5DF984B0879E0E52DB557A410A2D744886AF162FA5ED7D9E6FFE6B1A55B7AC60647C39BBFD059EAB8CF19875B2709ACCC6C5288A6DD188651CBF4C7ED289BC05C055F2FD442B8F5861D2495BEFD267FAA571",
	mem_init2 => "88CBDDDC4739993120C5A4F290BC1F580F137510A80222A7A93234569B6436301B4620F819FF1B79470A324C4A7EFB7819D382174BAA6427DC6AABC7FCDD6D35A23DE21527E0E45E908B710241B63115135EA4195D4EF60412713D7CD13EAE05C590D3BDA2B50039A4714D35C61ACC34C43A2200720EAAF518FF6FC7BF3D662B04FFEE5D960505B9ED6B9E697BBB75FCD9223F9A438D2836059E81C4168F4BFAE6B2F9D578622C569858EA9A08BCD19CEEBEBB6A4D7098F3D5F28595E03A5610F2FFA222BF4C1A3DA6E2B3A4A1D8B6A5D982CD4D677E70E8455550A31800B97E1FECA39B3752B49D369CA8C46BA5F99D322D5F71A548E511D7976D39D783BBA8",
	mem_init1 => "B63483C92BD82BC0E20EAB3621DF82B8D0677BE9C639A697985990FCA6A416CB17FF04FEEDDD92FF4E2F788BE2F95E197C47FB42BCEF5DE0F3C3E98FBCE6618B3E2A79343540BBF6BE0B5626843AA74C16242A7754646121977C3098076CDB10599E2527CF7E393F3273DD71F354D99908EA9B1E6AA9829851BB24D75916BCA82F3DC8D909F1809BF24C2093422D8D0B95221CB3F2FE11BD79C4F90D3978A1FE8AFF54D84331F837865D10C14DF6B690BC48619442EE5A943BEDEDBA00E74819503950B8BF7B07C10FBF11A7B28F308E3C8DA7029073FC9F9F326AD9BD113C7B852099C7637B4B07956AB4FB49F9A3790A89784482A8E102CAAF00B06FC283E9",
	mem_init0 => "BF0B59C80ABCD043BEE1D26C058CC8B5677993F6617B5FDC8A64FACCD7A925F78731AA3574EB2780BCD19A7D1CD171B182CE3511F68F465AB68361BAE4A9B2ACBD86C765556F4103F336E430AEC82CA8ED09CCD8F5C53C2804FCF43431DBAB91210EF09FF23ADD02539F3A89F4F4516D00B0766EF777CF03E61B81947F6BF5E8BC5FF446D82F6A174B0CFB490D05F6DDCC160A21BA223294C9DAD8217F0012D5D7149B8045DE0A719C7BE041D06C2B965CD9C041D945F9EF4BA5316A3FD88AB7F46D83F61755A69D13070CE5ECE4F5DA11855C3435E12B708FEBCCF589AA6077B2A9A349FCCDF615A9EE132ABD2C4F6DA279DCC95F6B49480BCBF714965F9064",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y23_N6
\aud_mono~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~5_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~5_combout\);

-- Location: M10K_X5_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "858C7E8EC62B454F5F713318C0D5EE078C0D16ECF0D5E001F34E9608C24F6657AD320A8867A2B5E91CF347002FD00DFF1CBC17E4D2A883FEECB8BFF67FBD66ABFD8717213FA1CF7806F46C905C5170CE227B38A420FAED7D81FD433FCA0EACB5DEC8B1BADF3B3E944F1607B38BE964E05D1023E801247ACBCE3D6B7BC2C5A99DB7531D0E99CCBEAD1B8566AC8EC7FDF9C80B239F8DDB6D0BE7F5BB0A9564CB605322A5A47A7E7462462F004EDC6C106EBB8A4DB4EB622B80F5C709A9A63EEC9F5EFE7DBD2934DA2061B92D12240560076428EA85F36C45C868A3041663CAFE4B1B41AACA45B0B8A3F92B0F14716CEB23C1FC42D84CEB25182A84DD9C0F044AB9",
	mem_init2 => "2AAE3D199E54D96A2434305C3F13B74A14ECE816C34CF4A3F8B143055336DD52A8BD61026CD420D4B012076FC0703CB6EEE50B61CACD9FF12CA246F8E4B1DE98298A993A0A67415D5790106CE3446C002D0014DC4B54AAD89ED930C68B29B16E1C6EBEB8BC262D41C5299D44BD36A44355F7004EAF6BD85B50B0EDAE6B06B8EDEDD70B685160796DB402FE7BB4559885BE394A965D99DBEA55D4E76021F1E2BA0E533FA657ADE8303366AB34C3C6A98EB21E4D685D30653498F8242EEE6856ED4217EC391BCA652C7B2CAC2E6A1E9688F26AED54857E6C02C55895B7794A66555579F9496541660251ED494B3B6C4D448395AE69FD7688D953AC0B79FF82EFC2",
	mem_init1 => "74CE7E14B7DFACC66C8C5A1BEEB9342B78FF0F17E87EDD753924303E16215FE924A2E60C0AF35C2668AABD97D0AFF794C37383F6D90BCD6B168DA298C06A0EBA4EEEDE170BBA9AA08E9E0A828A210C83FC08B36872E20DF192B9B116E037C655EEBEA4184B166B09674FCBF38ADF3E4B8C481E6E4AE44F2809E6CAADB14743F26E12477A8304FC5270495CFA52AE1078A540EC4280B6F6966B3C207AB12FFD8C1E262614C529CD05E54B682FF332CEE2BBED73C2F58DF1F2E9C580C31F7F2073B126A10DCDF40F54253AFD1E87EF4140AA6E696A942261A32DBFFD3E30EC09A00ADE76E71AA8D633DCCC54B3B91636FCDA9CFD84B3F02C5AE3F91DBD4FEAEC05",
	mem_init0 => "D2A70C373197D5DC260C353DB8F8839B980DFD25CC1B93854F059D071C61FB5E58016B2B3299037E34D256671EE0C666D6995ED6F9F4A9E8029BD94B20AB3A2B8E700C6F5DB5CB48AA870A5EF3B349C1F5E456285801B99AC5FE6F3D79ADDB452014BEE412895ADB03C150E03FEEAFD327FAB5B7A09C4A7189A6774984CED96274B041F413CFC00CD492FDD2E7B296EB750643097D9FA3FDF33DAB8E420A37AC44A67D40C4DE37EE716B436211E41D5EDC970B1CFD8BAECEC80C2FF76D1005826FB82722AA7C7BCDD556CA66481E26E963314FC56E95FC831E45108BE69E34F7367176D2979D1D5AB1CFA0C611EAC9B64F7FB918D4F4AC076E0BB415870876C5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "21CE1C613DDC8763117154AB167D03D5894DE19714999A361E825360AC219B0C7892CD4F35F21A82C0565E3ECE7E43ED92F0261BC407609A9EDB3916A3EED57B4F183CA28366614FD331294557BDE7DB3CBCEECBE9A5F3027B4CB06B35BB1A01AE13668B48D2B4F87FB999A16424CCFF8DA798700D64620FAF20BDD73C68B368F7ABDA6A3DA612405BB81B06D2E5205DCEA775FA1E1CA6DF2F03916BF01C20422C070917281034C791258D23A8DE69F6C9DDECF7D4F0E472E6F340B0D2BC3875A196F324ABAA41275F18A0629643DE92315056090D68066E9B75B82881BBA532A27D6EEB0B2F9BA4315C776193162CB252E6E084250637E71E4BB1474BD0E57D",
	mem_init2 => "51928BCB139597C17B33BE996137F2FB9E8C98EAFAF7C6B657D2A4E70DE3E8838DBDFB78BCD63EF5A992A597B401DA0FC8B3D88761662FE5EC02ED4B62A9630299EE0C7455D978316EB16315F8E48F54AA7542D1BF5BF2FD23B3E8006AAF3BF63DF30498B227D38B2E918304EC5A599B88D294AFF3F9D99282AA2809FC59C0D8464CCC02ECD0F9A258763B5300324B70ECC5C4E255DDE36E95413C49FA0BE8BBE91FA38AB18FC2F344DA1ABB7CE2872C6C2D19D6AB3598767CE3D7FBE25F01B5AE3A161F0C47B8092540355CA3DD4B5A1B0F916DC3EA9B2640066A143D1F332073B1ACD0D8BC71DD6A7D29E9568E77A321E22CF33289A64FF04212ECF818A298",
	mem_init1 => "F06C5C9AF929017B2071DE74039070FACC6E7B2FEA00B48C03A02FF08319AFDE9FF672DA2271618A2A9CAD03D9FD9AC6B92059B2B8C803A30FF3DAD8E5BC36743515D32887C0C4A7C1BE952D1F719E6751945E023F7A62290FC72E4238B51049C7DC8A2A2ACEE1326650D8B2EAEE17D25000D65335BA0DE656EB022EADA607A5095CC6864C58AFEBFA735E16612A7AA72E86BCE2D4CB1F5ADDE610CE038AA140C2E931693511F3C593577C05613D6E0D65DC898C2DCC12B5B86A79A16F558F764D6EFBA1C1584939B54554EE45358EB0BF09B1027393B60FE0EEA3F5BD9A3A5D943F5DE9A41AD9F48A495590608B70ED5B5F8E28AD9E8C96123C9C05E1D30039",
	mem_init0 => "C4DB342F116E8C916176BCAA0F56A5A62EF7316EC34BED708CA3F2C1AA3BEE3D1AD199783804EF61111AF92E2FB101B3E48BA93E0F7103D5194219AAD7732C2DCCCAECA2FABE7C22659935D3A180F6B3E0FE102587D5A2E3962145209FDE673EDABAB95683C0161B4F3019BE9C8637B5C8E68AD039B2BBB240F3279A68CBC39EBE8394C55F163271413C595993144B7C4439701F17075C7289DFB6E4D70E4F81445A9B517DD0302745C2051123C4D36F962ACEAAFF80A8F3982AA925D20539A0AC4786D52E8C6439E01DBDB9E01E1DF01543EB79BF68E29B52FEB2B3D495A43F43B17B6E86AA454E7D52CD1363C3ECDDCCF3729B2EB5CE9967831B9D5B9E60B5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07E92D46CF83F1EF718DB243E2510C5A44BD87997E482796309CF416E902343713C584F5E8D7267709C463024739955D217B74FDA349DDF65FA2A79EB42640930AC857A91925FDB2053FBF0354CEFF273BC0CB9E62A9C4E6537BBB593D954ED3CD02E8A35001A1C215FF31E9441E20382003B3C67C29EFAABA36FC95E266A74B31AFB698233746277BE1CC5551CB4EB0DC5901B8D1F07E52F52E7781C4A891B7E54AE1B0D305685256974EF716FEF1BEEB01B5CF61C41A2152295C98BC67DBB107815B0A8AE278B2D2C9F293D62AA5AE2D4F17B11095522CED552673AD7208C12677C1EEECC284E532887460F2BC0C7E9C18EC14D6022E2C189EC16DFC971111",
	mem_init2 => "00A865E04E4174C5BA444E394FB6008DAE68F7180C0DB34DF7FC1C76E4BCDF7C651F7B9C532B246519CA196F5A6830B3E62A5AC7C00788EB5E006F5A04C3B8F9B81393E211BC77DF351CEE055B9E055373E207AF83669E7F1D906BA0F26D6D76E8DCDE520C8E2938CAB206FBF89EF4A26F6DD3DA5BE210FA6188A22E2DCA984DB067B1802D06FC1919A9D4F6B572829A65EF30BA3215874E4F440E2AED90EF584F1912C374FFC64119BA63F69C40DB083E67EE0C46D3F1E777C40E739E0671FC505D58CBCE845608FA7D8D31D737E77F576AC2BEF8EA26B14315113A10AD9BBBB2D9AAF2573304BB0DDD3B972832EA5909142742A4BBE82DDE931C0C2A1EB81E",
	mem_init1 => "A8FFFC2280BA2AABE7F63445D9AB4CBF7A50EC5DF4C353529B99347748792EB604FA3E541230EF3FB28C4C5DBA2944E0E0CF1352259DB6DA0C94086D7E933A38D20ED84423DB2080D0D2760CD9923749B57D4A51D93A6084451124FCFA3424BF0D5B7DFBB0EAC27596F6C2AED66E019287549EDDBA7903AA3648D25AABCD30CBAF8E4ACD24A879240E950A0EB60BCAF80D5E353CD9874F771AFBA50870C0552668F51C68063EA9FB748D204B7E65F9A31644FF635753D57B1D078C3B284900CEC8AF5A87E3BC31A229B2A9144F14A48898253104D33739A8326B277514BB79E5D78E3B7C73F1D0A656D2DD2BEA3A3190A58D18376D103014616C4A3A76F46FFE",
	mem_init0 => "F7632301AA2D8C89D54798A9269FC871654BAD5A313518D40A5CAF44150ED35E9FE7FF830B596544E07CBE1DD96E05FC857EB263A656CF3CE5D0FED4C405C5755CDE2BED8E7860A0E4D23BD3B42769B3A42E652BC66FE01148028BA6FCB65A2AEA937062BB6BBDABAF0CCCA8F6DE8A44EA19C03EF6203BB37C5A175EF50EDDB457FA79039CA2A147C32D33CF9111D94953F3149B5F075D9C62711021E5F52B32D888A5585AF9CF40FE5B28AECD48B5F8DC0FCAA7FAF86DDBC1F34230A2A6083A98E30042DE16334BC3055EC8AC6EE963D13F07E1E6D248F68E7AEA0351B3F6BE75591799C0562C8EDBE2078EF642134536541B1BFC5DDE8DBAC72FA3635A1855",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "18E3827F57037AEB74F0FCD76435AEE7CB9A2C0CCA5A3B2DAC684889C3987E0746C1E34D44F3C128FF28C946500D2163B808C2EC2333D12C6C54BB750C0E1AD0163EA545774503B7A10BFE7AE7DC23915F23563A145528021B074F6EDB749F392657C414C0D93745A9B9A6622421E49B30265DB462CFFE2298D4EFB422F97CDA85664FA4B1862A88958CF6E1B82A8A9B7C1F7B80F5E679E92E65E44D0E6143C79476F0CDD9F7E2890483236F40F0650C1F1F2DA77731ADCA8AFCE368EB284D12AB3EF0F410DFED59C4D51C7611A92A849A6487794D4803E113F1657D399049B1BB6EE635A26AC351F06E67071C9D0B7806E29C97424ACE6120FEA6192DE3F2F0",
	mem_init2 => "C777AF5703F086CEE6C91302B1DC03D9793BB5853390D3FFA1EE782EFE6ABC6DAB061A9DF3C70918643334B7B6A662304D030610C9D3FD5D225356C1DD6932156B7B34D970C4D568BEC5DD9C59DB65C22D3D94FD77E05629660D42D00EF1C26183B8B031810E6B66A9A180D0527911F104845B118AA6C9F1D0FA034DFFF83DE8F1481F6ED23696108D512D7B807A0536CBFADEB4D54124BB09ED6383043A8A3526971E9AB22339FCB6775F525C435786571DE8A20A47747BF0729D7AB2BBD948BED8C028ACE7E91341F2FE609DF0D69D2741184EDD8B6AA46F9CCF60A6D9E16A4B2D34D9662E2A6419459F51AE372559618F2A59BE948411104933328EDE11E8",
	mem_init1 => "BC57FB1FC95DDD887DF2EEDA9B310E0A5BD924EEEF013C05EC36559D5D4894A2AA0E260E037DEF09254E08F06F76514286174C5E67AB397F3A09D89DEB1F8567A48B2FAABD13AE06F696C295A008B58D2CFB1978422FDA8F704E786C892F222CDBC245E912B2F7160E6B6BDB62118DE7B85AA8F40D3BA5E21B25452B2BDF801DF054FA69C0354494CE03B9C46023BC0CC97470439474AA7E67FFF7A8714EB90B4C067688CF62E71C66690695931B3A5189722DDE11CF734DDF336CD928F5A6800FFD1E3885EDBAFF9992F84ED2A22265D36EB0F47D91973D6B2EA750B30B1E17CAFA3E3EA2E6690AE12EE1D3BB1A0BA908BAABA3F0FDC0B59527588928A490F4",
	mem_init0 => "8D0FA225167491AD234CE72F6E99A44CA3CA9C8BDE14449BB9795474F5FC88C702B8F0ADF68E9AF3B6F4ED54D020587FE0AF44FF0DA4101C25C8210964019CB81104CE5D1043B4DF46568FD17F6B5E165693E38C8E4E823C977AF4414DEF8251FC083F67D45EC8819EEA68CFF677D9F348F850F76ABC00900AC094C93AB7484FBF798C7DC69454C43F3C5A3FA7B435F73A0FCC227F9D5805783B7A7815237469C3EFB6D0741CC69A9AAACF25ECA4C27FF8B43CAA967BAA9A875737F626A1839BF95AE98529E73793CD8EAD8687EA5B01B9B5BA396114E2F43C42F01AD5CB8E4851D49102980148912DC5E60AC965778BE88D04F110997F992A8AFFF18747DA37",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N21
\aud_mono~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	combout => \aud_mono~3_combout\);

-- Location: M10K_X26_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "730DEA71F3F56D3B882F6F856AB636E3056A9D3DB32B1E21CA9A6C8B96C8FFB9990F682B7E9E173AE4FFC8CECC31FF221D29F4020A44FF056EEC12BEAE7F9EA995A302BA9B03A34B06D1767CD43A686AD7162A0B24CE138ED0DD1E6F01990FDABA0BFF6A7DA6CE7246A681EE9C9BF57E2B1A13733289DCFEEBC8A19BF56B710DDA38544117854F94D253684060287B1F01FE8C096F778FCFA4034A390E483DF830BD525D7356334B0197E98CC668795CCE6E4272C375B305AD183A393181CD0F23548944133B46EABEB99469AD8C837924B15003DF730459A4A5D5E527C7C77D035878C3A72F9F6F2FAE14AC13CC906B083FD7C68322079654E6406FAD84CBBA",
	mem_init2 => "68BDB3F8336AA2431E52299F294A5107E790D1E528C1795CA4BE97E9BD244D243EDAAE95F0398F275844C2B9DD2D2E6F47FCC011E9F97EDAA0D7DFFD9D6CA4C8C33AF8306A02912E69321628FA58CB7EB67BE567592DE381F4EF6542C4EB6DB9FC96BD8853F9F9661840050BE6A5197E56D63C8CD7F5252B65916E4B5D0C779DDD9604805BB8CF249D52EC538E56936EDB6ABD45F988A8EE0C7B6186A2DC4E1873B2157734E5F03899C1C77110060C040E4D1B1BB3C0D97609C7883FFACCFF930A6E992F239246EA9501900C010FD0601C471B8334E140CFCD1FDAE095423D7133F9062BB64784A020EA2B34E09A0F0F3F2B130324D07C31CC6D7B19808B3D9F",
	mem_init1 => "78F663960D4A74ECC12061B927E6DCF4FCB7AEF50071250F4B931A87E3A5BBB69AB0CA71C53252099CAEADF30E6FFABA88C5AA23017262963547B632043F0B07235CB551DF420CEFC1CDDDE40D6369C49B36B9295BB9DEC19BE4463FA7732DD3B7B88B06A706AC10216CA45253DF37179C9D2A3D6B4823901C2F7264F44A60EE6E02A91306761FF8B399C4EC569B600CFE0B23FF244AF0A18030B7B7067833A96508D961BAA79602A41C7A7EAA58820B5EFA0A856D1C92D6BFCCD24C63FA9AD2922D2732A7B9D3818B5FB600CC8285FECAA8C5555548CE5F2909898258749D3427AE1F07B6EFF72225E38D52C91355ED3E4752A36EB9BE0B458226F65E1E921D",
	mem_init0 => "A839E71E628C8204951E4E24FCA370CFF2DBB5566CB8906DAA88BE1D12D78CAE1765D27A1DA1F33D0E17DB988DEE60A07BE8CA26AD1420A49109A3F29742D516A4C2B1563B292426006BDF4BAF8DDFB0966CBE7C8C12236A5F8BC349AFB5C9E73A676DC9D1338F8401F3C1DFAD3E8B6215438FC700B418BC5306D63838DE8ED33B51ACED5A820FA105E5A36522531E5242E4E2AE4163C5FB69779FDB6BC39AA255283AE9354B002A82036C31167031AA96B20B5A69A4424E9D11771BEDD5EC855BD290F61E773B7D251337ECA85CEE0FE73C7FB6260AEB8B11A4BACF39328AFA16AB0498C430FB3512A4B435735542ACE27BC835F5BD6E04251EA4ED9C052A04",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AC5E5308429D7AF4AA2E28712A587C5F8CA634386C4848A8242883DB1AD4C347ACDFB1A16AF00ACE484EE262AA5409A870F5F3E919C6338991C80ACCDF37FDB71FD7D5006865E04E12603818DE77BBFDCB5DC91AD8F277AC94D53660194492B1631D967609DFF837EEEC3F87F3DF2EC19EB512D4B054250DD713F9ACF6C85E34C1191A7C5AAC2F7E3C5C673203596311B829FAC7C5EA63EA08BFCA9A6BF06FFB8EDC97789F01F6CEE5B2F0B20D52D79A87BBDFDC4C4CC194A98CC9A4B42AA67BCD7135C121AAD4BD3477F5EEC9D28FF13B921B0EC8A92664010CF3C1DF88197D0933C6E458C2C8A4D12C2B86724B7C089DC6731A940E8F57ACBE8EFA69EBF9AF",
	mem_init2 => "656B61FD2C39DA21912E84D245A1AA2ED52E84B8D796A35FBB65DA14501F499E630BB5AFB76F582DF5A33F7852C7E64607FDB5C8E68A0E18952710D406509FEB093F921641E650800D930D1BAFA9AA2B5334E886B3B6D0355F72D90EBBB48F8922E139B0BB6FEDEE11D3268A4D5BE63DE2848D29C2A71B5AD28B8E7621F3C4700A0A1B28F282A492FBA30573EA5525EC4BF8BCA69107E30C695E3A2F4A6E614B88FC4DB4502706F394E4891C57B0DA3FF827B474A56CC9D58CA49883F46B25E97FC16673EEA72877DD2BC7E347E07AF998C5FC95FE8F08EE3E9905716B078F02DBF3B9EAB9A8DD8116E4F717364BC6FB709FE62B15EA04CC3585A21A12BDC7CB",
	mem_init1 => "5B75A9A05EE75E0DEC9F1BD589992B902272B748E98499B686F870DB4B4778878943727817B7BD11B02DBB138503DFB08F1F6E0A3A15BB40653F06F1C9D5DCCA697E86101D33BDE291ADA1B07D37C192C9F868B919018026AE1C893CC82148DB86B928D8C7E31F5E23F66ABF04831C8EB5FE148F796CE27AF4B2ECCFC4CE79FC19CEEE49FC30C4D8AE3948EE6049E9BB9520D6238FBAEB59EE9D3C945E6B2E18A3B0B29F6BF75564CA994FC2B7DBCDFCE53AB027C49886968BEF1C65F26E229F72F6C9A4CCAEBA62A63D63133225982733AB782F802AC1D35BF17E3B21ADCEFEA34C988EB42AFD172EFAF5F8AED920840054E0FEC1726567C34B57DF0E39DEA6",
	mem_init0 => "10F8C59042F4C6E7B50EA480ACBF26BB1DA7FFE5AAAA19B7E0D7FB167CE089EC95B3BB7AACEE5C2DD28D748E8CE66D708815F0C96FD18948FE27B70E210FC64748463DF8963DE53FBACEF1A104A4B820C05016AED770146E710FAA769571838CCF05145C834949888C383D6FAA1A252CE8B6CBD41968DE51F40636F9D52F79F368C3F692D17BC794EB4582E64DB207FAE10B1E9105B870AA526E2C1B89AA7F46CDF6850378751E771E4A29D2F410E7383035D7CE2FB54D8221DFDB99B03B0A3AC714D9F59E6A5D8129164953CF5DD90EE17C6BE4505292B9A6D763D7A42B00206B9896B7D7952B83BF533EDAAB88F633D0FBCE07A883398CDFFF800436019931",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "89D446A95A8207238C14DC9D5B72B88C56FFA18A6FBF855D4192DE0A0EDBF03BB6A52C0AC5A607DE073CD18117461345E66D64272DB9117E26C897C39EFBA632BB7A6969135178B6D768CAFC94EF937BEDD50A28B8D31B1E26E1894E20B2804D45FD8CBFB225207B39848CA0231B3F444752E2F9DE6262125C9380EB480142AF7D9DC34845A21F66CA7D75036934516D4CE7278C48533BFB469FEA058866E8F8D863AE01AD2AE0D8046FAC1155E9D0DB65AC9008F1D404719F0C484706B20D99AA7E8BD0D371773EFA100DB78073A5C14221BA882E38C6D8E0DB60C81A2D13317E39EDE7A2CB3556E9571A3F9260FC57BAA2F3A0BB38F1695391E5F9C3BE2CAD",
	mem_init2 => "C7FD68B4AC6CB61448F7BFE492779615037848CA4DBD8BE6922E452F8FBD0A01159D89182E921ED92F9A75AB1689193A2A8F4A9C8F75636F418336E05CB7854DB613BE632DBB17C5A6C515B4FFD628E9B2196D0E09ADD086072A9F5A969CD9AACFF23C97038E031833C0D01ADCBB3BE755BC34A1728CD0BFE2B5ED658E02AFD83CEEE3AE3BAB38B072C5B97D61924ED4FAF1BB1002F4387708E9D68E6CCF07DE801B4E5AFED20E0F667ABFC17A4D74A52D7050A840B457C3642A15E375ADB5E2A101BEE9A6A117BCA191E85AB803DD94DC5AB6C39F5CEE99BBCE626A71804C14C7C47C0EC8A7C76A6E7EA5BEB988550C8413B6C7E4D2189D948BE1ED44C9E6A5",
	mem_init1 => "8CB28AE4354796FEEB69977D5518F0CD2CCCC2AC2CF93957490CB6ACBAECFC6586D9A05AD9BA3F68B2D8518D61737272A829AFC0919D623AB7E494ADC0110D262F005112E6BF76EE9480D911874CCED7C4AEC897802E78B62AFD9B69A98B9D6C684706B4180FDE77884E7EA891F1074E3BB81C79EFB35EFCBE24A778104673ADA0BCD96F6C764A5990DBA402B94B58F4C2A66D2961B25B107CCA6DBF227CDBB2C557ACE19F4148A6E847465E38B79A22D09C21615AB879A060F10C7005D1415F4ED202ED36C19F6A8FB378AE8ABAE249262D1032BA988325EDA9AAB45480EDBAFB04140F3FBBDD8FB756DCE19EA44A3930CDA2954DE149A8FE3F3E2F3E105698",
	mem_init0 => "AAC053C252986FFFC6FFF4AE8A5A3B36EE39AF8DEBDBE01F7EB939A39B7108CA909BA8F13031D4991A01C3CCA90885A1496B1B3ED9F9C1A98C7724E9E1F02D5194D2123B9EF5E07F63E2A7C460EE8795B5799EFC4C2CF8C49FADA414A31A0F2151346651C7F2E8A5A6F22C51B65715025B264D4BE4D33695444BA64F23CFCE9CE662DA69D71E444BFCDD7849C67854FBDA915396B54E50F586344880A7C09ED3DDB484D31000DC7BE81704D7CEAE5C3C2C50E189AEC311D0169B5D07CC226D0DF2139ACE112B7B342F133474AF5CB091410BC8BAE1CE9F6E5A1B93A6CED6FF220FA1AC4266274AED30F973057A5894C0B47B7B247DBACFB842AB722E794F075F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0AC97706B71A0004BC5A1BAAF74954842F4D40C424698A6CB0F81D9648DC2F56E543B0C99023C886B0D9E520B65D3851BA52B3E5BE9897AA5A68EBB2DA136CC6D274AA59CB5AD5922DF4101A756874E8C19EDDB3DE924983EDF524B2F5FD473FE54A19FA0EC0F6063782733BA104B1194B6B494F52C80BF3AA10547C6A5F5238A3FE021DAB5A99FE97597C3C8625771DA058685903F70A075C943DA83EFDA65BB12A95F5B52BDCEC41FBDB26B2BEC09A00BE16D2F69C8347D254A0717676244293536EFB0726CA45301CCC548F0E6760E786DE850EBDFDDF8D0B75614B70FFC79BD2296746D2CD2AAC8B0312D44D8B4AE991AC1E115C045170439F135FAA2008",
	mem_init2 => "08D4CE4C63F92033885039C74C84598A9D5FBE1E5C8DDE015F5A07A9E798D7E48B476ECD3B3AA6BD610D2A2FBEF43F6F4048630C32F228B456CA853C7641A1BA05A159347D4C653390D0580BE385E530B7CC1BBD1A48564DEA2FBFC6FEE45C68B6E4396FE42B6D01D46F515A8D4F97444CEAAC9D5846978B6CC07520CD00903CBFDFEF7D101F3F710EE56BD6B84FD95CDF85B66BC9E5C245F7D9A7AB555FCDC986B0B5F75087968578BEA0F694129347B488852FDA4A08F04C590B0BB4DABDF0E8198A3B51DDD410E6890FF4DD327C43A0CC1D76FBE570843B55D4DBE7370676194C12E18EBF6EF7AABAD59DCA0D5A354388805E935093FD70A9884D9AB4585F",
	mem_init1 => "8DCB81AF5D86BAD2C095CE027405902FFF3AAD43153424818A2F6C231E89C4AB8B22755AEECC0B316C0DCE64F7A9D091D97D4E20917C850834A4C1537BEF6624675F635AF47A7F66A77BB4B670F608FD6D28B004D287DC578E59CC3C8E611328F5781A9DE455A831FD4706101AF050D8A0DED63B0F002A0F346F4A6E07246F470386CCF497BF112B2872D74BB469F5C78EC4B6093417DA761A26F786DD0867C6795E978ADD87BD572E44CC11515C434A39E5C5058E92D9276D35C5BFE4231F59823298DBFB5155535D00A35A11468D96D3F6058AE577B7CCC3ED659456485F997918777063B2226757CE239A31D1CC876313ECE6F1AE0BD8665314F0A5654943",
	mem_init0 => "9DFCDBAB4B29722CEEA976B72610BCB265A6B19097DB5BE4DF7F01D1938ECCAE55D132F2AA778B72DABD20E953B55FA2498C7A95637EBE570336EC1CAC5345B5ABCC0382E609B4478B1B6A845B8736A416719DE8344B31E238393F714D7A7078DFCCD3D17BD0A35FAF7C4A28D93D197E922CFBD47EDE16AC3AB1927DAD48D8C6A84F0479EC3243D2068635D3861EB5912978877FA554732FB0B3C63BF425202D970AC3EB7F9FF2118695BD2F799CC111CC53FA3B57DF6525748554CA118F9196C764A7DE2585E8952DAE2D66CCC3DDA258D873E10CB5C9BAD53AB2254A573CD4F4549DC087977C085567A22608D9BA229C34928692A2426D3C8D2A33EE6BA08F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y23_N33
\aud_mono~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	combout => \aud_mono~4_combout\);

-- Location: LABCELL_X45_Y17_N30
\aud_mono~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~6_combout\ = ( \aud_mono~3_combout\ & ( \aud_mono~4_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & 
-- \aud_mono~5_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))) ) ) ) # ( !\aud_mono~3_combout\ & ( \aud_mono~4_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ((\aud_mono~5_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( \aud_mono~3_combout\ & ( !\aud_mono~4_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~5_combout\)))) ) ) ) # ( !\aud_mono~3_combout\ & ( !\aud_mono~4_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~5_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000010000010100000000010001000100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono~5_combout\,
	datae => \ALT_INV_aud_mono~3_combout\,
	dataf => \ALT_INV_aud_mono~4_combout\,
	combout => \aud_mono~6_combout\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8B0941A9CD9519734565BC79081A52579F79F784B555E9C3E06C1C7D95B006A85092889049D0558479AA44A2B6EDC01FCD71EE9E5CFAE0349039C10390E91F9798B924955D61BC4200A15EF8A1EE25575E88822DF11EE7538B9C3E514C1085A369E32C679A625348D3A7A36D09F12D65B1F7F568222D37FD972499ECA4387C9D1533F1591002B7CEFCAE77DADEE3488B6BF07FB8060D931A9047B2F0AECBA8667A784E9424898D1F6A55B6CBBBE1B00F07AC42E95B75F9E38106232987CF7A6F6DDD0BFFD21746B4E296FDC633E29DA9D57351BB104B45BB6549E8A3BCF2723C289985F901F1F45C8C87616F2C5000D100AC4DC2E4B9A7A12DAA3E0975E47B8C",
	mem_init2 => "81FCC7B5190D2F84387E07787694F75BFDE2B57E564D52BCE903534080B0238ACCD08C6B55C62403C54122881DA73B3FD6E9BF828889D58D5579E3084D76F0F7E4D3B154BF5DE04A513660A54563EB716741BDB8E407D9CAA2D68218119FC9270B8E2CBDD6D15AA58D7206381C6125E7139AFA818B94865DB4D86ED0F9E8722D87D59420A73D2AA5AD4080AA7C1DDA9EFC1127DF7801D19DE21563A7DCEE0E062722E2A4EA0884990DE28B81C61D7A48D5F86C2228E47621F079C24C32548E72C2C4D98CC4A6F0806CF67F9D53888DC98019CB51E478A6D3A156C8E75ECC57C76B1E0DA4A7E37ACCF273B12F7AA5901C5D192CBFB30B656CC86D3C64008FFDCC",
	mem_init1 => "3AB39E2D093297C7073C14B91F30E7A5C5CA4FCAEA62CC16C55C77C0E32E2EECE159044F865C52EDB920E4881004D307FDA2E8FBE0C22956959D26D2DFBD05C97782234BCAED493D44C94B4914ACEC6B3DF3C999156CE56DD609C28BAAE7150E4C3DA69D23E5110DD4FFDEC657C635C18427B7B58AA94110A41C0B3AF3B318881B1080A8386ABBA99280F9A83D2331BF23BCE5E0886A333E8230307D967EFDBDDDEB215552708D668E6799AEC0B292580C09A418ED46D76C1E248E9B1CEF7D765045B58935242443114F56AF17B6A8346D6C0E1428984B2EAB921BE564BC4F21AC4481AAEE6BE92C4CF6DC6C0F314C7FC577A8C2F8F77B5DDAC65E1AD99923A0",
	mem_init0 => "C8A7CDC0BCE8723DB3458EE11033A5A10B73F793BA7A81BF2D412BFD113409F2C60CBE795F5196C245C9CCF1AC81D86CD3EB1CAE423D81F664E36524072B72C6610DEB0FE1CB97238343CE40E6772B624CD2B51359CC513311D309503498D8400489111ECA001D93EA6DD7DA13CF789BE49BDA6F78A72AA0BD68D8F976BC970F66644DAAB9AF647B50549F5CDFAE9B93C30BB592AE9F39B7B58A3091FA65E94C94D31A4E9E27B16F4C044CB0E13E2260F7E678D4E2E4EAE6C8D1A680AE9BEB1AF1161046C2B7369FD1B9DA54DF8CF1E30341AA1B61531EE3753E076DAAA59C28EB987250E14AF190F103337BF734B257F0DAC49EB7D175286741BEFEDD892D0B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "04A7D0C702F05A7E612A28B6B877C95664B60CD2F0B99D8D03FA0A49EFFFD5E12742FFA03527F95AA40799EBAB44D725373579BD69A58AB80B90FC909F01DEAEF3C72C0461C23EEA6BDA772863A5A4FDBF6F8EA7685A4F2F1DB0BB82AF510F0DE8930A97063FF03CCBFC0A3AEC3FBB1DAE86F2C41106B8D1563E9CB4BCB4E3BF37A52B03A1245F0DCDB0012366B42E30E611AE7DE1ED24324BB78D6AFE1995E3DE01D6F8E6B6AF172835F0C09BB4ECA8087F74FC8468C5E79D118C98569B2CCD92C4F6E277C657648593D6544C8BDA967B72698C31487886FE3CFA0B59B6D34D5097607968D46BF91C8307F6DC769962295DD535CE92B73F937248C11E0BC700",
	mem_init2 => "710D1BEB8954C5207D09EF6EE04C350E51BC46C0AD430D22D7A0D5217300998530658B47EC5C41A71B32EE74DF2C93235E71961876A463A7C351BA69C93CC23944B524E71C9957E813B3A98B180E8CDF53686098421275FA324089515B6720DC1CDEEA6E759DFA99A70BC99094BE297038BF4BD1D0660F3B6E56C79FB99F90E103FD921E404A73E3DCA7F412F94E9A3E0410DED01A7CB02825E76070935C1D1015A30F09794DD2AA191355B50AFAE619E8FFD5910DEB4A39E383743200CCC9321DC43058B5F958D5C170026C5F194E7DE099811F4BF6ED0950A4DB54AE634449F88F7321C35A918BD4619E559573DB606A47D0BDD3D736D2845F3D6DDEE50C9C",
	mem_init1 => "FA00A49540102147C72B08D4FB2369254DA717F768A269E96CE8F8F2142DD694D87AE11F95EFC3709B0EE945C0F9055AC7BEBCCF55999E6BF4D6141FC1F9DE97C8FD975522319B697A9087473AF2ACB52F6D518EA633784814D1C71542EF7DED8BBBEE33F6332D11B92ADDBF5FB7A5F570B82160B9860375184C9C92909B90632C05CDBA17BAFEE61BAF2D21F4CAD84DA3ED65FA7314CA0F33E9C34CDE24D8BEE9116E8542485C1B68DB4E8E2CC35CFFF59DA7935B162EFCC584C2D78337AB4911C5873923E47EE81821DB15ACC6D81AC5585C6940ECE00943A6A9E0D4752909E1C1AD8E815A748497B06D7580F77AB5F76FF987B444D604868019D2FA0B84D7",
	mem_init0 => "50AB557FD5CA836C010B35A6E462B48140EA937EDFEDB5F1707B8B4EA37C30E87E71402F5B798E57A76BB6492E3F6BB118A46AB5BFEAE940EEEC203A3FE2397BA5A6F66115FDF3FBFF6D5623F765D8B045EE556D48CB6D0250351ABDE735FD82815ABFE0F57A4B8256AFD4B895F0EA99287F93F7FD140F95AAE3E8490BB1F7EDA5D2E0E25DC50293FCD55B70ABE55114B30BA4274781BBC1E3C623676C5BCB48A81FEC8F4B2765D570F0E670D7BA07AB0B0BD708C9D57CA2011359EFEC4FBFB5B96F246689EB7D2D3BD3E09A18A2AB2FD258A59726C144864718A1E533741B1D680DB0ED46B9A52F683CB2926F582A0B8D40D285A1D4CBA01B8627E0724C10FE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "324EB19884A11E9A003A3C1586DA5B28E7A0D5426F99884168009FDBB572B5E4F88A735C74FA384F4192B277727EC70C80F17D3B3AE672009ED8B2605617574CABD8E821DB138383862F358DD566C8C125AE3D7E2D8196F1C395940E8C4A7C9B821750EC39C61FC1F18D5C48366EF54A9757CBD2649163F5DEFD6B1011C21D43B95E95EAF89127F3EE7F3FA8258E437DCFFBB92239920C842B75D09F3718512441366EE5F27F01F891CE6A4A486A56C88663E48A837FDF3A7D693A4247A22A2E70BAC97B843740B8A172224178CD32DF7658487E7C9A68963A72744A6D4C8D020E1256E61BCCED404A5644EE864B4A48A7C8AE163F2127238C7068489E9E8A91",
	mem_init2 => "099E7269C1D7821CE62D796374BB2A406DA5D7F1284D4AEB27CF76E575FDD7965AF0F52575ED13C108B140573B15ED0959C4A5BC2C845DE715784B5379CD1F6CC60ADF3B5A644F5C9D2C49CCEF3413E29244CE9D85F21F09FF35CC53D0A458BC52C722F68AF8FEDC76312BBB520F7F96D3A46D1781B484F2EDF494FFFFDEC5366EC250FC6E9303CF3881D9A825EE1931197F74D1D45068ED07EC54E90B969B21C53FEAB14F7850B603F8FC79F57B0F03A54D0B0BDAFCE4424607C84D2B0F9B14BF9F20B71DE38FA3A1B91BA1F1C3EC565B10283B0BFA71360E200635ED6AB15B8EDD896E746CB6D92B321B998ED6A955625FA49148D5EC08FB69D2763B4F4EE5",
	mem_init1 => "E0197194861586ED0296798857555870A5824422C832D0E3ECFF067E832008C2ED9BDDCD0E2ACFAFD88B2D1B31AFC0920C4514872317809A9A511E963604332F597CB76BB7A0529B9EB4976FFAB34A3679A1364DF539264C10A1FFE34EE837B17438A41E10A707E5187B8AE39B64E7506F54086EB27AEBB38A0DB2870F3E2BA945639ACB312ACE1A07B34C747480D58C83EDF5F27D286A3C7094DA5078651F6351A3147A9E0F8C5359A02C7B463A285720598EB3B926FEAF0CE2EB075DDFC46CF4286646D6A8C37C6D3B253EA788E73646BD38801B20E36F56BF4A75B0F79E3FD1A08BB66A9E7C2346EC10DA81FC1CBB12470DEA54C64D5757A73DCC93A566DD",
	mem_init0 => "68AA33EDA0BB2CF47110419E279376772009E602B5CD7EFBFD720FA3667985B540CD1FC0179091A766387C5865DBA8B8A96DF692FEC3271CC5134E92E5486F4A737AD3C43806085644E016043F3C2D834E6575FAF6879DEF66AAB3E81820D1A78B3EF04E4D97C5633CC8572138C952B88F11155D4C13E4066549B35D5CD738FD87E6D90A98477B23B26586E9CF817A3BEFCA66D7B2D0138C324AEEA426A8FD8CB599072258E89433574B2CB786DF3A9F6DA34788AD3CF226738E8680F62666917911A3CAB12B2A1E98F39C652C426CC68B93C1A0B4B64C8B45C37E24563B79C51A49D8EB1B3B4335DFBA82B080E8C09EA96DB037F77C6675BDC7CA0BA18B47D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C694C5F026E28C0CD160564F30580DAEC9ABED7B59CFDE60F6F5F9D96CDD2F474A28AFA49BCF192F0788E48A2634D412BA5AD5F985D8528803AA877B555C106CC831CB4935AE1F183F06EB7129457808E400D4DCBC4727EF9594DD77B6F8DCB042AED382D99C2E6347093FD1981F0385CBDEA85B6F9ED44B7B7D1A4DF030A17BDB3FDC89CFA2DF9FCF582BFD51DAACEC510F47C5A8B8BAB227A161923B8307F9B313739FC2767C42D8BB200E7A3F2EF8CF0D48CBDF347E8908D579846CC288D608B0CB60025DF4F726C7320B8B233E0FF959106A2138242BD082D868A0C62089259DFEB23F8EF73D5EEC31E787F2BBE8A3B48B604607BCDE90FC64DA38ECD9A8",
	mem_init2 => "0F6DF81207B4FE1D1F19A1EC455A9E3916879CE73643FE7509E8DCCAEB1B2BA257E7B9CD4EEA02DC088B52EB7BB1787638FFF9A76F782F23D0FC9AC2DD84AE83579EBEEA3FCA0379B153C9647BDA6262D67A996D08DF0A0E783A62156E77B36342E842791926EA396238FBA98972F64A24E8DBBE45D93181738358DCBFC16F7EDD8DA9ACF35DF8BE24FC6DCE945C5A80CF2E3E6F04FDE169477CB2DABFD80C392A303D9B14DBACCC314A00D873AA628EB1DB829FF24B80BB3C8261E049E860F6EE32B419AC243F4B044B2BD0B3A7A9EDEDBE330B427F02830B2D719C85D18DBD6B343F5224DEF0426774899B715DF298A9CE74249915A68D95475EAE1513C9B5",
	mem_init1 => "26C92D38ED5BD27B2151454B8D7D1262CE84D149723679D3543C9022041B229060E1703F872934644921467C0B7ACA3AB6C7AC63350BFEA79A3568CF547B8C593D7324AF49875D50D17D47CAEA62AB63FE566FE3BD6E91551325C50C7131D565C5510DF0A5EE07B70607ABDF3BCB5B5604777BE5638A7F8EE7288D741EBA1C690B1CF078CACF8EB8BBC796E7451A774500EC0B9C5A09D8055E5498808ABAABCB7F714318C5A79EBE5261F98DFBDE3C00E0E778BBD0CEB6D88CB7FD4D3EBDD914BA555AE308565E1E41EB4D35FBE9394D81031A4D4A741428FEC2EE375902994BEEE29ADFD1396D0C0822490611292E4F4EB89BDB95811CF4E2313A7E6DEF3ADB",
	mem_init0 => "29E36CF9FE6633898A4130259299FC6FE8764B7C9FF3AAD26332510C24C37415E0B14ECE27B27A39043B5B56A1FED2F18F0C276FCEA321C5CD8AF935165136DA16EDCE21C8F9CAB9A5C81C70902EF134379B4FA7E2A7310582CE27D704AAD2F174492110FD382784EBF2510BB4D31EFEB8CBA5A9E18D71D603ABF3B003603C4447BD52302D9F3F82DA238E5182BD8D6D3CB3F8A3EB62BAF115DC4247288A36ED268C1528F3DD90FDE4A3B3331E4EC88FB1B3CD02956FB405B863B95A453A9BD7155FDDEA1C9E697BADAEE45214CF262D5D4F3B8D281E11426002B04CBF401D80C3EF99747D7A9C5AF8B2C109BB097B1F99E516855C056982570CEA3CB7C6DD21",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N6
\aud_mono~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \aud_mono~0_combout\);

-- Location: M10K_X69_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AF520C0E04C617F56910BF86C2E8A91083492E274C3DB86368170E528BD4342F295BAC61709E0F30BB44BE64D219EB11CD068C251354E752077B135B9BB89ECDFEB3E27A17398D0E159476D5E6FC85E0CC0DCCAEBFA0ECEF1E04B902A245AA0B9FDAEDFEACCC285FCB2CB65FCC382B7A8569A81A8819E4545E3D6C10FBFD7CF99DF1BF13E00E180724E64132DE2DF29A3C0EEE810DE966B6EA7AD95E836FFC401CFD38D85483663085EF2D110131E6D1C000FE32FD41324A20C8F984D98822EE98DB5472673FFA29D519CA5B5DA458A8E5DF1A97545B316F5E68322B80734D202458B4D51ECDAC9DDB38F0F0B02AA67FA266D1D48047839CBC52EEE879E391BC",
	mem_init2 => "9668FD8F388EF5A755D9D36012FA7FB541A922F4FBFDEDD176D0A6FC1EFA76F48358DB79861208F3664BC5438D2D6329005BDC830D8C339BDDAA4477F3349B71673B4E76AB6AAAE39C9193E62F8F9432D3F128DC39F7BFDCF880C07069D87FCB123947A496D6EEE93785F18254397880FB810F104F97DCDB50C9D334954E49B157F30611AC730FBC09172A11E8A4F7BC211B50FD57CD10EE71A9844BF1868AC08D9596627D4AFAA9C663EDA2C61C93317F675BC8DBDC5C849D36DD276E86B5A8978EDF1E288CC683F398A3B54C93A636BC0A0BF89EC5D40BA0A6501B59036903441EFF501A04C8750D2A8601002F2F77E8058C5F59E7EEDA16606A991625F121",
	mem_init1 => "DD47861F91F322C03692F78B208694DD65CBB0B44219C701E2EAAE0654C33D621DFC8B6A5B457318BE9CD7EE7FF9A2B25EAE2D93ECBC3CAE02AD097CD3D10EA705A8F0D2052DAF7CC697FEDE7ECA108614A882A5BE0CFFAE22057EBAA0FC6D409113EAD6A0A236177C4E85932B6ED5276B2003AD212CE4640668B9DEEA6422A9BCB842CED77F3B1333A71C38069BEDB2BDD56BDACB6C1CA1D166D3B5F23186AA1B4302F2F6A60904E7801935E96897A635A4002C42DE0343F273A57B19AB3D85FC55F4C8D479D5DB1FB854B687FF7DF2BEFADD0A15265F09E527CEE07E12BECB0E774FD5E4862363857B86674CBF31DD5941C0C46C36532E627021935FF1ECB4",
	mem_init0 => "F53F19C4A91306D573919A4EC54E1CABDFDCEAD743AD3E4A214BCD9E120205DE9245819A5E51769467195D12C6296AAB93F46CD4D346F23982FA3AEE6E95C63B43946C3C2ADAC0E478AC0AB4D25D075A25B2DAA94F4CFB3F3CD92D105F46A0611D99F07886BBA603E5D29C806CA58BE7A0FE485D83718095F752AFCC03BB6818380143FC2108F21CDCDC5FDA87E9E82D4B50760A3D1C7EB8E0FFD743C5FBBE521F1469F2EFB2A67B357E903B221004B7880D39CA6F32574365323DDA48450A30B2084B6A3CDD6EBC54A8AA64BAFE0E615D8727D2E5D8FF54F7591C0EB8F619AEE9977D502A409FA3095900352296B6091AAE44D257B21764FB4F70C2BF998B75",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F202B429D8CC0B72ACD66E682E13A08B70F5692BC41F7E7E70",
	mem_init1 => "183F94268F6C39D309DD3A30505E0D4FE49A6E9A38E79D92DD0268EFE73E1FAD867D335CD65207777B990A3686045C8DFE3862072FB088700AB72F30EB77F0C0EAB681A67C294582AC816D78BC22F627475F8C196D4EEC19DC6EB5AB68B842AF4B81BC2E3EB2F9C8CDFD7D361F42D15E83843B9093DCEB8901D881934963ECA32E1B84FA387D8066F836DF9A33E4E8A172F39025163A1104A8FF83B82DC530869DE9464BCB29F3CE4D2193410F5FF1B598B6763ED08237F8E7813876F25B45BE9101A8DDDA362107925AD5259100FF8EDCE5F4388AD2C0B7EEDE100360390CF509CC5D9E4ED330B2058A520263B5981EE7911DF6087C6A71370EF423D527600D",
	mem_init0 => "5ECF0F6772E0DB9EC84159D70EE9E1CE4CF2D86616D98A47300BB062C5C2A219FC0C3349588AAE38405EF9B9B89EB8C272BA292B71896507E70F550D88032E51F4334A61206D6C5953C61CB39D176ACFD19D95D9E8553EBA7772FF737DC04A88BC8BDC6DAF4C83D066D5F2136A19733EBFC40387F827A1FFC6C4C3CFEF29446F619B429F8D49AD138C4CC50D496706D4A675C4768E3884317A239F724FC160478C49C57CEF137854CEB10725DE4472B92F9AE08CADBB2E5F06BB31681AF47709F1DA7143224BC2E9043AB2DEDC88E50290CE4AF80BB473039CA92BB4A4AE4F3D9E2D9D19A827545A6AC29CE67E411E508305188660329788B23FF042341C43AC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N24
\aud_mono~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~1_combout\);

-- Location: LABCELL_X45_Y17_N3
\aud_mono~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~7_combout\ = ( \aud_mono~0_combout\ & ( \aud_mono~1_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~6_combout\) ) ) ) # ( !\aud_mono~0_combout\ & ( \aud_mono~1_combout\ & ( (\aud_mono~2_combout\) # (\aud_mono~6_combout\) ) ) ) # ( 
-- \aud_mono~0_combout\ & ( !\aud_mono~1_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~2_combout\)) # (\aud_mono~6_combout\) ) ) ) # ( !\aud_mono~0_combout\ & ( !\aud_mono~1_combout\ & ( \aud_mono~6_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011111010111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~6_combout\,
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \ALT_INV_aud_mono~0_combout\,
	dataf => \ALT_INV_aud_mono~1_combout\,
	combout => \aud_mono~7_combout\);

-- Location: FF_X45_Y17_N4
\aud_mono[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~7_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(0));

-- Location: FF_X40_Y17_N23
\sound|da_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(0),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(0));

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6658C7A4311974E0DFD72EFC7738D1A3D667DB747CAA0F6B5ECF1E20902EA478AF9DFE8139CD8EBCEB4F3CA9EAA61DC75A1146E8DA2C91890CF0083A0A381B4D57DDB876B685BF6C8E2D0FD4CB65FA7C532F0028B77887FCD481577CFF08475782733E478AC70A013B3166584BF0741935AA8B33FD8841A93A3CF70C57B3871E1CED20F54F995EEF96C02DCC3ABA22BCFE30AC7EFB39491859A5FCFF9237DADF152C28E371A471B47D51B5CBBD1548AFE2326A2376E7F0162F0FC9DD1FE7E71C507EA258E7E9E3B1F7F56E2D3381F4C4F93C0EFD2EFB2C5C7501BAA5F2C25287113FCD70FF9EF1907F94CCFB5A4B390694582B3BBE503BA5E302AD9B1D9E9D17",
	mem_init2 => "CC140238746EFB7F1811734CE90408C9F0D6170C711DAAC03D668B6B002926BA100E068B26291CD1B819CA1E48A26F537C77EC9A55E49B99161AD89D641F649C2D77BE7F85873DC50704797BFF94DF7D5939CC0CB86812128CF8FFD75D48866BB7BAEB07A1536825299D3287C63A6AB477CD33308C902C2C28A2160655BE1276220F248F54AC1944C377252D9058FFDF4387CA35E010D86316541A086F948974FEBDCD69FA748A9B9B40D3947B11A6AE9417EDE109E732096F87C5CA8374C5E151BFBFFCF4CD4AB5019961F5F770F3DD41BECD49044D037B7BF41F18581F84810D547792FA0E4F78F38D3160248A9370806619162DEE228DF66D432250FD8D76",
	mem_init1 => "1D9201D267F6321EECB8ACE8D06C1E854B2C13E066E4788FF937016B0159CEB7463AC1DC86B158CCB562CE1BADC350071AA5EC85F7B7CE3549B132A0BFFDD92A6FC457C0F67BF92AFCDF8914D2C51A2517F711BBC23DC92ACFF3A9D40FC0AB07652907A4E2B3F2A4106458B0A92F764783D832B0EFF80CDA604516A95E13DA83C2DF9E8E074312BF4B566BB2BC403CB9944826093082B3486C0EB8BC38303618E900AB1847D101736295A227B1B4AE0189AEBC241F4BF26DC1D5BC52872B936ECAB6A3FDA015B12B2B269BA112B73AB984163D2A824742F57B62BAA5E8F3F1B1D1580DBCFC67AECC17901F82F3BA850409219556988B9B32BFB87764741D8358",
	mem_init0 => "A9674F41C63034AE2EC5EE72BE451F2B7F5B3E8828D672CA5887E0836D18F84D539E80B9E5B12596E6EAA63800E1F5FF67236858D9F110548519EA3B3844C4637BC8B3A3B5D672ABD78DA3BA6A9686A7AA0CFA3115AE68996551B9A650A0496986B66C20B70978143F6B404D4DAA0638666702BF3DE10ED8CB34FB4AC76AE480BFDC0C6885F3C07A033A311288B82CB91BC867503FD4EE585C9315ED3E5D84F3220D7263A5FD0BDD1DC6B5EA1EEE44944C2E3173AC1A45FD2D6218DC364F765DEAB95FD3EFD98E9E4DBFF76E21729862BAF9EDDB4236DFE8EA9CE2A6466841B0F792527D210EEA94C8E8B3F25B1E0FEB72D98637AF36E157095DAAC0D185CE06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "30770E5099C9F522314970423712895209B4FF05912F4FB10454B773C2FACEE5261AB0F9A1C26FC8669C7A201B62B2421026C9527042C346C3C5292C375C99823785D9501D12503846C2ED20AC7443DAC097417F76A00B49550C4C48CD5EE38086D2262EBC3DFE725939C6C491112373471E7C6AF6AEDDA212E58CFD678C4B2C48DE692586CA4DDCC3E2F96B48BF5B2CE269E4D0927DDD09AD55F05EA1F18746514824FC9D17F6C5A9D14CDD648EA7A9358C54E9ABB8BA4F52E4EA6DE965D5A5F89918BB296B676D20ADE4D76F82F6FB2A01BBA7066DAAE63A6BFD9053B0FF05C931AD646402E6581323B236D495BBF854FE8AF2B8BB9E290434D61840354481",
	mem_init2 => "EAFA173BA3F5FC9294953879B1887394F49B69C456BED70F10B9F404D8F840EBE1E3B8E7B469F390787C1200FC86A72F2FBAB9DD41313E66B7CC67E57A6166D96A392D2DEE6CFB83A34BDA02A0CD4EFC263817B44ABACE55694E65C471688AC7DE0CC032078D05A16C1309DFEF729B023CDAFEE0FC84E5000D74AF1D07C2D4F2D152A05E582838D773F7BF925441356179F24896642AA6EE74E130C9A6AA3779C78FABAF3C293CA4F095745DB02089D2FD0CA7EEA04DADE67502068BC5E7732491E9D66B92FE5587F4E187CFFA444C93209AFCE6FA98CD3A6BCCE75083EC06FD56881519C5C408949D2B47F131762D1B82671541EA0611F97E94C1313C081115",
	mem_init1 => "DD19E7B057DFDE3A8B83292F3A0F49E43884088ACCEF6822D4C4D8DDF5E283DFED836C88BEDF17EED0296286078B1683E1013764B1667ED67C50501FE1AE37CF03151387AE35E12E06B0B93401A963B284343AFEE2027E9A5CA8325B3248D84860552546D368EA0CE68B0839DB41CDA667986787E2C498E3786CE4EB9DBB280429AF9542ADDA274DB79791510BE547086E3A37AA76EE4FED442F62B22C3657DFDD76AED02E4E4CAE084FFE6AFD7D9FE1B9CA3713E79D0D10359A67D29018E20A64723D342193F62BF0821F0719E0C9C94D5FE2F4F907AC8EF422C051315F52BE6214E7B96B1D3E59D0A0BBCB972085A5349B7D09AD6F87B57DBE1D9C43D90C41",
	mem_init0 => "03CE7B5C414A84422EB1C9822AD39C9A2555D3298870C49353B358CC3786F5A62CA50FC7294D6F81493B9FD71E30DC57AEEE3679F4CF4E722F4C0DECD2CB0A3168B9B60673AD50522F1B223A2CC6CC78F021EF9DA5335B99F37C1877BFBDEAB1420F024428CAEE23482313D1C2DFA910CD6330D9FAB9473E34118F88CF27DB40485DC435AD9409F9BC8FB740FE2F9E9495F262156B075669748DBF9E47168E548B0E5D59A180DD435770C454211DDA4CD254B242577B78ED5EB81AA85AE402748121FA72030D3BD27CF24D60B8B6F4E1369CFB0E50A2DA45E42306AE8FE09E118E1C163BB3C8E6CD226C211FB2C2916AFB2E02269A1DE993B9ACC8F6CC73297F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "781AB5EEA3D840638A3E8F230D73347AA7DE0F616FE82AE826416AE5C678E0C65D9927329E86C4599AC185262AAD594991D9D718C8B2977176B0FB9DE248EC815D8B908ECF0EEE7ACD0970E60D5CBFE24D861C356F381DD3B0D51BDA68067741C0E6DF988A0B7DEB10197A455737DB809E98DD53CFD4E61DFEF5924A897B0E19BFDF90A88D7034CCA890578B5701E681FC381E106A98A6FB5C8CC27291BFF62970DF803B67093EED174C798E669E1F9D70AAB67136494449E362D888535A00C344E5B26ACB6A708B2CFF472AA32D740AF2B538D5FFF0130E349A3D09FEB87B085C73E02BF4BAAD84BCAF7A70381D56DE89982D559176ED871398BE8C532BFA67",
	mem_init2 => "C96C267649FC744B8FDBCF046E4B190430183728A87D70847763360EC9E1B932FD959C70CCD161CD65249CD95E1097CF3D9930A43D173D144EF02E0167C8B239020620755DD6F3CB9CE0025F21F37312E2EDA4C8813512634D752DB4FC2270CF7DCA29B518283CF277209792EE551AF7353D9883084C60F9CE3C04E8BE9F977D17B3B1ECA5921BD82B049F1708283D15D43A4DCFC2621B171BE71A4A3D8EEAFE75CBCB724A50CA85C441F8F335383E647828214FCE14049269AC87F213DBA53A927C714F8DFCBDDB85648385373FD43BAC1968BA2B3DC0072E4230FACEB80FCA2067572E72A36826A5DAC1186F1FB2242E2CBBE3CB6DFC256031E352F61D1B6F",
	mem_init1 => "B0769B67B1A5D047F0754B20F8F161990258255EC24A3512F95D9AAF719212F18FB9CFB77343ED7EE9C4E696A46A916B3CCAB6650A754B86B199FEE9F634659DC59AACE5CAA786A850A0EA68AA640C030D6021A9DCD29567D377A31D5DA495A01110C175B8391D3FD6DE70567706F91E0CFCFEF404574F537562B0E709632839A8FBA164721F9E252E8013668B74F3DFE24B723EA47104E454287305EC922338F353F9AB38D459F0F6B96B4E316BDDFD3283D3B3E2F87E7C6D35F69A5A00CF7C92141C89372D4F04AA5D7249ED865214BE53F506586A713D74179138C47DA47D4A14A6192EA5D736403AB67EAD228ECD593DDA82899CF2051A51FDE7DE2E5D83",
	mem_init0 => "D3BAE7BA2CE9FFF875A7AE19BE72B8467A50EFB5E214F3A950816E61A9FB4774317D7B1998ABFC700A334BC14EE0EDA3B9CBD5BCB6A0778B4BACAF57EA63D92E45163FA3A4134E5505B891081E8AB22A7D0FA1B4DFEBE842C966ECA99EB2D9A8EF7151125BBBF675857C598004E9BA02AD7C8638088E4AD3DC59A3102BC8CA6ADA270219D9F0A55E569C9E5BB4633FA7AE7E102A8602DCA09F3029A667EBBC0DC2DD39589AF2A1B4438F0FA8E52F15035EBE417EC637E0E3E6E4EA5AB5499C50912E79D30474161DAFDC38AC2055669464C4548A102CF89A54599D8337A46977653E24330AB6C004708DE79035F875BDB74DEC655C8C2F6629B06956316661AD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0349F2D5902DB05B89556E4348E4F940C2AE1D074782B408100E20DB5E41EE020EE96D8AA76D697144B1A12274E665C8A9CC214515CD62382440C3506008BF054C205571759FCC8F6F65B4BA63DB3B252B6E3741D756977B283FFB4777F2CCB10AB95CB00B0FE4647912C06B7468BD8EB172E80BEA90FA17D6AE0A4DC1FFEE054909578D0077A2C66C263C1D9FD9119124BA91F4D35F6B5A886E64573E559B655310AE06C2F6FBE813B1B919AE765A16054BB25066AD58F39F84DE7BAFEC2810C8C73B22C93B616A73750A64B2FCB1FA568E80CD210B801ED060D4630FB65FC9AC0BE3029CCA2678D9C53417B0A29057F49C7F88FB3D85EC469B19825C762E91",
	mem_init2 => "6EA1A9275F663829151525D0F96645F4FDB74A832C9F3DEBD724B17B3FFE12310C06814E2E82812B3A364392E6C42609F4A0AB04E9C1D7C42E1712B6A3B4134011810BC2C93B53FC44D2C61B3881389375C01CA9CAFD453E6F6D340205AAC67FAD8A19FE75A1F8E8E5ABF9052604842A86921C9075634DE3794CCCCA1FB13EE631852DE624D091AC3952273E27AFCBC6FE145F76B96AD541D74A46453827B6FD75352D0F9E0293B62E2F2BB0F5D02A940AD46594842D147B8DC0628BBC7B06C823DEBF87ACFB1D3DDC6E59F03C1977C4FAB874F362D97709AD04D4F10530C2A74837EF2FB7D58A5F8F9CC1E02C24B9CCEDB56E5EE46588B27DB4D2F6D24A2563",
	mem_init1 => "6AFD6806B871692868D7DD5A741912849516AAD8610AF38B668E00752D7F9D59F2C29F3CCC650FFBC38722179602BD91DA3159AED52B9548AC317582A50E40291FD363901511F5F6041AADFFD6660BD1DC768B94BE4D48EB29E034892A712654B28FE19B642C64704D8467DAC03B8A5512A021695834A5EAA7CC3CA64B25654976748F93C511DC81F989BA30F9B4C385515F347E8CE02E82AF934AB0601FCC03C82008E263F6257BBC03DF36163DCD17351FE44320665635DCE618B67FD7069A10DBD8EAC5F9A1CDAA5724D0CF3288AA01ADC85A246FBA3A8772713BFD4B2231B4F952C1A684838B3D2D407B488495D8DF1BA6A817B467966CCFAC5FDD310FA5",
	mem_init0 => "FA482A595FFCAF9815988891E3A213CDC68B2B50520E6A28F70F428833858CB0DF93E0D44C01F32E55EB521E92ACB5887015C2435B996247FE03F4286866EE5E0D6FD0FB26FE537973E782D6945DAD808327795739D8998DDA54334B412319CF4363D074BB51E8750C47C7DACE8604981CC49F88C6FB85EEDE9624BAF0AD3759A6EAD93462A8018F58B5985F93BAFEF70E9AEE7FDB4DE0FF2777DE927F4B84560EBA8F4F8163A6433BF0BD1E951E6586D2A5CC819EFEC3D2FC3553AE4026DFC23109E5B426939BC9CD9F142DC8DD42565E5D04B5DAA0FFBC9E6B30832FE7D07A6CDE15652DF6434F148ADF64DB487B5889EC11D39EDE225036D45C0CAEA94A7E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y17_N30
\aud_mono~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~10_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~10_combout\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D3D7B3DF6AD3B659E6521129D927011D0985BCA783F7737A85AA1E0378EB7F0F1EC8164A2F20C6C2F7D4C4FFB48821FC30DCB42D41A051D539C2C765F27664E8153349DFF72E7D12DC76959E3B2A7E17F6E62CFC0282AAE6B739226076ED6AE592D7349D9DA031DDF6F2264C42EA9D2C5EC0E2B42F961CDD8454D93BF61F303370007DF23A3D7A74034D44A6C45C9C566B57DE038AE9BE4E6F28E550DC9DEC77D654132901879A9AF7F05EC80499CED363299B8BDE93E79492C04EA8F576EC474C6D4A06EE46F67836C1A063B6EBCB3A14E63A05F9D9937F3790C38225AD4A19D9619EAF61ABAE3F1469A41BB2BAFFC8FCFCA1E97E1ABA26E82809B9977A8BCF",
	mem_init2 => "3C2C333D042B89C96049C4E7B41E2D594204F40B8EB4C74D76078E98C24DF1744138E98DE00B2C8F3E5A714E2129B5E36FE377E1D6AAE01EF145DE51BDBD9600D598E5351C59FE253CCFCDA0D3144C2927ACA3552445AFD6B6728CF46369191535B5F7B7844B671A376550C41398813006376CC9791E203A9021A3DF84A08ED10A5F6D302AB187C1A1AA4A242377137C6A2408D168E9AE0EC3AFC54644C9413B9F83E3AFE4B25FDC045EFACF86ADD7234F596F8CBDD879535D66244D6E343AF3B24EF20F36230AF2E4933017158BC887B612DDBA2D191394F34DD82F8BF3B6817432B08D5D1E995D29A7F4C14180B363F4C3A5A07F0772ABF53930D680E46715",
	mem_init1 => "F282EB89BC5E44846B085FD6251E8ECA6DEC2B0F458BB07A320A8E4CB77A248CD2461087667D51F1981ED88BB7E318305FCB2870EE94062E4AD0F8A451776C23A59D1B6E44DD2E74D736F1114198A43205420B1C98B4205ACE5D6912FB2745D28CA1872DC6ED3259FBAEEF45F06E67E321AE7B5F11612CA57AE5BED6ACE24BCB1632680D6B4506ECF445941C70D09B2E10C827034C7864F4F71FBC6150A47458C3D5791575CF7A1252259E29B2209FA02CD74FA156FCFFB1633465B22275AEE38D66012FF460CBFC422149EF6EA3439DF1A4CBB1B8DD94BF7FEB152723A85D4270B5DFE5A9E6C4B7C2963EFCEC432C5F6D13D410B6A26B1713463B43C4974F20",
	mem_init0 => "4A617740A25E4BA2C04E4599FB7B4EF7F7F4B2F67EC5AB54901D123676327D6180475FB3E09CB05AE104EEF980C0AA61D2F91E4C44B0C2648556134C000175BF73DC9ACA99AA43FBAF22C552564F978D7F0F3763098D09D3B230AA5A1FE635AC6FCB641A83831D2D5BC92F8EF4B45A587D49D034FB058B11F564434BD5387CC01D1997845183D68CCE7F240D40CEA78A5AD8F4A695A2D1F566D74C7ACA914DF18043B6C638C6BBA6AAF2902B943321292527402C9120899F07089CBAF06F82FF5760982609B22200216487CBAE20B32DB7E18FCEE7EFCE341B36C1639D6F54FF878B945BD47DF7C70A12C144A9C3C44351B36ADEE9808816C1F60DD3994BF47E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F3201321B0E30DC611726FE40F37AEBB21542C021DB7823B0ED71C4113D063BE0D0AFA295F8D1881B289092F923BED21525210925282E0C507F6C646C90A05D3C76ED1F4E68D003E47838E4A800E16B1A92F7EF0E13F3D550C839F923558D4FBC9C01952273C199549BF85AF15D95131BB244E6F2B249CDDC402C1373640F47969BA135E3496857B41AF9D2D058996D7E22313F26ADDDC135F2F8023271BE66C3D1788A550014ABA641F78D9BDBEF0A82F88C789C2AF4ED8927FE4038F155E8943D424116151FAC153037FD489EAACEB82A457FE8F29D358ED29992130C584D9C437CCB9D9304FB4889B1DE0D94E7BD5CB7B6E5A6EC68A4CC0E597DA76AD2F7E",
	mem_init2 => "6FFD2B0D148A74B6C3358BF9CDED5928D746D1EC271B76DA74E1BEE4CCD95850A9E3A8D0AD4DBAAE8BD0E0DE7C405B97EA19FB27A76E001615B5896D6153CFDE13CCBB801A00BA8E0206D64A15DA3D2F3F1D0E7AEB57819EAD5FECD51AFB7865D06D797C69D402E35F08F5777461BA1038CCCB95175E62C3446EEF80AB5ABF95211F011C43DD6A4AA280B35EEC01D5B2CA6359B59217D4C99F1AC32214DDDE48E7472016B1A12A764B25FC9380C14D2563A4EC4D9BB3F33C628BBF70A78A0C31A8105E0A8670E3D2985ABA87DF57C939292F0453F381A167CF72426D653C92DB852991956DA4D8EF9EEA54494A35C4786D2A3E85F339EF5BDE008511727EDE6D",
	mem_init1 => "69FD197FED0D68AB2EF5DA0392E1D96F43BB047A6F0A763C4721E7ABA651985354822D27531267F790BC003E3CAB13109CDF089D36BEB577749945C8EE090DE6AEE6C00C96B003BBF35510620B157C04CF75EC547ECBC4B2A80A2C3154DFB03F64A342B4642C326C2651FF2174B219E11A939DCCE0D67E98E788184ACFACCBACC453F621790E454946E45001239CC06605A2FC93FAE97C9BB1AC3AEB9CEF5BBE070856624AB586CC8A675387304B26CE137528FA0C977AF1372884645FF3480FB88C3D17714D2F320DBD04B35D52564EC41EA15B6C0446BFD3DB33D6A63A1F2701F64C00614FE3CDA0613F77C328C5D78FB313B5DCEF6EDDEE205B65254CF225",
	mem_init0 => "F7BE0F17531CE4AC72314ABF227A79CA96DEEF5C83AAFEBE79A5296F2DF1974C2E8FD743453E162151B035FD3E80B0F6F5239155F34577D6C1DECD4328F4D93FAB103490F75EF6A5D62E22086D9342CD0F3DEA24C180A07F7DEA59BE1E5248E2FD6A9F2A06C5D7AC7E9E6B7D5EDCD3C1716A8F32FF766E9E01C0CADAF3A46BCF955AFDD45B1B0DAFC558A6C884866BFA2DB95842C94664ADEDD0C8A323CC6BBF3C3B2054CAE3B303BD9388A98A89CE1FD28208F96F8B5D5889AF5D1F2F343F1A590B84497FF93272DA36B971B7EF90B47CF15158CF0C5DE790A1C690C6F3B896C50707B83966FB7CBD7B48EEFB781FC9203B8FC6827560D96E9C4F406862FBD8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EAC9A96898E90F66BEF14EA73AF65ED9B39FF56FD90DF3FF22548D49AE7E73D820C49EFF862F0617BE16D4DFE051625696C7855A1DBD69758E5A402F72F92693DD2642910388BAF5C06D8120FA3B387047EF70E01ADC4E90A65A751BEC12F16FCEADE495549DAA7C1EF73234F54726361FEFC54B60949A7571723F6B0E472FE59C4819FFCDA2948B3C691A0B5043F742FDCADBEFB12E998CC521A1CADFDB4091517AFD7AEF14C2E936A7CEBD037EA3A631A49B19B7F1B8F9A000630B11BA061CD7FD1C964A27E9A866DC269834D93A2AFF60B6C01B1C0C5012E98568708A22C8DDBF5A7FF49ECEE420B2C03F541420F8B2FB7C2A28B4CE0EF65996A2AA0B24C8",
	mem_init2 => "68E6D693994C191AC9323913AEA6F1EBB0799C56AA304F3EBCD8FEE2B92EE18F68E7977189A23A5F66C210C9060FF1F2A19860BF82D4226EB70FF7990F605B7FCA35C5589A4D12FCD3AAA7450D2AF658C859B4A7DC893EC935BB3A077C70FF32305F52B41E36EACDA1543A1AEC594A88C5EF7A20D48E0C379395E6B1BF85B22C69F079C80783002A136F09FFC987072E37567F087182D8AA9548DA956BC43FFBE82C836D1D4D1656B048C6E43680E441F269510ABC63926A69043363D49203DA50E58CEF5E5C150A5B04962A46528F62E66AF978FB292230C6F0C27A8557F791F27B5D68E1842533972D251100ECA8831EC63E4BC6F5FE5D1B736994C1587BAA",
	mem_init1 => "71726E05B287F9972F9069438832F899DCF6B1593B52BBF0D74A20813D54559C62965E70D95E22D7995A691D0A0E50CA1BCA3BFF536CD885493413DBE40223223303F0FFC5E5846FF589C8CD68080ABAD9BB8EB96BAEE992E1D0D3CBD9C2B99D0E8E597DE0DD36E7F83EDD6F3A41BB84FD5E6E6191A90813BE85B1233C573BB5130C847AF0DDAF2BC188B6F78ACAA568B31F69D99DFF1C9BEE2F479B25368E1D4CEE872BB17BD68D404B5CCF14C57B3C78D79A4DFAD364845E423DE212C9A8565B23DF48A186A8B0BC1E527ABD5F4649B738F8E737A3CCF5072668E27455C928EB168EA281C2D8D627784640E69EFBF98437A3D5E274F81EAA0991FB6C46ACAF",
	mem_init0 => "8690790A0D4E923D187C574E5550E65307452E4D6D2024D3523F14961E6170FDB45024041EE24E42E0119A39685DA0EAD0D96EB624783D144AFBC1A7139F2AE3D37196704134273D6779DDF51E38191AAB11EC7D2902194C4F83CACAF2336FD49D2CD5CC60684E8E34C9BA3978A33DA8338E1C1CF3970F572188819393CEB89E179A8C1A5C03BEA3EB9E93789F99465C0F09A41CE56911FE40CA7E8B86C92CAC829B3E2B54D15D31895669AB96CDC1B630A705E28766B9ED578181E98BBB8BA4624F33D3CECBD6864D71B405928496F249ADE6D3EDC13EF4A1BA89AE8B9AE30CA11CFFF12173D332FF4842B16904083693BAF772BDC355FF15A0DC713161256F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F7AB638141C0F0B4094BEE31095711DF1B4A5B458742189375DAB5E3797C7EC6C5C4BD979FC9B2C23C2FA641A67EDB2702A5B6D4D5E6E678B85343A1A15B023220C91606960313F11E780CD4B603B39DAB2C5364898CA8A643B7C65C517AC7F2D48C8233AF8FD1E49B68A0BB7B15324963AA35E9D24900B1811A68B4FC04497D4FA970128CB521CBAF8F983A6D3ACC53F5DD520572989EDDFE4E1894DB4CA4BF23B685EF368078D8EA9E6433CA21279055B26E09946B5DE1A3CE25D12BEB8108BC5B7DEC8631108CAF8E84C052ECDDEFCF0EC5EA6787C0ABE15AE898FD11E1C8DD0255C287AF92BA99E5E6AD514103471B95C15841B6F6EC80B0FE6DDBE81FA",
	mem_init2 => "230338F4A1285858FDFF0F86386258770C7244253F19A7F821D2B83BF1C59AE3475724AE2F6E61FC16440F9C2411D2E58D511A47657922043A11E83A612532276A43F29B46D39B3B0F6C8761D484FC6F436E53D4057036AF9AAD12000B3C1B1B31A87AECA44664C213A934ACF9A0D8FBC183256340101489964BA0D64BB85C3DCE6A89704BE28AC204AC27912DD41DC9DC67283F8A7DA330BE7494EF92334B52353B7736AE83765F78EE52769D6D325D1FBC6F15D9D4F2180E425B1B551C2937953C511121EB55E9083CD7E1007F96D1B379B03690BDFA59E53CAD768F124E17525D164A0AEB94807A91E2E3CF43F656AF94543A32F34D94FA46300E346A92A1",
	mem_init1 => "52EEC344C3C667E16F55564014DCD4D329227E3AE91C58F2BB1295C99A11636CCCDF8D6FD07DEF4A156AAD3CC89C8170E660BE96C4ACDCA6B838C64947C149BB3AEC7C46FD79C96F17B5A04B34AE05950AEADA73101A2A607DB2B59B1BF66683C136DB076D353E44A176F20B2B94EDCF2D31E587859451E47879FA9D14A6EA28AE9FE8C1844B968B6771C828294455772CA12C2DC8CFACF5799685762E054AF939AF8A5E25B830B9AFF8C915B9BB897EC25F5721CBF9EC153986C50A8CC80BBF99A358CB836D56395702C52D58E511075F848E5B986A5CB4ED3D6B78F48C87EB07827D13BEBD75CCE2162B498610E436D38CB9607A9FEF5E93908AE7181CD8CE",
	mem_init0 => "798A016EC9F0475210BD8527E5CAC61E98E870124623939E2AB32157240279B649070A0D5F3C5549D32D77F09CB25E4BFDD04A63976C11F26E705A6D8A4AB1BC45C5B732DD5D6FD63BA6725146C1D2B65901CA3C4B180148123CB103B784E9B364F699B827474F5C735AFE983EDEBE40FE361CE8A1349DD8636B5DE0273EB03A7E6FC0DF8986F091278378839784EAE7CBFF9056EC308E6BAF54727961467BB01A31131B8E05E3A0D841B51A1B59F029DC52E67FA6910E9DB0BBC96CFC5B2768B065377ED8FDA36B3B8812898BC5EA71F2A1C10B195B43232E31A399AC284F9940879DF241E80D1972F7674E15324FC0F77DB45399D3ED62BB13B340883F7BE9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y12_N30
\aud_mono~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~12_combout\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1D969F40E7D42C5744386255BE9478934CE6D6E6798E7E0AFC1F501C8C635F7EC03E5B34E3A2E5937F2D5C8F33847CDCAEBCD807C719B71CB8A309DBD540334F0F45CCFEF0F924ED5733A0C9F8671DD483E2F8C275C9BBB3406DEF34E88CCFCD87F162947B36B138F8AA56FC2EBDD0DCF2D2FAC9B7BA3E115B5A2BF6D6F1ECE3170F105E987A7640FA5C2DB699E98EC709B8BD37CED73A134AC3D589ECD3D8D57D73F9925EEE24C8F7BBEC9955D13699E01C933B588B93D778A59516A1BB2871F2DB0AD58917F1C0FF605A1465B220757438D60F6683292C7A76331BF6E7FC92FC026E878E6C75D600BFEF6364ED5694A9BB0ADCAECE9577B5FD80E27B3E08C",
	mem_init2 => "71EDDBC656DE3BF8BCED7D7D137AFAC60813F241DADF19C0D73F0B3778A75DC05A2533D8D42050EEB7C276A52732C8A0B6CF19FEEE39EC5D5957102FE279284B22E922B4FCE3CB354816DE1D0258DF104EF2FA2ABA90F86DF0E3FD76226CC32BA35F2907E683C9FE45804A5EB0A1484C4F26306BC8E01883A7331DFC390900B85C14C580ED5ABD8C57BB7D28D98FFA1A8961BDEC5E19F2E302D915FF3D30FEE61E5A129585E349CE96182A0065B12986B27825788B398BDF95BB4C036FEB4193F40F820C52876E4F0D7C8D7A94084D192803E405975C8A64824522AAEC4FBA7CFB4873EFD098AD01B2877A66797CB04996E73DE6DE99785ABDB861261559C8D4",
	mem_init1 => "265C57FB1338E69B61A2C4D8B8152FF4801728D065D725167FBCA8841F695E29F70B36B9C4C25197DD1844CF56A86B1AD13F191DDF2DA15CFF8980EAB12403345991A694027D7971807AF6CDE19C33D182BDD761D56EFD0CAFF553DF8169C9E6BC3B9D4856F5338A7E77EB7C78EF0EC9D5D265B98C67ED5EA5EA00D132E5EC230D382AA13BF02308C1E885474BA5F40417D1097F4595E6E756818E5BC549BFA16DB6C4F1F5558E875C5B6BCEB303B6A4076EFD1006465C1AEA161C76B2B589160FEA9CCADA8A2875031AF32D40108CB5FD35B08657D7FD980560CA5010EB351F0E82E89CBCAC332A9C95E2815D0E99F248730B075477814C0BF671BC43B9AFF1",
	mem_init0 => "D574061758D771DC0A0C1907BE702107A64F7C91BB250DDFBA9FED424DF8EA7D6C5DAA53F92206F75B7BDC6366F1F0820FA77B4A254BB78C5F4268B2C3BEFF6FEB2D347D125EE5DF1F301233FEEAE9966B96E75CEBBD29A3EC20907E106FA62C5E2E10137DB1719004F029851CB4D89C20767456189F3085ECD44430A6C29F829030C4D1C5EE92604A8CE3548880D23F24DA81C77F40284804B27F93F9EC251170C187F8F6C1C772B8700EBAA7344E3B7EF5E1DF75EB726755C896A3A487369228DBE74558F24228CF7EB21875284DF345AF3F8A3CB0592FFFE5855460E36CAFF5254ACBAC1D5D1C128DE2655E223220EA8AE2984B913D4BE1EB0C6F47215EC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "243CB2E571D76C28E4A6FF62186D2270D9834ABE91E66B6ABE5E26F77ADBF5B115329D6DFD45EEDB4E7F30160CD30F582EF2FB064F15981F32E7709CD2A49C03FED43EF5F6927E6BE898C69E1D44CDE931DA8190F14901F91602206F6CCFF992502DCDA4E4BC746B731BA1419AE4D6A4AEB106497D7A4C1ADB8423D09E8C3235010D4B698FB4749D4E5F888DBDC53BFF58CBC6062431CD64C0E5F37A12BE466C43C2FA9209DF97A42FF534A30350888A3CE18AD7F31A196F5CB626D9246FAB1BAF8B8A528C0A851CF58CA5181E41386CF43620F6463D67C7D045C96BC80D87DA51F5048197AB192838CC80F071E33D0EA6FD85EAD935986DDB00C10DC5B8C3A6",
	mem_init2 => "526784CD9A3596CAF668E2316A2E63DA15404F18D303F9D78539EB8F3BC22D8D6654811FAA3C6DFD7D4B5223FF1B79D0A3CC8054900B7A51F1F866F43D6DA81FD484C00769DC29CB002F439E85D9CADD4C57EE74B75916112867B683190F83250B02D88D7F55C5CB4488EFE696AF7B5C2505E405D9D24295D78A4DF06FD90F4AD97AD577A3C7EB2771B9DDA2962BF460901216EADF8963B50FB94D81AFB7C7D8FC590F52753B5EBAE6AE8467386C28E64D312A88C79BF2BF610341FFDE023DDBB462D12BF7C9B13E2473E13A834ECCB6D435DD5157B4CCF117C568A944C4219426E33B58C412399F2081383A74CB751F0BCC939CF62B14151420AEAB3FB43D15",
	mem_init1 => "C17C42BF8E121226BA766B22AA946DFC03063A54298BEE2A6D69DEF02897C334126AC75DD898225EC1BF3304DF16C5913E6CE11385A872AFD9C42D9FE0664C42C57A1C985F33BA7196FBFF76A47015C275796F598ACDB4C31674AB823DBFEC2FA29A8DAE885308DE6EE14B6FEBF8D27FAE10C612E60E5D8204711204D21ECD1A112675CCC31264285A80E73DAFB66CBE9E205D2FD9C192887683365486AB2556937B47B3C3840DA1AC88BBD04A9E560BEF0B4177BA1FB6272602CD71C3960CA52B841A0577FD4E2454547A8F513CEB6614E24FEFD27FB87D1D23A8EAA66B878C0D6AE117989703B9D8E3745D12BF81DCB48453671F943810992C3A91097E7E89",
	mem_init0 => "25687489882487EBE56B3774832A058D2D0BDE5E43A74DC775FD72D81BD91F5560D5CA2D3718FB91B41976105EC839D1B166A973F862F79678BA06567AA984B7F5E1CCF82383BA8AC5BF76D0FAF6AD66BC5BA95FC172184DB7F48DBF2C5C0BFD9F63AD065829C3DC15ADC65794EE63AFF325BE9467137B51448C9C8E4BF62909D25A073AC748900412689CCE73EE94BDFEA326E1A9ED3E1A2B0FE043E08DBD298BD4843E918485139B1FDB3C38914D5997AE646B631460E22464BF6EF3AA755E8A2B38EE9313618A08A418D2840ECA4F939FC6A6D714A44B0E787048BE03FE1E5F9CA88979F554F4B8488695EA359F293CC506F5668702046DDABE715121208A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DCE0DFFBEBC9D17D555725D17A28A537EC37340D6512BA939ED9AB46AF9F15E9E69908F334C0D6E5C14D3E1BD6AE373B7947B8172D894692A19B0F95F514870C903F525B6F85F16FD6DBF9B77977362D5ADFF09C34CF1C3B2BA843B44C48AAB9ABFC54BF5375CED7EAD867E1BB144AAB58E0718786930BF94A788E8E1C04AC49BB43F2DDC6A51774290C627F207DCAA563336BFADB4B43854F50D1DFA6495E32EEFE81B60C787BD1D2248C32C85CCB9276FD455F93CC619A5695007CA445871416E303B202111E5B9E7FA57E36AC2E93FE7833A32A629ED9E8F64FBB3BE8AA6E3302DE66A2CFDF624B5CEBAC14A96050CD3AD053A3E2C66D4CA9C35EDFDCE868",
	mem_init2 => "15978F02F1BBE96C294FACE83896D7923ACA027130011ED2884B3B5A85DE6F8E04D85D9058F9A45FFF9F444CA18589AD213299EE68613C673C942C172E892FFBF24FDB15D53C446C58BC2BF37FAA4380C2AE8ADDD6F9A30BEC9BA485E6C4A7A7822E7B27D805D3E1E165FAFFC5DE64FFC0F6FD85615CA7F6A5500B00C80A8AED94275EB0763D3E95EB3E9B0F15F83EBA32CDBF8D5F472AD691CB847352853264F6C8463E3216E22460A25317BB09CF99DB682A2BD4207B70768DA352D35821AA70F8B67032E5CCE19298B38E19ED1623DA6128B84AEAF112DDAC1E9801D970407B4006BC412F3A1D4E65D20BBCBD0BDE680FE149FD64864BE900BC56FEABFA81",
	mem_init1 => "696839146C30E260F0516E9E6A46D8F166097EAF15EC81075B74DE02D37BA0C7C1E4A1D9D687D6476E17BFE1339B0777BE68218DE32B712F6D7DBEC3D2D8B38ADA8B7E64FD34F239ED8F4EA30688E3779E02E8DBA24443E7832DBF3CD48E9A052E2130933E9A740D1BE0238CF73B8C138F9E3B3FC7B9BC28295BEEAB823D393192A4F03DDBCCFFF82B836D704544757C09A92D9BCBDC5BB2969DCDA72C530FE514A8AF013B46BBAEEBF295F365E552A2F5E9B80A7AB88DBD52A360CD417176905E8C3AA1CB1A0992CD0A87378FA3B8D342253188D3F727ABC4C21D4321F9F31A2A0666203F22E10178B4E82A777CAAE052CF84955AC897E7453467794C54A9D8",
	mem_init0 => "FD92CE8373B97DCEE17536350C83AE5CBCBC483A4A9EF593BF12A8C5198AFDD5174F3C830BF4B63EAA75F2DC9BAB5C91F6D6019F8107829F71ABE1827BE2021728420F6335F1868EEB001517DB880BBE9E7DDCCFC40DE40E6EAE750DA6E6BA07B86401331DE94BCB163ECD70711997A0D5696CD70B90F6BA42D87CF59A0BB168ED0550C501442D00B8644EDF3977FBE7DB95811887B77BE72EAB2D9D197E46AB0E1610C6411FA72C50AD1C20B1E15794300BFCE75367ECC02C8FBF9EA4462668D9A1814B3A66432A11E0252B3728F28F4FB6D82D4E7CBA9472CF025CDACE3305C5C7A2244680438F0BEEAF249FC26EF246AB216616D42E3C111D1FF1EE87C12A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C543E50F845C67C1CF95BEC734D4EF426C66225EA26D5F0077F9EA0939330A56BD82A67B9338F4EAB504185E1C7638B2918C8A026D1C13BA4C658F54DFA300B54448A0ACF0084B37B585178170BE211CE44E43F44E0981B07C1EB2D437752E93F5B4D231FCB10ED6C2CA07D880A6F18321461575517A4DF1F5F15FFA03F69D84D831F970ECE4EA628D6A4CB4A9FFD66F1F0F3F3742A38B09428168BADB0B877A2FD39C7B8D991CDD96375CEA74D0BF2A3C589A33C0DB9240A66796B59B47C5012869FA0A23B8D20B6AA1BDD911BA66F37D71568413C3A7903FD3CF952C158B0F84DD21D9F8518180AB0F0AA93A37416B8110AFDD5402D93CB87391C047B9031",
	mem_init2 => "C984D4309939C09E7CB72409CBB587F308926ABC9D750A35A484A94C778EFEC6CC0887DC16F41003030FE948F736D02C38C8A93744E36A22A5397AF275AC0C4D340A04532342548E50106134BCB6C198F91B74B3633CAFB3CC930E2EF0B53957C3B373B47C3029E1289248DF86B2AB0CF10884F6D27F79F7C98A7B456F924F05E3DE6630B1531F14F317D2648D7E5E9496E7794CE4C1F2ADB90CD8F2CDA49D24371692D1BD3CF73BFFD832AA9EB1093AB1CD25508958FB423187E39896706ACA3F4271EFDD1E9F6162918D3C8FC69789FA583B576BAB4D1D32C30DD5BADFCEB273E5CCFDC7AEF3F99A56E4EADB73B68C4DB083E16738BEA83D4047090B1726F5",
	mem_init1 => "E964279551BF9CC954B4B9507A4C52A9F3BAB6E5894F005BC27707B596FF07A962180785C8E018BBE72DC7CCDECDFA4F90C0198F08D0E6A49352D0128C788BAAC9F2705C6CC32DCBBF7A12F50FACC57CB69566A8632848E210FF8DC86A32C9FFFE6893392F73374CB0550BD6C121FAB2F9F98B55F4D3F6302522260CEE0A3819B38D75884CCB6A7414CBB0A87B7884C8671CA3CCECF49D3BD2B8C171A1C182B7772115301BC7BD459B176A67B9CF18E1D47F93A04A1058E29754B7D774737553DB3061B35A48A7DF4658F716C2057A0A968A7AC31E66BF7FE28480F3FE821745F19444698F03A499FF614140C355FA27B37FAC0AE81ACD76C25ED7B736924F67",
	mem_init0 => "A63750D092A00F6DD741086F74A7F9EE5D2857F68601211455C1851433B9DCDF75A71014A16D0272616A7612C43418482647AE109FF6D432489912C688E0427FDEEDF03943586827BF535266F2DA12C18BC0E5E036CEABC25EDACF27B42ED08E65C3F90BEA02B676CB4A52AD3B9505A62528EB2B334AE3AD7CA77C051D710612801177C58EDBD16A9ADDF19C4B8B926992C7FF547137A94AF13A56213EC4AB4AB254E17208930EBAC7FC5D526E4490CD136E7C83003CD4D1A822FAF3188D88DC07024FDA15ECD2B459DDAB2E4C2D35D5B639D0C08C5CB4854BD2AE4468505C2F59DEA99A890CE1797D124F7E9641B20BAA4B6ED85618C5F76E80F000D9526BC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N33
\aud_mono~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~11_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	combout => \aud_mono~11_combout\);

-- Location: LABCELL_X42_Y17_N30
\aud_mono~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~13_combout\ = ( \aud_mono~12_combout\ & ( \aud_mono~11_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~10_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) ) ) ) # ( !\aud_mono~12_combout\ & ( \aud_mono~11_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\) # (\aud_mono~10_combout\)))) ) ) ) # ( \aud_mono~12_combout\ & ( !\aud_mono~11_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~10_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\)))) ) ) ) # ( !\aud_mono~12_combout\ & ( !\aud_mono~11_combout\ & ( 
-- (\aud_mono~10_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100001100000000010000001100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~10_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \ALT_INV_aud_mono~12_combout\,
	dataf => \ALT_INV_aud_mono~11_combout\,
	combout => \aud_mono~13_combout\);

-- Location: M10K_X69_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0BAF98829C8D9A0A5AA410D129FCF9F7F6557EA0EFA60909F6287BAFFE57BBF498E7C52AD4BB48BCF0CD41506F890A88208835248FF250BC9391BCEAD95E63F5326690984805216A2C65ACE8243154B44D9A98D65D5A156C9CB31508EB1A2135B245521B5D0C93809F17E2844074F81D5973B80456CEBB10E3E83BE41C0B47824DED05F0DDF7640D331510E28C59781993AE135652C6CF5681B67FB0583DA053A71DEE8937D01A2F909DAAA8A98395E82D1F8FD03758C808489E8CB2D007F7FE04AFA74B843B6C04333D3E0AA89B02CFFCF0E54EF727BACE1347B2DB78C1F2E9CE4E20305F4F028DDD1DF8D39D06E05D29AD23F328E30EA0D3B8359F2C94142E",
	mem_init2 => "450D6510BAD195B5FAA16F9FE4ACC93764322CB54BEEB21A89D3B5E633F46EC1B3142C8E06AA029221FB41A3ABF4FB19BA802C71AE0B47CBE886FFB03CABEB8919BD483DD3CC7B713FC4E99B1D49D39D73470C654E69784738AAE65A0A4508BA6A5DB1137729D321F9F1DC341A592049529FAF4E15F2CA6CCB6E95DF3A3D2AC665973618E51B2C9D163581F341BE8FC6E79D13E2499B535267CCEF3876BE4DA6CD6E407335E5F7F6E13EC277680D5929416BB580ED08CBDB8FF68B787FAA520F92A1141E89B1187AAD663FCFA9DF7096D44E266E0D787A007CC09E9B27B101FF1C3A47B60D3483539E7D39571B5D8A06F318657005CCA62C40A87A114D16389C",
	mem_init1 => "6437985AB3334625C24DFF895DD492E03B878178D352398483982828541A58163C1942943CE2176332DA72A93E06C25CBA707DBF2917462F318B52D8EF71F341E3A5E2C643A3AD849A576B023B1BD861AC1F2448127E39620E6557791985267D6474F120CA98CD02850F5A8A93834B8A57085D5B33C6B591BA87F19A397E83C3CD3BC15009E2C5E419731896CB555DCC39C4B987F4E3A55256748EDA24B03705D722454875188C8C66BD9334642F84F27A6D37C61A7C03F837E81697BDB337E7AAEF1CBA0CD653E2C7658953C1F995F141645561FAAAC9E95176154FFB6FB2A2352E44C8A2FB09B7E95719902EADCD55BE3DA8566CFC38BA278D245FF3AAB374",
	mem_init0 => "A55F9C3330678161A3B47F99C53DEFB8D535A3468E44CD6F7C7FBCA51B26E57501BADA4687A1BA68D0188C7151834A18A62292A1E7537508CE4A52EF13E2D40D2652D40FDAA5196C0A50BE5EE8A70E6429636E74B0E8311C4D8916BD98B7D1D78BB4D05726B17BE19A0C8C6C8F23B2D1A30A9C0E34D2A5C35F0DBE948E2B0176C4EB3693232430C787D53E30FAC42AB620DA7FEBF807317AFA0FD1EB1764410285B5D70A215D7BECC229095AC0DCEBFC0205CAD203BA5CBF56D17CF3F1C162187542E30CBBE71F37B22277F765BA15869E05EF6EC566BF84F0FDE6415798F2AC3E223565467C5CEFFCA1432564DB7266C40407CD6D110EACB70CCEAFBF673BBA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "84A067452EC9813A24AD0A50DDCEB3BB3BAA5C84B35A0C75920CA3646E7CDC5C198E5323796196A2FD9050A3A98EA902BA1225E69CA5F75CD871A610D0B49B1BABD8EF7EE6CB05C838EB091ACD31839451A661BD4481B78730DEB28290329410561FF5C9BF0FEE1AA4D3EE40FF865CDC71F31B39890484AE9ED199638616B30E1C05CA677F3140AC2E8547C389754A107668B3A31B27EE5AF1B0D8C96CB94853E8498418E087E6475F412B518E4DD63DCA26ABCC9DDE755A42BBF5D0FC7B02FF176F853A50E73D3AF88E388E3799EB89A7BD9B1EE4BF7142A9089C1030FEBF657D5957B8DB4AE4A8C7F0973E39F1BE7D05B4B071720EDBE2DE4DD75EEC5A19C2",
	mem_init2 => "D961D18C761F0A0511BE02583AE1B27ECD02054F4A7A268D1654E670710FB19ABA6C373BD0605A8D678C46F826050B03CBA44939E0E76B7CC342F890B2CD8234AAEDD00AD3001402FC39EC1CD97CC1055EBDFC8411F3B104C68E526A5313675E399659104FCBE5FCE573ABED34E3A1AC315FE16F0D18E978F81E567517292D7CA6E323DBB63DEC503E05267BA0373CECCE18E7DCE7C14A3CA00520A8BE5E6DC3CB47EC771FF7BA05E2AAB7717539525341C9BEE0541F74E595B711051B7118B7CEF64191CE9F8BED5C9563505ACF75D29CD36CA80E94298E9C6A50ACAD56CB7E5685F9EA08AFF4E9EB04F3F61861D5A15454C62FB6A0CE2301587D1D0FB1A5F1",
	mem_init1 => "143F1B7560B9AB560D364C97B255EEB6BF832A609006331368E1552C56386E9B367411050481F4889283F4CA855EF16DEA53F548143D0481C4EAE16CACD6547B2922165494BEB46F6EFF65060E18926DF9B3EF0A117F956BB39DF8831EA421A1B43AAB62FCC03BAACA6576988AF477AED86FC5162F4111A4399B0B22A4FA53ADFA84040043CF4675A20F081F961E3B83F08BC001B4C5FACD0447599A96492BD3F4CE3FD23F548F475C43CB92C08B5FE8205AAB32F3DCFB8BFD93DFEB407968759A053F4FB823B5DAC05E346E8FE94EB02E19BAC4224110A072F234FB0C1F81400142BFBC1EBFB93ED6733591076DC22019DDCC89B0909B0A438D97A94332EEAC",
	mem_init0 => "36EF916ED59B654581649B1CB0E97EFA71479DA825DAFB7C526B0BEE41EB91E252EB648993BEF9096FCE121A93E06C1BCA3E50DB987E93D262684EFC3D4A60D18278E4EE63147441BEA7E0E5DC372C6DC218BDD818743F8C78E05D64D64170A9136282B304862C3093703F44495B105FAE3AB19268C33C995567661E4706F4100FD21353EF8829263B0D6C5BBE51750E8D4FDF7D3DA03B0E652B43E5A4D3411CE17A001FAC467C18511400DF0735A419AD9D45BD0D2C797FC903A3B6DEFE739BAFFCCB3C052D618AA9E4217006F3EC5ACF2DE11F29BBFA8DF8BBF0B06E146B55C1B68598F91AE6C9EC409990D51AD4F6015D1242CC07AC41A0831A4BEAE9CE9F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "08C42FEF4E73E39787F1269E2060E157B36421870DD00C38C06AD1AD6E59653F914DE0662A719AD9875D612E1DCF0B0E07F226F4B9FFE777E70066FACEF1E2FB5C86982D2D2A96A7DE94D66AD6CD8A591CCB914127BD69B9C638D4A5D4DA063B733DC592B956C0B5F7CB6A19E76A5484785E2DDFA7C1D779A17A4A0B3CF8CFE2ED43EFA238AD4D82F2F2785517F32F88E490D8E953790812A1D43484A45136AEBD8DB3E7EBA134354D657464BC73AAF1D8501610922DDFE24175DAAF1E994EEFEA23907B598586618E735FAB059D69BC027C15A213C09C88E09A88AAACB9BE38712EA68797A7AFF5715DD726C1097C971F6E637839B0C68DD3AB5648CAD348CF",
	mem_init2 => "422CA64A0CDC30582292CEE940561026B8BD93D7F1C158853529621128DD25764DE079EBC1AA4890296152762610F702B00A8221B352556C08C456E02C4EDDDD2DCA85CE8DC97C01B4CDC9BE0E3DB404420335D145A36A7EC7BDB21541365DF9FB209305FE6AC712D51AF4EFD9A4DD96569CF245424526440481A11801CC4C5EFA970335A2FA803C11B4239CC10B39BFB39281685A51B7CDB4F64FF6A05F9F83D6C189B69BBEDE213111C382F2E0BB2DABD66848E08B79872EA24A3DCD770D2203C8586E66A5BCA5A33796BD14AC86CC05E00CD39E614D3763C71F4626372D6DBAC937433307111FD2E20480042A2C57556CFA0604E4F1096043B8DDE27B7D1E",
	mem_init1 => "8DCBE8BE0E83A33379A6642CBD37F957F6D16127F6C0AC0FA5F87FBDB44ABE881EF37F56D3E3DC21A6C01B5893DDB4F8FD1757D52F2FDBD445991E22F7CBBD7BE98D72EE73BB4A9675EF9C5FE35A650D40061B124C2C4E0F9BB0ACC9AB2307812D3F9B35E833B380F6BFEFAEDCD1C681638D9E8334A8690AA74456794B415A3CF3044F8463E49EB967D9F6926F25E3A951DCC62ECA20987E2C79A3ED717E3962C4FA4DC21DCB4EBB46D7CDC4DF5394AF3617A4FF26E9389C743A53F182DC5A583258A8492DB30D84DCACBBD7DBFB94EF4FADC929F0A94F48F2D7EB570CFE9D2B1D7654F3A92BBFE4E85DE73983256D32B2DE53AEAC43D8A9D2C97BCDDF3C1194",
	mem_init0 => "67BDA12FCD034DE6C931019EDCC1732E7FFC5DC9CD6D15E357EB61B3C37D1E5F7676B08E129BE935A640DA7BCD131AE02AD5FDC916755028D51516D4B95DE0A29E99E2BC1EB65DBB0035304EC3E80A4464D972ED8A13DC53F3DFDC8AADD31CD843918A0F4BA4C6E2578249F277685C764E42B9F8DF4AF2AE4E404FCD09DD146C9C830E343FCB253F0F38A1CE782DBEB7D462F5B8E313D902DA17F3F6585AC067B34C89DD67FEB8BE5B7259A3AAF08208174FDA2B53327DBC9D5A433D866BE670248BA7F8C5BC6051FB4D97142FEBA35581AA5F98F85A7EC863B881CCEB59071A672ABA51BBC5B0E2E744016C6A1AC5EC57E579EAC7EDCCE7CE3E4B9326E1777E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AAE44FFC1B9E3502EFAFDF5284555410D750FCC9D73A1C49C471733DB85BDF436190B55502ADED8C307FBE4C81ED5E5A7AD84917BC9D20F9217E425628A85BE8817DFF9F7A97AEE10AA04A3240271E38E798580E5E2E61C8F3AF1E1F5A4502B26298BFFB7752F398853072F0BD19CBAE383B0AC5E52F9484D3275D8C4DDA896F24E356F54094691BAF68583B3EBEE4D563BBD2E8F1AE314198BC1E8E5AF73639CD2ECB0F2D49B48E28F784F823BDC678695974FABD34A2F09C1AE4B68D153735639B852351C54CDF3E20A02756D421DB86B9FF5A3E2D7FF369FFB31922EBDC39B70D593B4B8E0F12BFCD54A002F0F85E74F47F30A73251AC45EF8AD8BB544712",
	mem_init2 => "1FE257A6B520A575AC826A30518A1191D0EBDC5563A87B0184445E717BD0775887FEF0F60D5F68D401483563BA6AF8E31344572FC5728CC47B74B845A1EF61434783686B5F5432EC90C01C270A090022649B7C77BF22AA24A4552641CE5F51F86E906344BACCFFEAB1654155DF6BDB75DCA0D6CF3ABF6516AC56CB1AA72E93CEE2199C6950FDB09247B79F39B7DEC763D86EDD95862292AC3F3089B35FA2D9FA3BDD1133AA9472ABEA11C0FFE4DDB283F1767FB2DD34662B93CBB8406D83863144505A8832D0611C6171DD2C8B93B1E55D8DC1C6061476FE3E1DF33A8E998CDAD4E5F55B3298EF96AB008BF00D2FF9A43FF8C8EBA4B27E1F190A4FFE440DC0E8",
	mem_init1 => "AB6952A4BE060646DB217A6841897589BD73CDFEA586AF0C38B29EACBAACF321724DE2C3AF8FA4066B404104A437A332E8AE451706C69339E8724DC602D469FF49E8536FC0B45F668ED7312758E0DF5E11A6B2867FE662BFF694D7E6C7DC944FE7705C54C35FCDAA1199221E687C7F9A1DE180B0B7C14FAB0A9C67BD8317F9476FFE4FE16640EF53A6572282FAAEACD31A2CF543F115EBAA7B7275CDF0922E1E79230113E17273C4F55FB582EF91C7F2D4BA237F2C563E90F25F1D1E9DCB2791E56971A4F57CDA2EF2731BE9F5F5F29954F707033C4A560DBA4406C4B2F5E264F62FCAA54CB5DC79FD3368DD70BB0AE1F77C88DF5AD222FDD7EFA06A9A5208EE",
	mem_init0 => "0A39A882BAAB0046C659AE1FCE382E5E1A3DC4C32792598B1955493D30FB646BB6BA9AF6ED885B49760F4691ABC5D401DB27D7D4980B1CE1E0445520F6018A032B28DF8863EB54DC96E08C06226D0B0C236BD6EE2BA8FD9EF56AA7AE4636CDC8AAB24D23A0DC1590B72E180C03B04835A7BF516A36849D1F4CE8558104B35F970E329C6E52B752C49B35698814746475D127CA6087DB4797D484A7EC1C83664DF098BC582E826410A8FCBE89F187BAD29824AED35FEA13A29D6595901AEDCAFAA411D70B150E73F59C9101C02FBCACA82C2328C11001D09B80C9F12E6CD00015A9306383C9CFD352E7002326A43856E9F2A3F4B0C941F984B9EF32B648A7A9D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y28_N3
\aud_mono~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \aud_mono~8_combout\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C7CBEB3DE202AF9BB077E4C00790917048F8AD12D3DED102F60EA0BB0640033452ED5286E8BB32BE4804F95BD0478D9394D9212A85A7BBB447FC1172E57B994984536190995EAA4A345D286203EE117893F505CC98C400B0B78830D86F555701115E4F0E43DF6E9938719A2A5F7804C82806A18EF2AB98B5C2CD453E35A081A2DEDE4DA5BE22E14F9C0DB3FB66E366B87138043A60A991E344F474F009906A342CE3FBED264FF3C2BF49F68F7070F6C37F445730136D2AD36EFF8FE77E9A6F4527F8A93E0ECFD9CCEEF761FC0450FF754D8051BB2D4838E36E0D3FC8D8E7ABE270451E422EA853D265B364571F3C7A6934729DD8DF1884EFE649172648025110",
	mem_init2 => "496F4F82A97E0B1AAC044E0962FACFA9F5BCBFA425F0A05BE96A50DA39153BE0A8A7559E256102636DDEF8EFAB49EC55C36C6FB37AEF61A1EFB9773E3FD1188BF4CB72F7BB4E5EA5AA0D648B8352CDDD8570718ECA7CD40CC09CE55213890DB598219A2C37BE2ABDD155B78C50CBB195950E088E3EE4E7E1244C4C8B4FDC215627CB7E2CBCDA85A3390A3E0D94D23AFD80340D7936BA71318DED2A31AFA5247BA7929E4160F493A25E5F4B2483F0983CCBB36997273B2B88CB9094A7D720F93FDDFCF9DCA74FE2475C077A7A8C2F91753002B6BE4B1DE1C6B6C2AE89655A8C854E0E1F13008BFD095599348FCD391D506DFAA33EF03A7CE3D4278120B57616F3",
	mem_init1 => "34D80A8668CDED298F155C4EAA864DF98F04820144C910149767C7F19130EADBF330F2B6E2B7E6EF699186B4CF2C0B4C85AAD5A9A05BAF7FEB346B0B7917BB79870C18F8299FC71059BB4BA4B83A946E5F62140C8EE311608C385117F1F050C9416752421A557E7F1403F063532A52BC5734457346F3C72286EC6D9ABC2D8CF1A1C0BFBED842F7AB9540442E4FA7A9B9D8A60ECE8AF608A8CF5D2977AA0182DA9BE62C744D28AA7B20E3841E35F9A14FCFE2335624A7DC4B87814BDC76F0B0E9012BD7315DC0385469D46FEDC636FCF5CA5E384AF3EE8BDA3272906902F2C01C9004C1FB7FDE3E3C5AB83CDFC0A600838B3174992A4EC3FC7F18528938BE35CA",
	mem_init0 => "ED728BD84F916D52F4498F53687FA24E6B4059BEF692DC64E9DF0D498F3E53349962999D351F28A18A4F436381BFEDBEDBA5CCFFD95D7071FB0C3793E57FDD63229A8A15AF7556F86B8E4FE8CE08FD8F9201C041AF0E9F9F528B9FEE1C2C65432961C87D447E4EEEB9AA729DEC5E3E8F8D2DEC2B4FB75EA230950B2B213CACF56673A376FFDE28EBB22B2091DAFEEC48C2AC3A905A64F63117E14CB82700B184EF5CE32CD9C7D7EEE3C950DED8CBB247F02BDF2AE22695435FC330DB34C36CBF47F3DC943D9DD2FBCE056BB396A387C2DB59333079702C66FF7BCB09E30DAC5AB2CCB1B3B394BDD419C675CD776FA2A366954CBC3CF261BE8C842648A80F3388",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000079F261C1A597A57C6B8EB95809F4CAEB20D09ECA6F2A46E5CA",
	mem_init1 => "A441A8CF90473D94B27C8814D070ED6E10AC7A94824C01089DF46A4D6D4EF254B4E95A0AB860A0D3C05E4E2450C9852D447850AB1567544E62E53285A16660210A8884D8AD635251493E4486A3A3439367D69F5DC4F8CB31913EBE45283E649C3D71A6513B80FD20B5A884930EF072E8C758437DE24E87B01CDA3723FE1183CE15A76E3557801C11EAC3C2EB0FCD3AF66234E3C3BC8E3723C0522E54350594BE6FC2089268176C852BB5A5AA9436588A9A0B646FC69243549896FD0660E08E88273EBB26AEDC216CE974740D9BA1071DBD19558E69424FA0E6742DFE1472E61C2C1DF894AC44A0DA5BA2137AC7FBE497FA5D60996EE00439E6BB8F219F571C6E",
	mem_init0 => "B284BD869BFCADE08E85AD0A619CB753C9845844511D5040CB82051873C3FED473D3CF9571934E744E5FAB8FDF066EB1AF49049054AF7A7BE84AE356834E9E47F04922DBA4307E3F4BFE2E987468D8BDF4FAE235B16381C93A1BCC75CD34987A3EFF777707BDABBBA9D04159D1A0474C7E29B03A8EBCF4F7E42D703242534E6483405ACD3A0930BA8EBB0CDD6DA4D708114AB8815CDD52425A51D96E36F3180C6AAF87A4DB9B09391F4D15963C955E7DFA3FD6AA6D2701F23BE08263C68E9791E1D8CF7EE17A2F5E6918B6FEBD05C73E6F9A1593126BCC730E468059A180B9383DFB6E15BE9903EAA4FA05FBB612EEF2474B8CDFD1401BF948607D70151973F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N18
\aud_mono~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~9_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000111000001110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\,
	combout => \aud_mono~9_combout\);

-- Location: LABCELL_X40_Y17_N3
\aud_mono~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~14_combout\ = ( \aud_mono~9_combout\ & ( (\aud_mono~13_combout\) # (\aud_mono~2_combout\) ) ) # ( !\aud_mono~9_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~2_combout\ & \aud_mono~8_combout\))) 
-- # (\aud_mono~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111000011110010111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~13_combout\,
	datad => \ALT_INV_aud_mono~8_combout\,
	dataf => \ALT_INV_aud_mono~9_combout\,
	combout => \aud_mono~14_combout\);

-- Location: FF_X40_Y17_N5
\aud_mono[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~14_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(18));

-- Location: FF_X40_Y17_N59
\sound|da_data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(18),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(18));

-- Location: FF_X37_Y19_N7
\sound|data_index[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[1]~DUPLICATE_q\);

-- Location: M10K_X58_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BC5267E214F93DFBD57B0D9A8298B301B2E6C0DEEB158A9FAE2439CECFA8A215F0EB89C3B92DF033A3AD106B98BC356C0AF54F09E89BD8746E5921766FA52AB1F72672DDBF866081CE6A68D7D5B9CA59AAAE1CDCD85BA47930E16A43385356E02FB864B691A9980C6E2C2D29435A43FE3085FEC6809B345C24DCFCA7B840C7C028B206B8EE628BA364C403E1564ACBE08ADBE30FB0742369CF58E033DD29ED5666D05C4D01BD2BC20CE9FC5E523710E7999A70B74B1F2B3A0BBA5260B25C87AC9D9BE93B83A88B28DAD6265E470557653AEF8BA3610266DE74990A4BC5B4E0E014F9A460737A421F31C4DC95D3056282EFC157776A251BCB14C7E2D1C33FC36D",
	mem_init2 => "055EAF57795CDF7A8A7DFEF8B35CB02C45510CCE89B89A137EF02D4E36A010AE8DB0C3F2D081A089DB796862ECFF39A9B3F54C9A39FDF5F82467F69E329B4AA639577586AE4D0F78357BA289AC216425A39AA4478ABAB6F6111406183650790C1BCA99E88C329615A9E111CFD8C908CE3BB2AF386F3F02C8C59B956699F471F70F7D6CC8A7916A892416DB879E8CD3589D0995D4DF123CB24F6682382D77E151001E7F72ADA273095C581EC8C7E7D6186E4C5434DFE2DA34F8AAD493B51C29A0C243E327ED597CCA8FB5F86D4A0186AA4515B6D2AA73FA02D00C923339430B69B694C7B7EA1CABB9568FD3170C4835D6DBF46F9DC3A4EB3AD4C727915035E53A",
	mem_init1 => "A79F4654BF6D3805612DD9D67A4DAF18CC11FA396310C11755AE4125CDF9C891DBFB8BA0332B9674520B442CD30D9ECDFF2D400F11EC8431379CDAD7C9A5187D1008390F5982A406C6BDFE5674DED4CFF542E0D4B9EABEF66A79FAF9A55EBD7697698C59F6B403A2FCCD504C6DA0131D0E0FC9B9416B09B66A0116CD64DEC2F5AB35D8277AECFE8EDD265FA61DA4B2B07352FD8698768857FAA362B2B8B1E7BD1E7CEE855505CE91B7B775F72904FCC29BBD964410B0FA56B8E9F56DF47D4D342C50A4D3B510C0430453A9A85DC75E13501DE057D42EE1AE08981AC8F63BC0CBA12074172056F57932AA8E7227D0674851305339F79163EDC12B7863CEFEC062",
	mem_init0 => "C22361A317C2BDDC243BFA6E9215559A288670CA9DBC380A3510CA82C0AF1DD15E83E530233FD6F234B69DF8F353A1CA6B9AB792794A4C6542BC2A74C8AF634DD0BBFC198201EFA14E5FAC45EC8902351585EE439FF4FCAC27FE0D5839032D8C9FFD9614CA23BC1C0DD1675AB900B02D22926D7DC70618B4EB27DC4CC71E75DCF530A1E62E69C1FEBA05C93895227F6F29A4926765E70EA65A79411C7A3BC2BAF7558C51A6AE170CB468141BAE88440078DC00E8A35AA332C0F7BBD236EFC6BACDD1FF50AECFB36A543900FE3026FE3F0991B53EDE33A4CDE76B4E0772614940E4B83C1047DB0ADFB61953A87EDBE7D21B219AA6FE0AB6F892BFDBACF3955B9A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1378BEB75AE4F06AC9807A0B7C98335BF8E7ED76810C941FF0E0ECE3168E61DF022E3FD0C561D015EADD33E3649BD644FEE600B2FE2DA5A8191F8CDE96971BDCB01D6B3E071578EE0060C3269E7B95859D782982579C804BA1AB6C3354C726525D292B63BBDA34D6AAF87ACE2D46F68A4C1E4DB841E13D7B6EFA12B6D271019C4E5E1F5E31E124E679A2E26EDACD5B7A7407E87DEF4DE3FB4D120483EE86431A00D32BD259811D845B4E25CB12DBE164137BC6BE536A7360B5A6B74E2034765DF028CA5D03079172C44542038589953AF354A44F4459B7F4D9736F43CF92986A6B895B326D403AB87F1B0DE5E7F2CD8C9091F64A1CE774B9A426DDFE43047FD7",
	mem_init2 => "42C673116A85387D4A9184AED8D175B901FEDE362E4990987CE5BFD02A4B4960F93AE7D8E5E7FF0DB42CFE74074BC3A2A1D10CD0DC1BCEC0B8411F50F20B89E997CD3904C1FC060A4E86E87991DF8142316556270BC472C6A5992ECD5407A32DC6C81D9C1DBB7E0215D6CC9BB41C881EBE4FA907FFC21A3A19E38841307F14969CE39D391700447A22FC51147ECA441FBC1AED28344B225E6FFE2FB9BC1FCBAA3089FE3CE2BA78B2E200ECB831990EA9480A28D798666292FC508754F6CF59DED7F01FF9167FB071D81D019F3C192F31B528D75337905E0E21147106E29E90290EA4A8E4EAE8730A0E16D13CDCF2C53BB61F1B15B6F7573B28271B23E0272B2A",
	mem_init1 => "E74299A411CB72174A338288821F164A9D95FCCD231B7232BE5CB69AD305AA5DED49BCBE6F6F1E41A02D1960872835B441AD862F0A3C58E49F7FCE5BFC4C8DF17A58866FC49A141320737FA7CF44A74596B18A8D37F2BE572A3878CFDE1C809ECDE793D20428147F15E5AB97FDB34FFED2062D787A9288FFDCA912015C6E88A01633CF3973C2810E38794263BFDBF9276EC7D6C915D12FACB02FC09F9D3B5BAE93819694D87E6C9DBBE7832E7672999C6C2B3F0C40D7A3F919F7B38B95814C3A4EBCB27DD3342D3AA541F12D179A28BFFD4886624C4CBEFC634A760754683AAF72B67C6C1227C633295C7B2F45CEFB17F500F67C587EB5B74BE98D00FD7995D7",
	mem_init0 => "9EEF29B34335D478F739FF38E4053D65F63A5057B85BB61A9961F685B664BBB343F2BFE14EAFDD88814A875F268C7BBCD1C5875E4804E6345A8D1D70DCF0BDD5576883927A9E4AFD8AE1657CEBDB15F659EEDAABC296FF2C6485775A752F46F3E2B3F77799DC2C62768CD35A63CEEF30F1AEDD95C357666616FE47F9458752DA4A6A6FAC8181F7F567D739A81B44063E79D3725B4A81DA4040C602959A2B6E0CA6771C3014ADA2B6A8F491103EE7A7468A953FD640C1F3056BB65B543E99F31F9FEAAF7B4DBC246F980E5E559216D5C066F880E70CA9CED3687B37E3FE7864D1329B63D93F9FF201269994A41E990107B3EA54435AD1F26E081C9FA55E1B6C8C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "841CB226F93E376E36871A83C027F1DA90EB2BB5F9411AAFBA2BB167050569EBCCC6E0D1F0B53C2A19B9D448FDE00FB03C00B7B80020F9C90CB58D12EA7A2F26810005C1A3AD842BA1D1511AA922DF36C48E86F141B52E127A606AD15E33C0587418EEE3C8DFD618B1EE1923132A4DAC7428A97BAF4D3D030272BBF80DFFF880ED9647B32D765C76AB501A168DAD2330AFC4C93B6D2F473F8A58F62DE52FC23FE785089EBF382E723A4E71791A47B7A84CC9D1BF1F1E32447AE49DE993EEA6D1C82A6D40C7ECF91DA0121F9FF2163D818E23B9BF07ED2E3CA20D20C8D497DA0BFF1378466DB1B1F4762D7E2B28D46E03FB462384938F15A9EEC4ECD38F3CD2EA",
	mem_init2 => "00ED3B4888447F03C871782FE9D284607A7837BA6EB57E388B2FD71747B0AE2C4679C25147D03DC09A13DDA077C8DA5D53FB756122153B8B5D32461BA724A94771D95FA75858B06EF38B0DB40E68C8D5F939BC370B859737E84BCC6CB73056FED1AC0E539439900CA1922255B312FA3D7A08BF745F7EF7F56C977080F07E9A280452CCCCF1A7D3C697B4291807E807C66BBC8A78E7CCE5DD897A91E713BCA7879B1CFFF16AD41D2B74A275E6F0065FCF6367A484039D34B961CDB3B3364838951846D51FF1BCA0FCB1DC1F845024FF5E33C6A498702B195B5A539DF452F504B9F2D41D93E2FCF685D9F6A65D01976AD6E1F71712C225DAF8173C1B361F617333",
	mem_init1 => "BAD7747AA4020F13EA465F8389A2D89D3DBCCF369CE205C169DEACBD23D7CF329526DB670B7297EFB8C76C40CC7B5301BE5FDC8A5595CD49FE33245F24E333BEAD4A6AF0ACC158A7BF8E1BCC17935492BBD2C79E9D2C6C8C572423EDC52E7FF2166A17D202CE2578EEB13C82C4E615F2B75B6B6D61236199BBC90D8B41D4CF5C5CC9A1811F90261AEA378291FE246AC64849D48B6A7B94D82C19187B6E91ACB70BD027BF794C7621B82FBE5F441334022843936AB26F95C1A124E7995ECB4D66C4ADB04D5C68D871CBFB33BDAC6604531EE5D4492E790FE5010C8DA0E275D6702DA7F57BEFA5850180E7822BFB0D8E5024A0BB30D90BA26DA809504317CB6CF5",
	mem_init0 => "130EFC444991D06FB02AD11D22122CE97C9ECAAAA519862348EB8FFDF782309BAC9B774C6206FA53899861474474C9A931796064BA30255E841B772B72FA845FF6149E4E1149663C39A0330CA3B8705FD1FFD235A0F67BFD455E85236A62EF4FA2636D52C88C6D5FD65080D2BE0EF77F7FB183CA1E0C630CA1A83343DBAAABF91E8419EC92F86822261F50794AFE7925690352C9F0595BB370AA8A7C25C5F2BF4447F34189079D7613A0863EE06B10DF4CBF91EAFE59C4E42024FCCCB2EC44152E930A853A0ED67317C1B8BC647FE89D288DFA74DEE12319FA469A8E7A4621FDA06ACF94E16F1FF64E26181AD52C399399C77BA4407744646F31E6148B1E8232",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8C197260E6479DF98A0304362C09D8C432FCE13AAA92B8472B776661C60AFB890D327577797F668F9262D2DB7C8E5BCABC73F5162762E9B0BE507FE5871E33EED502188686F724E3F2DDC60034ADF79B8B4E2A32F5F6A7686A6DC1669721B8FF37A6F6A7E2A1E7B41FD60AA5F09C226DFBC4BD65F04BCE912A126F264C999487F8D954F396BA5AB43F25C5B02F4D264E3D4B76DEC7489761777A87B511BDF2D972A08022FC8485BCEE6F6A38FED3E764CFA0D5550B01DE90ECE2668AD689534E9D27D928864C8110C226260D56F58D0FE17B4C8FB0CEE9AF6189CE2C4AB2E6B33FB4B257EE3F0754CA940BC53934119A088B5A9103DC96D4A52AF3B07E51B5BB",
	mem_init2 => "19AF01DB5B4C7EC818A1F90F8B6589333148FC33207728AEF6372B8B1E88C2ADA468A137A6E41CBDBDAE17097BF6D77BB833DE5C81870E68CA1837B71972372DB3C739788A973E47EF064C3F4AEFF1EAE9532F418079AD6A16AEA0FEA3D5EBA51089B9E9F82779A005087FA8CF4380BECD381E960A7530236D9E645FEEC20FAF6740569E509A699AC07CF457B649F02CFC283D505AA5A2A30F593E1A40464B3D8D2C5B0B8C9C7C778ECC201B58E18B85E08D74C5064534A49CD691E7DA52B6DC871DAE4B76054542865CBEE82B5A7811C7F3B613ABC3CA22B074F3F38FF907D98BE0B38790275F8CFCC7710B1AD2B105386B7C20DBDFE1EAA3DD0B48902A7F5A",
	mem_init1 => "51F3FBD6C5F0CD6D315493F63FE63A4C289FA5BE10D90ADC138AE96A20A2CA205C0EA5656CC9666C94718768984E5305F3CB4351D5F9EF0390BB488C1D73A1DF480252B6D33055032EBAB039A48E3EDBE0B2B2DD72773B10A60B22CDF9B01E0FF84A9DB017B7EA80BE0285DC520577095D3BF9C90F06BC1B857F423C25EF72B50730B9DC65A7490039C513782742F0B419A32017D97150E5BC23525623156196F97E03F674BEEE946085C5A1658B91A4F8FFFC547C10175F11576A2E91D9FF33EE53CCD8634B2E5596400A527C2079ABC89622C59E45622EB0B59608711D41D7CB173CC71B05C64C64BE61B0F628CDA29B399639C86892AFFBE4113EED3A50A8",
	mem_init0 => "9324EDA5D2A69F4D523EB6A8B4B3C87354EC5C385AAF41E0D42CF4543F72C7B5A061F58838DF1A8EDFB72D8AC4FAD41ADD660BC82023251F39F5E2D7DDBDA49BE2FC010507ABB94503CB642774A680E1902DA1E8775219373C898DEC68D9C3F47037F22428C0D491CF00840A715C0DE85B5DA814F313B13CAD4A8F1A3DD7592BF7CE4872BE1CA20ABC0D09BE06BAE1C93362F51956FC8AC9B9047C8EDA0B501918DD54D4415F2300E0EDDA3DE6412B7073F4E88FFBF3D14A4DB65FEB1751B6E9FC1DC948D62E87CB9ADC8104597BA58C70A5A0AB0F828143B6A19B9FD4ED8814B912BD3071917B58328A85C7D953957DA7506D044FDB755BBE5652745CB43706",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y20_N3
\aud_mono~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~22_combout\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "288516D81D39974999C40D8854496BB258E5EF52D145C4BD6951E5CD9DBEE2760FC55F05F403B3883DDD99F2513880555C2EDE127693A395BB7404BA9BEBE210E64219561430FDEC7065CCFA9C7C09757C76F9AF57C7B380D48E6141ACCE9795E9C66106DA8F75178D82165BB2064C1E6CEF573F480B6F376ECBFB4D5778ACB65DC2F41C71E1DB76D28B1114DAF479C189ED220B36AB90A0605C1DF6F8740E67C99CC4BA1A7903C7CDA916DDF77B3D1AB6E88AA0D4106330AC1AB2387E77E4D1D149789F5A0CC241AA7154FF0CA455D262BBF3459AF84236BB66A2C05DDFD1F00BFF19186C99A82A901BD0F612C347B4C23AE047FFE76A6FA92709F6352A7638",
	mem_init2 => "257DC9EE6DEAEDBCF59EE7D9E1030EE41468688CD55D19EAE46FAC2F2DA3B4DC71DC53BBD80861DAE287497B8DDFC2EC1C05946E132BB697218637006A756B58F625D76F1607B2CF2E64049B5735A653CB7789D8716479FCD117AF570ED929564CDEE1726F313061DF7225C198FB3971C671951BCF0E151F47218FF6220D4F5C8C7D351B0FEA88E701FA9BC18D54E80E5EFB158C30FF994902138E73A4E905D34F9B6B9A9A4FF20D08FDC582FDFDE5DC542A23600FA96D8E2E7900CA807ECB52C53B20EBF8E9783A653329E7D765D382F29764D4D0781B634B659D04CA0531177E652C4C4A75F14439AA9EA648FB5483E372B77559AEFAEA1B7C799C9C0FAC7E",
	mem_init1 => "87FB3E4BB4DFBA6C62F168D72178A3F33682A268E1120FBFC8FF354E518323859B60747BDA1811DCB7411C779F4D51F74148227F4C4FF60C8D021B8B1686E3F921AD9E8B208A07E4AE1B4F506E1775AA02E7A6228239E5677C9AFE384211E139C63E57C14F25220FE1889CDDEB1BBD0DAED6E4380DEF2739E0D7C2F5C89B250DC7941CE3F55CA580B7005A3A480C4A45F33079B9315AE18CA8C50978B796EBDD8A96A61176D1576FC0A2F5B8404555C5AB356F9AA5191793060A77462B7629767ED7A156B373FEEFAD3AB57A22CC00964DD9B5DCEE015D8470E9395A0434C170EAF242E88A54B48A98C32677A6E3441D78415239A880721E4398752666EECBCB",
	mem_init0 => "05DC43A8BD04665F099D8FA1650C1EF13288F70F8470A7AC96AEC1A24A2A7F72E040624605FE2C8B59B15953CCFD9E0F6C3DF025A84A8E0E3DEE2F710EB748AF04DA5B2CDCEF8281CC6059E2EE34BDCF141062DFCCD5488706CA37574F8E237BBBC786DDCC80D1ED702018C68B8BFF8BEE7F9FC8A3C4BD44DD3E13D476AB21F1D0E23F21E0947BC1CD02C34E67F922CC888760420400BDC2BC769CD0ED14DF066694C9C3CCFFC438DD24137D0E00D1C78B3190E88921ED714FE2AEC9E4BC67A57E8C6318223EED64AB846B3593472B269D28EB12BF5E28134500471B72902BFBB1AE63D9FA754E3035FBCF952076F902DC478F2E691FBCDB2B1C96894142E3B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001807ABB7A88423A97F08BC26AB98741BF530250AA17E468606",
	mem_init1 => "0122BC5235DD38276A1554920BFC982DDF178872835489AFBC3FF9409298A8ED74CFE27658F2B60E63A591F9F2D2AA805C35E312C4BD1162599AE884CBADA05138FFCF51727163D45F30C6F5905FAE82189A193A30DBECCDF1430F26CD256B641D61845C7EE478B964050F6B1EED523036C115779181BA74E2B836712CD694F8EF8DCD0F785E1AE860AFD447E319C50E346041867FB28DC6CB90C7A50A1BC9A18F9CDDED6439AEA90E360A4F7F104C9A6E9E7D24E6808AEB484C74D1B1D830CD41EE922099110E0E3F20D67624611DBED9C4604A8BCC32474CE318E45C4CCC1AE9A759EBBBC75846A17D68574A9687A7BDF75560F7C2F6928D719D64240EB56B",
	mem_init0 => "11A81AF07AA7B7FF765EBD5E331FEBEDA63702FCF78BC9F5682AAE4D4089422E7898043F00FD4F424938A8ECF81875403ED8CF94961270D660E715D08910D4F189FE26657B53F5C17A1AA6A18BD18BDBD11CCD83BADF3917EC7A3FD0787AD6F3D72F6D46EA2CD0F6BA44EF319AE85F75D146DEBD48C6C26D2D15B43C868BA7204D2010183F1C522AAC1EC0219509C74D80F15C9DE790869F73E6BB3E8C33FE0475635F8EED630445947BB3F943BA359CFB83EBD0795E4EF76358E97D7EA85E1F10FC94F628EB3A1E73B5F57E5EDCB6E99BB66675D1866C7871D48CE0C2871F6FC17B2B83958AC05775BE3C1B14399D7B50D520F9590594020ACE459E18119636",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N54
\aud_mono~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~23_combout\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BF7C02705681AB2F9D973E7B4F8DD76BB2553EC282C954023DCF935592ADA59C7DCE39FCB1C3F2D24AA8DB80C87B289D6457DC9B414F69C3F1651D68BBA59610526E3AFEA0611DA016B7439F2F653AEE2D83533BEB2B3D335E0F210DB0912641B4E0A129AF5BE9783EB7068B502632700BC512933AB0CF583FED69B300703A1A189EEEDAE1C2A1F118573431B8147423DF78B41674B0D746B2F384750D2D179FDC3168A7C87166A4D187D01FF51E5F8DFB22B21C0D9806A688F06DEA92BC6BEE4E3B712C35EDAA2BA661C236F28D2CB58BA1C37DDD31514B88430D4C8F57A4FDD47D2949BE57F470E58B25325AFD0D1F3659CF5554A4C4A89F190A41CB5B566F",
	mem_init2 => "185E2B27AADF84B3DF0E05BE772CCFD7419BD853A96696CB4DC4810D45F2CD6B4BB54020824B8ABE14F8D442F10FE921C34DCC4AC92EA95A3AC8963A3AD013E65582335FF5105FBA85B5D14C8BEAFF1BDF318378940D9315EEBD136A986EFDD1E74F63115A4D305F2894C2E8C54BC740B3139CCCFB51A8C526A92241F89ED890CF157AC16C252BF4927C69457C1D2BB0A42775B0679AD2E7FFB6D2F21B4A2B11434220075BA5F6E42523B216EA67B39030A6620EAE6E6CD80AD9ED4630C065BE72420A20077450487124F54D8B0955E2560AA209349552043FDFE65FADB99C9C353F413F4DE36585E797DD9456F6D7A2A0D77FAF6F6CF4A5449F2FCEBEBC1AA6",
	mem_init1 => "03E9FB027A2B572DACCA1685DBE38896B20B16DCDD0C6142DC474B1825E0E1B27F67E9E3D360C14BF46A503124F0F591EF81C341EEAE6F04FBEE21C175DEBDB5F1E0E68889219E408D3DAC642E8092DC907C5E36E33FB73E620C1552F8EE5D677E5446733BDA17F6BDC6F8BA6247FDEDB0DC7414BFB0040876091F169974A652559E42DBBD2A685AEFD2B70B50DFD1CEB65FB68AA88C6430676BC3F342D17FA084685F6A4F9156D8B5610B6585894A37C26E23B5F473217B5EDF7F1B2C203A3D5D9DA0814779F48F0C3869644431DB4A06BA713B21DB62FF4B0310ED01ACAB81BA0EC62D65A2319F6EA9B01E99ECB22C4B90536CD2648FBA433DD63C3A16CC57",
	mem_init0 => "AF07D840B6C09278BC48A13846B89F7094BB034E108883F389A20AD6A50199A13AE2A06BC339BD93C9F4B48E3BDD661761A431EC27D1E3F4280B3E1638D2FD744C498B820B5E89F29A5529CAB4AF7380F1F650E644FC54E007568A75DF19BB3E50B28C1657D66B93C87D2389180941D4759566D0FF8398A5F71DC421B85DD7BF3A3142F1C32FEAF20494495D0B91EF7C2CB47A17A19392C104E8EE7EAB0FC8A9819C476D6B513D16351B720A718AEE005EC94470B9CAD9589C61EF729A3CF80F6EB58B909F30A333AF05D84F78A2CD27D8C28AEB0FB02C8C99C6A086429C7AED3806DE3A7406D95A241535C3565BB4C52202460CAD0E1A56D3D2E6974C339293",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9B972124D28CA2E46F9B58EE7A2205B08E4C58D2E070E013E0C0999849CCB41D84252490A847D5D1CE94C8C6C9B787CA6119E4A02A0C15111F3175CA9389BEDAA14DDC42C2EFC730511DA02A8AA818365E353D75FFE0375B3026860D7541115CAB72557E248AA5E07A3A4F045535E560BA2A385C906B1B202F82608D81A6971B23FA2506B8896F4EBAEA2836DB42968EFFB1DD5C07A628AE12A8BDC4855380350FE342647E8C50195818EAABF3A52AA1354E2C982D91E4C19BFFE3937F1C1DA82140948B27BB8991443F1389AFFB645DE041AA4D0B4946A9E8281B8ADBF4D260194CB1D3F078A2FF5CB217EF09ADEACB2E34430190E479F24CA85B66BD6DC55",
	mem_init2 => "D7A00107FFFA755792E8D0A05F79C17E0AE9E2876471E4C77BF406E2C7B33C2330C8F1236870299F103A0A295619A6AB19B2ECE5F217BF6A5BCF323B7D46BDAD2626FEB3660C881523975208C77F21907CF8E4ECD4183C57358075EDB687DF8C02F33253ECFF868E7213EBD42FA07CF4C0A4221EE28C8EDFFE6E9A954D7A81ABE82DFCF1A99CB48BE302865536EC667881A98D6A262BBDEEDDBF91BBFF9E45AE6423AC0528A928BB577EAF99D6E80E1026DEAAF9FB37F31DB431D94F88A1B6045DB6D61D964FFD95CC9FD8C8DEB669A57C179B92AD7202361BABA61453EF84F62E3DC5A92DDDAF42CC6CCE6A5713D041D544534AB653E56EBDBB7EB0E6E7A19F",
	mem_init1 => "6937E6BDA033ED00D9AEDA200729610A9AA2F5D43229D8B8D0A52F65E56D5E987F77EEBC16CB355357B383C1FA1CE3FFE468F7BCDF24C3F674F37AC3857E1EBADC525C46841AEB98502C76B5FAFC5D336BE9264647564C4D40BFD9D6A25AC534BF59016B50331B5884F26267E56D504A581E8455D8E728591A26EBB21E95A1815F86761698AB637A47F11582024BDE0E8A8EA768A2D1BDBCDB12FC65BA174C4B1FD4185331AEC38C1592E9FC3BB8F02831002139038996B24C7AE2C2D958EAF4CEDB917482B9E7EAAFE456D1B40AFBAA5B8D9065285B8AF8B864E7D256DD3E0AB3758E6C0EB72D925AB664A6DF54D5481BE6D7EA389E2C30C41E4C24E38C3B23",
	mem_init0 => "08C5AAAD41CC129E2C82BF5D1C652C0137D4698B548E027DEED6476C8E0EAA848F34A2748D57CB84109178983EB9C477DA002E4173ACADA41AECCBAEAA74C0034448A04B983C4C267EC63F4CE9491FA84AB7E1F88D12C13D3B7E658F14F6B3B9E43BEA29F64D58D434D53B7E7020161B56BA7D42B6FAA131B090CE619CF474614378F58E8FF722C792AEEE7B7DE943181EA588FD312FA3423B4E38F14ADA481262F1EFFB5A7F18CE2EAC7C461015857B6744C98EE2B559A3E28D679C805F258ED430039C9C6836DF605FD407B0014C5FD59078BFD0471393EBD7EDA9EF482B0E56CAA6A9AD52B1A95CF8625DA81DA5E40179297D52F539F3AD961FC2908EC3B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F983036000AD73D3E78CD13DF5B562E900E2653F0B37C179692EFB910F167AF7F4BA5B42F9265639A0FDEAEB89FB024C5C8979936E7D95AA4EF2462A7439B1A27C432B001CA5E09895565D8E782A9C82DB7E1B04CA5FF9E00C8BF462097BFEB5648424A60697F3C7095164FAEECEB8A8DD01767B75E01701DAA016C2CF8CD5E7DB5C937BB6EE74A5A40CE83068FDEDE2690A38D7E651174C28FF5F5CEBDF7F7C1468898C769CAAB38DDD09D4BD492CC3C21F4DAC0C4E4E642926BCDC9F19C8116F22E16A883F095F26BCBF10E5BED9F4FD503D7183BC45732DEF849C917DF657C25B477625773E136B187F7CF2C1C84583A31389CD641D883D3F2F7D96833BD",
	mem_init2 => "542BE7ECCA30BCE2156843F1121BE84D3D21B81B60E09168191E98F3D8463D9C0DC9E32FF472A9FF444C1100DC6B6225BE2EEECAB0EA62D6BA593FE5D7B71D70BD90B956281F5CE8C2D0FFEC49B42EDB3FD38D77529343E46A25AAEC0FF3C3D460D09CEE1EC6374AE821B642ED14F5128DA143FAE0459867E417D075910F4A29AA22B28DAF187F415E64038855D0BF90995FF6F48A16ECAB96DA605BA8EE0A9DAE75B02EA054366BA2F0972577C7DA82BDFF0F838CF32E1E5E5DC73AF34FA4A0DDA01FA1B663B22D2851AC1A9F96B300BACCACD65F64213C62AE7D3ACBE1D7BB1DF4FB42814E19BE0005998C48AD94D22D41A5106AB70C3EC9198A1850277AA2",
	mem_init1 => "1A742FEB56E86D1392A23E984BF78D4D7BCCA62D7C8D842F99E8658BB4E7F3B6D9F508A5AB75468FD75FBF8BA8D570AFFDE8DFB35DC70A5E400CF0D3D1FD0D62C117CD37E55695E95B4864FE8947D6B86F1A842D2EC53A990C417CFAF094C298577F9CC1A576AAE4A4C8AE47458928904147E519383444ED5FCB33D1A4BF5F58EDB29BD7AD178647162D7AAD53411961B07CD829F7DF6595E10246F088A6AADF48D7F92EF12FA4E2BE95FDA23ED429F7D6C26BEC673C83C39C6F797771223C76122C4FE5D5189579BD1A98F6917D397E4D2D09969BC448D22F03B16D7F73AF646FF4A90500F7484C9C5737F7A75C6EB69B687884B5ACE8A8B3945F05264A315C",
	mem_init0 => "8F92D001BD923CEB1BD5B2046CD6BC25341C80893E48CFDFDDAB1EA386D20C4F72A29E61222FF00CF8516B674A5ED4CB8AA769FC94F09D08B08491AE6F95E3C63CCC755BB1C8A0D38710F632F25C5B64352A3CAF49C29649814144D293D74EB3399F76DAADC44BD9BBA88CA5FBBEEF81FC06971BE7429DA10F368326E4639C4A1AB906A47D7A13AD2AE5D3EC196B0C02657CF5B599C8478EBF44B0F7EF708487F46FAEF0E31EDA77DBF9DA6C4687B8A91FE249EA9AB7C3068EA3544ED3DD5AFD74D6C0989FF24070099281DB870E38E2AA345D31D5917C704424BA2186BEAEF7A59405FD95A40901A0083E78B815656FFA4D9E36F91963AC48C0F3CD93FA995A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39DC47A037C3C3EF7F9A8DA073D44F9986F0426A209F22A2FB2AD53B10C801484B1F83FD7E84806960B5D46D4D07CD33E01E47B2027E7E3F508342C809E3AD6E0F5441E241A9A7D465F662C46B8728096EDD38243A51AC178C9544A713BCC6FA7A3A358522F07798FE372BB9F6E8063AA58C1B7EDAC5735D1A5726A26D8496ECD8A677D343A56BB7A6A4D78988B5C5ED134A3A1F94DE6D8A0AA21CE0AE50B421B22DFF4EBE066A8F6BCE1D6581A013B0C51AE3635AA6C3E55762E20E05E340C2B396A258F907D2F70F62FA2239ED3226EB40A3436913168F5930CF7115E8FAE106F819CDCC60B8C406DEE9AF4B1AE9E99AD1ECD039F77E21185F54068B0D94C5",
	mem_init2 => "3DCAAED3AEF67A91B6593A04828515D4821E79CADAEEAF0C028D339F533E0211A13BB14E3F1E3591F23D1F44D858AA1A0003BF2DDFC8771285A1E7F0C60665B2FC6878A5EE6372E0ABA0A04075825573B2EBC0478D816290A430757973D112FA2DB6BE2633AA27AD979EC21393BC36B038041EAAFDB647C73328B08F6C313F5B4BA17DA742EC40D147800B768657035F5ABD7FC8E2627FF67F96015FFFF211AAF2B0A2A79BD0B16CB707739E026EDAB8B620E2AEE51541AE80FB34BA94822C4BE6EE5EA6AC9F455B247B3C08C2FB07787B9985704A95C33D069421A34AA7077EEA4E816C557C170E296AC6E47DB97FAA834EA3772EA4E39B155E1580FFD72481",
	mem_init1 => "CC3AF7127DB85E45245F640C90566C333C882404FACEE565EE2E7706ABABF187EDBA3CB36B6DA73C3223CDAB7C3FA73362117F211A51811E8CD5CCC802944FAD0C54746F382FC7379581BF48835177E9B71463E5EB2B514095D1AC9D7E4ACCF333514BFD00B810F7BC8719F86FE69ED9AD2D289CE5BD6E03DA33ADC15DF60D3D34156C05E934564DBB0BB3C8380CC54144852AE5C2B87A9B5E9CDD8484B0A72700BFCB2FDA5DC40B74FD66D13CAA51D955F86436820802E0B15944B2607B868411DC8A33791D5B931B4750C5BEB4FEF5B5D85F1A59FF1CCE0C6CB4B546143DACC91DBF11F2CA2D1D9D5237105694D9E665FC4E8F922E19FD8456618759F690A5",
	mem_init0 => "ECADDD5B5C5CA6892BEABD5057773226FA6622EB65138ED7C5ACFD0B103CCE4ACEF5586A393EB067E351A6E7D08930B952FF48B6DD1298FB9E29CD629D1A53AB360E459535D2AEE3BFB2B9F5C50EFC6DF30BD7BB159667A3F0963415BA00C69884B9BB2968CA8C2ACE70D74969608A69227BAB2FB710418A5AE40A08998F5600B361471080CD3E14ADAF4488E30255BB3D42C268816490AEF4A91D3464F9ECDC618CE61DFE0B48E8BB81ACEED491ECB312568740952EB34B8B9CCC8D373AF712D4D27656EB1322CD7D5FF3AC1B22B1612829A624B196B0D3E95CEA9D6FD800B918BC87585B9E4C92A902FB56A19C17DAF54F547865A95A4C4DDC8216B14DE033",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y17_N24
\aud_mono~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~25_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	combout => \aud_mono~25_combout\);

-- Location: M10K_X69_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4E5A4BE4547EE9070FAA0870FC1BCAE64B2BDE89B7F114CC5D02B183AC630B7E125CF2413C04C20C64079A3A2DE4D369D97AAC4DE574A5E193FF3D51511DEB1446772562397DDA7684D35F6BFD71B5909F9B0CD2298D467C0370EA05D86830BD0B0B4D073A459AC4585827A7070526C48FE425DC02FD90E0381F1D7B24FBA77E01E6379F8FEEA34D0973611F12B16211185DF647212C109A308198399A42FE9F5278BD7B2B969D2D30E8CE8080B23F862DACE84C607DBEEB8EF9455933583B52DB61C544498908667996B236C0B85F3E34E9B6B1B14DFF3AFA6E17C58B48C7064E964445162D0F1EE7D4FA3E16DB9A4E126C8365713A2DD077EA9211A3BDF3A1",
	mem_init2 => "FFA65A964DD088B17B2D00E3983E85E94F002B30B751828AA9C17EF9D6025F32860652583B1EE0C5903C569184F9C7B8E56C76A31A5E5F49A3995BDA9496FEEF10D74DD7290BEB00A7CCCF3FE9B95543C57B589388F0050FAB512EA747B2933039F0B52916725B34E7004CF92E7A3EA13D7BFB358065FFD15ADCA9D3CB6D0A88DD2C162A7CC6BEE5D0FC837D5AC68DC7ABA885A6630389491CE122B490E72AEBA577DA45DE02A33EBB9CA963D0970F07FA66F7219B20DD693D2311CB222174F7DDC7D79ADA0A30D2CD65A8CF70B180ACF6FFFE9A486A85511F911A236ECC9D1681B8E6CF509D2571AFA2CE2E5BCA54243E5CD0F2FABE61FCB4F4D2F058AAA7DC",
	mem_init1 => "1561049C7682DB50B1B5576994358B0D6D97855011DE6A881D178EE633FAFC06FDC4C6EA454DC2E68FF8A0619A323D6EEBC00F6C8414CA74D4F5E278DA1C52713BF40D0958D2B3EC399D058BBD524F66EE6CEFA9C16A531E4BDC19C577BE2A2B0D5424DDB48561A19C84211C05C99BD375BD4DCDBB3A90BD43594AB062DC5860DB7A628138FE8F744D6E7D2D15061C65A7C39E9DAE6E1D9561F466CA993612DCC7F48D4EF013AD7A0CEC420015DC38FFEA17385077A7C661196EDC1729EFF3B56A26AB6399C48BAF17D698371C5908753F412AE4EA7E0BBFE687AD2F0F646E5D969BD2D5E5283CA540455139063B1C64951099057B746EDC11315F383B325389",
	mem_init0 => "6994A4BEC08D468DCC1F3B11C464A6B4912AF9EFDBBCCFBA67D1804020F44727428AE20E05ACE54F37A599F6731E8BD7401B2F226B9E2CAEF6A8B4AA9CC4D1DF0EEB9F4CA298C5648D5366F31056973599F9D5E7FB5DE87DC59B52F5A3E9AFF4C9D35964B70D467503AA5AC6529183D7740595814C86209A22002F1B72A87079B599E13009E58C6B794604B834387F0EF6612632CB45AF3605FE5CC6AC5A66DC745BE3B41DB5636087F4886F39056389F4C29C3EF4AA469F6A3DEDDE0CB006432E0B4C16F58C134BEE6CAA912EFB8A89BAA929DB4F09D7A03742ED4E62C74F2F7E348AA3F765E1D821F4BE7D4FE44F713D8956B99BE1AE16B52BC9E1AE37B43D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EDF4DC4C79B9982F561E92627593E4420B39E2D2EA4F871FB08E9C821AF08BB58323243229A4ECF455089767933E18F95DC6C380A8FAE732AB292F3A29CD140D16E68DFD97D09F11487F7E501E16A5237A3D61B1110496FCC86F893A3136D59097FF188470E22FF00465A3AC8B2344F20599802204EC18FE28D9886B48ACF746038C8A17E85C6E5BA29566CD2FC70355C250C2EBB7FE6E78306B0187CCB1B08D18C29F42ED2C21B2E30432945357F1E9C408096096F0A7FAEA5BA6961398E2BA261E4DC5867F6260CF7C944695B674282897427E60427140A9D3C3798C83F2F4450262231C4DCAC724DCBC50EA8B9364E691ADF839E0123D99F0D236173AFACF",
	mem_init2 => "35E9FCDEB34FD529897E71F5CBB84FBA1CFE930D6A916AC2B79DB778505337F87E908AAB5F8200F39239D03F10CAEB89FC3D42406A2D50DA43851CCB8C7049F930AC1E73579B83B85C67126C3DBD146FDABB89DB2F454D0ACE1BB2724994019EAA811F2308DB6DA024317E42D10802C8BF31A49A5612E5550C25689F6C16CEC2DB217CBC9FB6EA9302752B57E1428FECC69734C8EDBAABF7AFCF9ED19BB1C96458EDB5CFC5EB1A3D93B73E7457A87C8E915A82ABFB2E3F9219F8EA0875864AD21A6524C1BA3AF113F755C21FD31C0CF0FF2D552B0DD5A3F5A7D9040E0382ABBCFFB505D39EDF8A5EF2DD2742816158CA66E6DB61F2B20CCA07E30756BBFB435E",
	mem_init1 => "BB75513EC9970C4EB7F8B12AFD41F9EBDD98ECE39EF4A7725B250B2448C493B4ABF028FE0703C6F62933D9591196EFAF3332AD4882209429DFB2BED0D587547E894CBFBAE352371B852684AE3D4A07BDF8246388A3627243F9F4B9C1F0DAA01B1316B361884B44FF5AFC6E6FE01D350120462DB8ADA89899EE05DB3C0CE42565E856DF4E09868641B76DD12A2DD762082A4E9C543EFC696450AFB2FD112F9BE5DE375BBA4573E5D5004E2433A0B9ED10C52D52C4124D2E356377162CDFB2AB59CC92704ED7459D114CDF860C46111EC26D13A2CA631D16937EA2500A91629CD12A669BC2477F95D91F4BC9745894CF82B8EF861390FE84177425B53E0DD46AE6",
	mem_init0 => "4364F536912C33C89CD6414BF9E9C4E3F5AF0784AA2CDECD147EA9522FBCBC29CFDAD5E1ACAB5A05D63139C7B7BF802505E2EB1FCEE79EB378361649103A1CDEC43C19E7BB75CABC429ECF45DB2AE3E8E8195E2BFC2A976FA00CEE4D710FB008293911616E58C509EAB251AB6435F0EE4CC531BDD18E20B6FE7BDCAC2F944DDF0D78E505721A4A5E327FDA6D8F7AD6703FAC4C2A99D2EDEE34500A79C41478BBEBAC94E6491FB4AD6C04BB86E40B691D6FACDA8CE3D1D9681BB53AF68EE85C2EA3149CFDCC24141F991C3A685D57837E5427FB5C7C0F136AF599C14993CEAFB9941914D390CFE6BCF6D7547463A39F639D9523C3EF3A5FABF4E7C33DC30E5BB7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D39C682192FCB7E54B15EFD241CA4AAE24C34A3BD2A676E6B9C260C134ED561813E0AF10318E1B1C03BD2C046FB3104A5C242CE504845B396FADD233EF5978DAA936FBC999DEF69B4A25C33C43F875950DBF958FA73BE81BCED455AF8D606586079CC515E9C9D7DF1A7A8C23710AA24009E7C9F24F4B99B9E006C7D194523C601F2873F88DA06D7560B6671318722E071C4CCC3ADB75FB732FEF332C51529754E7425175783BDD1E9087BB6E9ECAC8768F8A5F9C6763B0D03232C7828E18121BBF40961F72564E43854AE8A5D33231A7F957E3F6815AD7FE2EEEE2EE38017F3687554120C431492C1D03B39E9691FDA538DEF356FC193FC7913D0DAB2EF37688",
	mem_init2 => "A29579063C2BA7DAA76207EACD4CEBCF5ABA89FEB98B47687124A716A0F30B94EA43739D66883AA2D81A432E932D1FB20163D142C30AEF368D55056E3DC7F14B18B93E3AA2C6B17C820762E0FD462834D99F9874EF6E6250BDB8704F72061D43E0C8E90DEA6653416133B1D0B04824C389C27A735681759494E071CFF1B2A4551F14ED6CB4D60EED7E66E122EF592C06BD223F5B7A66FE53F427A2D3770E2D760819F081289C6E44E0852A8F3DEB5F86F3C8B018C8875967ECE914834CEDDB7DD69067E530A04DB3F108D7F4F88A174647493EAA65A277022CC91D399E631475D30BA29E718B07BA76396F16A0BCBB6E877FB49FB001A202A06736FFCE2E2D0F",
	mem_init1 => "81CDE660FB379ABFA2824434B92D93C6D35B158C3C5EAD193AF67FEFB0A781124EDF0BF84767C5081BFA93A299BB44BF300650172E2AFB6D9D2FDB82E62403667893170C39EEDC8D2587D2AAB33863FF8E03516853CA97756F9F0D3F9FD4F872CCE6BE7B6D2391F9C0C5AC643C9BB3C93424B89FFD3AE10405DDFD612B7DB9C1AF356F35C93793E5CDAA6BCF667878DBEA67F1EF193059DE389F33BBCD1AFA668CFD94914EBF801679A24024E36C2596FE35B14A2C8D964478A31B739EED7022C45C7F5D431F3F8FFD86E99444EB317507C805943102D2B698ABD4376F4F1AE7EEFEDC67C203BB1DD47F9D92AB264308EFFEE1FCBF128165BC018B4A11BBF89B",
	mem_init0 => "D12CED1E33E499400673B37D8CCE8134CA14B543FCDB4A8E565D11C609967C4210918BDD5C576126189D3E796F35B5751CD75F227F8AD0AC6FEABA0978E441060F15D100912A8C0BA30931F0679BD85E50A7A6CEF52320B521B27E865DE509AB2434EC0013DDB1876EF29371EED24C6AD523381E072A8AD5B4C2C3EAB0788118706C775E9467EFDEB59461C3FDCA3F824084736BADC003B835AD267F075D02AE9FE3D9C9E852582B65057663541AA9447C648AB672837B3015A1F668FA9550B700BF6EBC68EA163D1EE1C7553358F935EEE32473895F30B36D5BED51DD34F55AE887E0AF53AC921CB6AED57ED21B15496100F9D0A25713563E103A3646A7D1A0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9D2302A58575D3F0C74CDBFC0DC6BE5D8B8E5842DC299D13DB82D9E5871FDC90D53858D9BE58DC8A878D614B5CA28CF9CCCD3A7AA59F91407EC04FAE3F6681DDF6C1B1EAD776ACF6E6EF5909F2910AA3856130357D1FA1FF6C7756E8C0E1F970E4FDC3D64BC15C27B3740ECB537BC811B50084E26F07CFFCD7235BAF830D25309242A50B3814FDFECCD4931E7A3BFACDE210C1041D1334D868D50BCBF2B6EE07E993A662366781E80E82EA20208B4C6624C77D7084C8962984E20FDE9893932B34E4BA5A94E3876C9FA5D37D5AA8D65B17DF7C4E15B59212A4055CDD50E4A05553D52346C6C00E9910FBB30F57FB8886AD110420615B7024B5B783862C7F6983",
	mem_init2 => "58A4CD2EF8B74046C00C62402522D956EE5F3A6EF134B45B57B9F9FF89700DCD72D73CB3A5D7709BC9E3F3319A9F30D016D18870B606FA4071D922C4658774A077797A478AD6D1F500125441B288D234E00A41E5DEC80A3F3DBAE3C3759E5E81EC9C65AF4FE7E609A4489938AF809C8181D58ED9D94EF8CC4FCC18AFD511A6525900DAF099DE34DA1D5FC9B9FB63C1FBA60DF244F35FABF38A95078A078183D52E1D5C92F2E8A8D6076523340EB0D92AE846DDE737365B77CCD455FFDF5E9C0260DC74BAFE4703213F1028840644B702DD4F0B42E09A63AE18C14EBC566D646B45B29F89007B9D45CD5CE471D93228E59CE24D0613C636C60AA63D32469B7AEB",
	mem_init1 => "77F9958E649E83D4755982AC7259EFF8172B3D17EFD7D8378F9BC3D7E9E66086D385DFF4B3B4CB958BA2B212E3F81D9C98BE0BB9972A16B50DBF8B778B7F4DEF897FAF590C8A3E14E01ABA371F995DA2DEA89C38BAB7C7B205191572E374236A4E7F96F90E614361D80A66371ACE2598DD07511758CA8EB976F4B4D1B0F205BC6528CC20B53FDB210027066C99E7597D96E8BEAE15FB415E41C0D09E134FAC9496058AEAB2AFC29E57DBCEA36E7C59BD0C9386645A1011C2F5113CC64680C80152EED11FDB22BD481729C37357F1F889634F4D89E52A85676B0D44F55618651B2939C192AEDD705A93E1861D130A248B60FA717FD0364D9160FFA6FE824C1F65",
	mem_init0 => "B3108AB5444F5723E0A2BC8B289DA6D2887C84EBC141A4B104BE5018F56B1DDC223453B61E765F794ABA4C12F0EAE8CC029A2CEFDF9DF01699B2931FFD190737FDF234E5C6CC36D356BEA31ACCBCA867ED12076CAEBDB20CF87A5EB27E4385178A2DA02EA304A84AED4EE3D2283BF2FBA463462727230BF6E2FCF69B04FB79360EB76B8819C3AF2764B604E70A99AEBFB29C182CF89F8A017FD2E7906EE356454A3DF9733FB157C9129F7A23B26EE064431E4CAFA8A01B055BD06A2D8CFC2C4DB92F46B7607EF44D0C64F7728E482A6CB3867A6E6C94A5F8DB016D72A142145CF91297C5D0F2649181AC45C0DA460BD0B491BFD251F2E510BA69198B4F0D8CDB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N30
\aud_mono~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~26_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	combout => \aud_mono~26_combout\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "61969AA1E1237BB22E5EDAD2EF26264512DFAFB7BA1A7512819EED40D7CE93E395204CA59A1AF4CBCAB282B2C430CC3FCB09DF6BF967BF2216E91AE7C18E15500923077282CAFAB6157514BBECA356F68454D6229514491A379E4CE6695965263946A1571BAC3E729C0260325C18725735F8C88D5C2F12F65125C0FDFD75F01B427579DFFBE47066D7703F78BE672469C0AFF34FC8CBDFD5C70420D0974ECA65C45B9C8DE66F76DB195E84B8809291102541164885B66C260FF02E4E2CA34C8B29C3A97313073CA2A913D300CB84BF3D010D12CEA2FD885619FD3680FE53A1F1F3D3E250D37A1149623A3DDFE9AD0D3E19807E4588DC51A41C2A1A7755156868",
	mem_init2 => "C6455A1FEAA3DCBCCFE424185B6523861549E50C591B528E5044AF3DB8FA98C4148F2C36EADCDF1956057D29C4192A20E16C6F86B22753226B281F05C35F294D0A5DBE75573C8876CBC61FE96FAEC968A4BC158F9E9BCB32F417992545854E440D980D501A0927BE1669A8828C5B2462F0549ACDBF985D24B1B559EC2008BA88433AF980CA1ECFAD6E8C3CA4A3D071A415C279737301ADEC74D8EAFC6D4F746A4EB05074DD355652FFE8977EA85059B42FF9C52E53E8C226B3BAB16AA920620173AC4FC29FE872D8289E289256A2B3924CA222D1F493EF9E2C41BAD63EB98F612BCB6DB3A22416E7D76BC80E906A98A5A9E62F70C5B0E5FCDC8B64EB628DD484",
	mem_init1 => "A6072FE6243F241E77736C31E0617F474DA79FBDE7C87A9E4FA40342EC6F3A6F93B566423849EB73CC641065551FBFAEC9493122B5F844D034FE08BF53B34D460CA97FB23D5066F7DE338B0D38EAE71F1D8B72FE0491AD9318CDA1FA1F852FF1E369D32E9F6D16FFC398B46B7588F610E73CEEC7209027CA1EEA5EA6FE26C03713167F74B3E33281AF4053A0F3F6634C7E0987F27A277A80A10AD75CEA3778E444DA3038501EC25F89A7C31813E6AE2B54E41433512BB434E8134C26170F901F9442D5C3CB4F4DA42205A698313B706D865117F809B2632F56EAE4F406D1AB3F73CA74CA35640262957450FF75C85A9E2EDB48C463E30F5D4A67DE7432269993",
	mem_init0 => "2F52CCBD36DCB960E310363624C02B3B5F60DD4CD0D98C45F9D5390B048E4C6BA2BE9472793561794F464458297D04CE316946ABE10B056E85F4416AE421E6D18129591062C69A43796C0D3483A20DC4792EBA2309F32B2A0EF989E3AEA608D4837B341310B394DD36CB5C715525F8D98D6D08B525825F9564C9B463D668407DEFE0ACD451FA8F6513E80A2779839DB7F3B054A30DB631CBADC9486F11E003B7E72746447D2AB28F17F17B6EE7EDEFF1858F6F44A80582BA0655CC35C9C2C1FB4A4DD6C1145C66F43938C86549CD430C136B53E12C235300C657B4BDC09B288EEDDEF82BB6CCED28A34791033EC24323C349D51850779DEF13ACF0641F58D8F7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "09C81D2B95AA41DF65B6A2071F0139DA5346E4816AB207D9A17F1E1BA47D46AE23755C6BF8B9781C008006BFECD26A7885BDC4356463B29782600DF05CF4EF7BC5434CBD43A00957052F4B3BEDFF159F2A43E2336AF05495BB84F0503138855F8456FCA0DB9E0125A17DC4FDA888E7E23492A09627B0E603E3891C406A7A728ABBB89F6F9EA2DF94FF2C2FE841E4AFCE1E7A241C7F7F8C6BE4DF81A979056365BC4EDB97E1FFCADA24570B5AB0F8A2F40468C51743DD8C9EADBD018A8A7918600C6548B8F61080A6A06ABDD46A345DE255B60BBD2FA2260244D9EE21589EA4FDE68F7745F34919C7F3DAAEB8D1F3C1E4BF181348361DEC1B8A4AD000C3E56CC8",
	mem_init2 => "3C95DA12493997558E7A64A7060C4773F7D9C8FF1A25278710F47FADE8FE5C70F6BCB4F07E4574B9C9041B6E696B592525CA613EB334CDD5119CEC347B47336E36BDC8EDBED1713362F5BBBDE17298D459B3CCFC033C1E3ACA36768EF6EECF2393084E4843FAF944A45758FE1A5A4E873215325B4AFE8E9C8858AECE536981C9AB910D74F9FEEDECF948E32B9768ABCE40A09AA4A325CE0F45D59BFECC30DCD011CB098B6B56C9ECBD473913003F700FF1068236629DFFEE280528DD0294AA27E7E98190C5A114D754EDC73CC82CBCF736B0713945A1DF73C7586724A374CABC84A2E8AEFECA0C12BD0CF6E6C60B46D4E3CFD2F10A296F6ADB13499EF99093EA",
	mem_init1 => "310611126F93D1EBB48AF5FF703ED62863709F1F88B7A4A5C03FBFBDC3FC9826563A2D6E780EFD814FA90CEBE2B85DDCF5491E0EFCCDD0A074965E35964AB3DFCA9D45E241921617208D246EA6439FC60B03947D1B865907A038F5769F2A15F563EE12ECDFACAECF0B13BAE5CE6FED25425F727101AE1246F2D9492A440FA6BF59908ACBAAECCA0AE50CDF146BCE3AA47EEE363DCD28F1ED10162E02E68959264DAC006F85B9E574BAE7EA69094BFA75FA9C74816D67F97EE1AF44051D85D7D5B4612052FCC0FD38B42CB3B81496B61ACA6A400101A0C566D3E38F96E9E3C5711A47A297CDBE1AD9E7914C782C9485ED47242A5216DC1178479B147AC2172BB3",
	mem_init0 => "41605916104939ACF8A8029265626362F4E386AF0DEDCAC630926537682D8FDA9DBC1C9B88D7999C9A28F53E94DAD14A4A90CC177691F6A158595226822C0153A26521E88AEA291ED618115B6C9BA4FCCFEB9D4863A6868AD8833E3F879DD52E67AB30E359009FF69BEAEFA3D08AB681EFFEC0D99603F6D5B6C0E1C5D7BB22DEAA4AB36C55F167A2F228774D363E8D18B2B8C6A6AB1B33D07F11C9A8650C15B4F9BDBE4685FF08DC30FA833BDDA561298B55CDA7BE7B1AE63B32E436EC75202DB74A9E33C88DB159CD45C9CFAD0A824978503881307253144BAA8C1BA714B7A9C556C2B385DD55793492A560BA5916D5BD89B09B28934A3176BE843FB567B7A5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "109E9BBED6045ED635E5317984BDCC4E1F1A3C12B63280A87C0DAD12177ADB64F4979C3D61F0283CBC2161F89750DB923FA2DA2EE3061F6CC3DA5AEB0967F1C23375A235577BE04C494D9DC3FA96D9133F5C11C17E9144B49D70EE46320DFC5F8FF7DDA53363418B63D0012C2C3CBDBE0B83F6F22A44CE75EEF4102A706A28A15CB1CBFEA79AA8AC699DA77DF8760AFA258F6B54E5012D24C0E2A7F118D5343351A33A61F2BDD444E5B0873E98C480442242E59A937994D4F56928217373D02D8B651B875678B9524FE9EE7082D5847583EBBC6606F64E3EFC95F86FE727B436DDF3FADCBE63E72FEFC4541014D622AA2F071715A2CC93CD6A3FE5E0D37BDFBD",
	mem_init2 => "6418D9BECB22B8CDB2DDA57C10CB9F4C17FFF08D5BCBD0C933348524993BD75504E6C8295D082EBABD566E0E9D16987A0148EF3C414B6F69824509D2B237FDBECBE188CC695B223E6D4C0FD0B0493D5588199815AB713B3EAED7BD7C61E33C3EB4835A27832B219371648DD013830F0AA245B5BE865DF700D5D29FD77B1D104FE60C2CD3E473A40E10A42F094EE8AA472F9B8D481D6FCDA61FEAA55BA8D28C37AC93318DA7FE0EEC83E7AF4A914983F146A447C8037AB9DD815FD308BEAA1DE670F84E88F404463805C01668EA23071D2541F5F97E2AC3D0E434C06F8C8A14ED58458D27C6A9CFC6EC9C08036D5C36CD30326CF3AE54D92BDC7D092B169DEEF2",
	mem_init1 => "D93E272F13F5E3B6BBACAF9613D59D77949E6208463E1B54AFB7C90CEEA6A3CC2414F14EC21600CCDC56FFF11DE79B97F70140250C3016738F6FD373140802C824410645D8B3ED3C7069394210B90447583D4D61FC7B2C8071C6CA30F82AF981F17047981793C41324FA1438E3F5EFB56B7806C7240E87E6E47526A4759AC92EF0DEBCDB05325E9EF2A93250208AF3624AEDB0D7E0F012A4E52080241ADD262C0AA654EAD5A27D1EEAFBA1E5D78B4DE36E180F0F126F21759072E683B90FB58A9064069BA4D75684034CD518DDC8483A5733EB9D859C4E6E722F6103F4D7D0F59269258545BCC07B1A1B579B24D20AE97D92B32C9733903B07E7918C1B8AE64D",
	mem_init0 => "8965F2984B2C0BFD8F10540CBC4D52F941193A92BA80D0A6FA4058D799680A0ACEC3BBCB22A3D67E6BCDF891AADBDEEFFD8E5CCC50B027386F403BC4CD3AD5379225F0BA6497ADC2A6517CFEAA19B1F336CDFCD378F3AEB2FBE4A0A1382D9C2A59702E7E353BA8EA91F141CF184E581FC91E520A2256D08DBB2FD6F10AAA7EE27CC8D688383A86FC31CC41EB48FEC117E83F46230CDE7F703B6C3413E13C95C456E31983C050121D6AF32AD9A74E8541EFDE104B182592F01C8AD48924886CEC40DF5673472E76589E5BA7575794CF3C118358EB5B15E5D163779C5DF5BB3C53147157BF75D0C4F83E0CEA2A3D5B1943BC7938518064D059269195C117381707",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6F8752AD7536A624D8DCFE42E53E7A4B80A9F79BA75A1D3AAA355EC38DF74F3D7E0EB372078E361B310A22EEB292D5616718F70C483B27CA8C76AC181757C1006AC55D9D990C59BA021AA6B55F9F04C6A78F2EC4A74A1291ECF9332D1912BAD085B068C221DC0F68CAF7F7F74B20BCB633C00B3D4C714ABC0AECBA22C686392DCFD3C5DA97F65B8161038CC63C8C090511E7D91A1550C692C913105891A876ECB2DAD19495E0C5A8CCD29BC493AB9B0BF1F524615CA12D3702F7FD809BBC2A161A88A098316002B7A373D2FEFB449B36B050631EF1E74C4E40297921BA587CA8AB9E016A33E7D19C0E681EEE4A499F1C3986BA38240822ACDA23CF2252960078",
	mem_init2 => "8041693E3F087378E76CF33AFA9B33F6126CFD0B460564C099EDD08AF798FD5E243A6FD1031D0E5C7686DEA3C81FC2763BDC07E9A4E011741B40CD0E6AF2A6D0C4F80A23C67A9852CAC464D3666E3D266CAC31588A52C8956E91EBED668D80654DF1A88093517422B86E1E97F1E20886C052970D70A99C82C2AE866637D24FE4D1F1128E57012A7319594A7181ED98FE6A9394D51B489ECE682BDFD203BAC5C3AF5955196367DB37033BCA05742614F63118DC4B4E91716D9F6EC06C498163A59C09B54E732D850AC6F0DF0D27742F9DFA59D85719BD58F56D7F426942A15F284B93BD1D7C26C1BFE122F3ADC1F832A7189854AFB113E87FCAFD2E6D6B5B029B",
	mem_init1 => "7CFBAD6FAF724CE1346F962B187B8A01987E9007BDFFEAC8578F12033815F2837FB9E2C7189A3F4300DFB6799B54F0CA98DC24A36B5113E1BAFB5C4076D035906F479D6E7DB025FE19B9B7C3B6B7100B94B83D9192E56D42AD2C8C772E244D6C1E75623E5241BBB90B38B8D05D3CA90F211986D118CC15C523F26278886DB0F717618AAADDCF20FB47E6B986E0D29B24CD7E1E97C2418052253E924BD0EFDA4F9A95D539D9B33D4032B1A03B70167213A59588EE728D59DAB8D3E1069035D1E9BF09C21D65F264D789F4DE0E5F9F7E0B5160F3E081A3C36E59DAB2652E56EB8CF38FC40A9EFE78B878C37ED6B74241E7D6EDF24AB500E671BEA5E2A63BC0A826",
	mem_init0 => "049B40218CA7F4667DE65F31983EB99D9656B84E865E715DBA20EB370818EAB387B97FE997B8D8856F59AA98468A9C2C9DC1E1A057C5EE811D27B43C8C28AE7605DC700455CDE006573ADB4149838D6E0DEF43EB8235CB24F2560B3F657DB9021737328C2DDCF8B55AC91822AD8A20C054F2AE9DAB0170580B8A3E372ADDF4FD86114C19CF268914B0043F625F36D6FF096D4FF6B3306432E11C6169EDD3EC93835441B27B8B6B93C5D2CC0CCCF005249B1DDBD2DAC44C64161033B35E119E953A11926EE5404FF9C49EB24B03DA65E1C6433F08C4366968D8328D05810DA7792D3FFD9E746F96D38C26A389EB904E057FAC9553DE66CFD30E18B125D767B38D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y17_N30
\aud_mono~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	combout => \aud_mono~24_combout\);

-- Location: LABCELL_X42_Y17_N6
\aud_mono~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~27_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~24_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~26_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~25_combout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \aud_mono~24_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\aud_mono~24_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~26_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101000101000100010001000100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~25_combout\,
	datad => \ALT_INV_aud_mono~26_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~24_combout\,
	combout => \aud_mono~27_combout\);

-- Location: LABCELL_X40_Y17_N0
\aud_mono~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~28_combout\ = ( \aud_mono~27_combout\ ) # ( !\aud_mono~27_combout\ & ( (\aud_mono~2_combout\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~22_combout\)) # (\aud_mono~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011000000100011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono~2_combout\,
	datac => \ALT_INV_aud_mono~22_combout\,
	datad => \ALT_INV_aud_mono~23_combout\,
	dataf => \ALT_INV_aud_mono~27_combout\,
	combout => \aud_mono~28_combout\);

-- Location: FF_X40_Y17_N2
\aud_mono[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~28_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(22));

-- Location: FF_X40_Y17_N32
\sound|da_data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(22),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(22));

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B45E572F5AAEC6EBFC0287DD50449B54DD05FD5EAB9F23FAF5",
	mem_init1 => "6C79526BEAA242229C009FE3E54C11319252DB93864573D8492E810FA88452AB4686D4166C3600B03C56B9560A813D0F14F86766F557D3149C043CDBBEE71952EDEE4DD67D8B43FB1B9054D79FFC0D90D09F9DA991BE9B9673FA9208D058C30B17FAEF3A06842FE62B13364B739220133B72634919042855C4DD5FD6A32FE83FA7BB1482A87258E3E8A11AC96592CCED59F92E39E7ED12D474EFFAC7976C0C2B685D5B5934C4366F177A16CAB4F14F0E82C9B20D6480EEC9A2622A4580A484C8B96F600FA7D0A0B04F68E4D7B07D0D7906C38F2A953BCB1C6EE33A92BF2A8A1D75BFD18E44D07A46E17EFB9C4ED3A94B14475016482939DC24858C5D6D6DA7A6",
	mem_init0 => "9D9513C74CCEAB44F28ECA71CD769A425DEB6F3F1A0B2903506D46524630CD8025C530939AD71291D4F312DDE870BDB8795E2BA66ADAF6B1D8A83A3B0CDC2D688B08C3501AB592926530C60717FB1A1CCF4BAA6EB41A01D0C8E72C058ABBAFA55CA25158E4D73FC1AA135471A751880879F9E6F4B4AE462EAEE189F2733C97FE5567146ED6363C585C030F541BBDCEC7A4A3EB75A90DE6A08995C603B46DC1E1DC02CEAB9A10EBA77A1CD9C996437AFC5A60481D6EFF6C7510DB378211AC66A75136DDC336A40DF3B75E589E1A1ED69999A52276FFE83F08E4F2053B6C07462BF14E54249E617791203F26136BC0C1475FE13B3FC788BAA2DDCCFB9440E1A2BD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9B12E9D5D7410C91A81A869C0B37A0DFBC14055F09EAB6412A125C44F34627CF38E168CDFE7515C5F0349117AA3CA2F761E3777538FEEF56D0DE76DF29E2C3C04FD40E78A1957B54C2FD25F47ABFDB3EAE7EF6F0B90EE1A6687322BE521C8FB54E4F33764D1DCE2B36B236269F25480F5A5FD58DADE139B9E5FD0EABAC57996C7A392A401D2F88ED540EB217E59D7EF1B105C6E06A61DC014406ADD238E7E274A3D8ED6D0FE53FD591BF1C9C36BFC006DECA1FEB5732795A87EBCF53BB366F2B62D774D6C0A73C8DF6A4E06BAD6EF6A4A3CBE5B0F584E3945E5FFD03D962D8B7607FF2C645C5AFD689913634E90FD2E49FEFBE5DE170C7AA7BA9044CEAF25FC",
	mem_init2 => "A3BCE811B069C7F17D194FAD75A59FA37BC43D4AE0AE7971AE5A03477683166C15B146B9948FAD4DE3809041FFF6D20EDACCC8A01E06F82B278204A426E77C52E7A6C11516C5F692B6BFDD5D0C0DC27481926DB9B44BB520B34AC09924712114E74A03C643E48190FD9F2EB9F96C9E29F9C9C8739B54ADF24EC97E89F5AF0A8E8897203CC6C0B91AF575B9113883D3BCA9AA6F37FFD87B9B099E906C7C3F524BAE1A9FB3E30EBBD04FA3460DF1A59C1560B67DA3956FD39D54B8F30FD59FC89524906892FD8DF32771AB19E4A122B59B27676D4ABF009F035AD0D9057B78E52099EF8CCC6ECA6C763E6527B96E23B89DAC46D1241A1627B75FBBAD09ABDA754B",
	mem_init1 => "427718FC182FD641C4012AB3FDF6EF4038F0FD57EA4BEC70A4B28AD02C92C8715D2EA1361C5759A519BEF2B064F0201E3C9E8A49EE7E4EF17B7787E266913BE5890EDC53C6487F1DED94FF8A9327811D17CFC356D84F2BB5B7C6EE35149F1CA773DBA3E7FC1276DBC83AC9191F53D9FADA801DA92AA5496174CE299898E1E74A9CDC88BF5FF6EFEF0D82ACA0E1F0D0972503097531F00E6C721EE67C143AAFA0D814C6D186FEBE5792BF5A43FF31ACCFA601A38E57194A72628AFF558F8CA60AAAE445EED9F719BF252814C84B463D9F71C314119DFAD0485378F6323BDAAF79343BA12F3F1F883E939F0C45C14369B8A12FCB1749DB3CE67A060972EBA8A3F2",
	mem_init0 => "8EE4EA6E16F84F40E486CC424BC1670DDD7125DCB5EA56970B0E907B0D11D8AA76FAA6213795D8828B44F0840D5F59757F7B08A02FC2123AB8B86911BD890AF4EBD026EBA011C2598BA305DA44E447A1B5B3DC3F89FCE1FBDD9BEF74BB207F3D2DF05C79EF92C9DE72363995D90048E8146404CEEDF42B2ACF5ACB3A7997534E45DDE8FC2C00F2A44D5DAE067C0896A7C5724A218536A829FBF8F235A7F5D6616C5C5C179444C44D6ACB9FA89A340AF7A74CEC8E30B58AB97E37153CE31A026689E887ED4473C90FD8B43497BF29970C19C635A393763BFABCB7D7A9DD050BE99A747A5C78721983708C58411ED630469C73881B8CE09D99081B3021B64F38E7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y20_N51
\aud_mono~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~16_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000001011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\,
	combout => \aud_mono~16_combout\);

-- Location: M10K_X14_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9E6A334108849807F4610AEBC6A1737D4FE53BD80324EE75589A18B95801343B9B4D56EF4A8AB28036DDF1607E5916C49F68B5A51C964EBC4B19E79C305B67E228D642428BFC5470FCFC4D3C6807E527FAA1B8D2D88A8EBF4DAB9ECA399DD2C67294F244EF03DBF481E35BD2B3D9DA8037F321F7BDF8ADA2B14FDB6845FF0E8D3CB002FF8796DD46C64F1CF8AE36F87B44E16CF8EDA4AB6224D70F6B2ED6CC9342F76E394076877E12B1EAB5F807FA07EDCA3E84EEEAD462CACE55538BE6A6411500C760EA2980C68B9C1F3E30552F34D1ED2AA08D00D38826ACA8CF3F75BEB8B6D697F8E830050A6AC523391F61A3EC837842607EADEA7D7214C44D64F84EB",
	mem_init2 => "0209057E77915AAD21DD215528055862CDC49B2D22974FA642F9FBEDBB1CC85FE3A64A8220B647414D885481FBE68EC1BADCBEB94685C5337A9737890E502AF5F385C6AFDB756E22868A68580BA7EBCBE2A3688544282223ED44869C9FFAFF2B185EDC71658F4D7B2192C68A3E97AC01E7AD83741ED975CB5230910FFC87452EF0E95666BBCC13FF43EE21534F08538C7C3242B8ABE159148D01ED56446183DAA3E2CD64178B9B5789D5EDD99814E03F710A718763B4AA7FAB67050061D5130A9A07DBE6597E2FF6C7F70478058BA583D3498D67D4E2DC6F2B4B70671A59D16BABEA7BFEA873F7F3F4262E5BA9CDB671A8D1A749E42F7459E624C7CD6803614F",
	mem_init1 => "52C8F25612DE99D6E12A3C992CCAD44BE366BF18ADCBDBD53B81F8B8D52327A4DB67BF63AA830EC1939041DE6E89FCCBBE6522414A56C64B0A0C026F9F0D6BB20D12E2D76DD6E5D6127ADDA7EEC0F5732D3F17F5926911D0ED914398A9F3F3482A5877AB6884F5DFD72947F3CE5AECCF95AA6318269F0176110DD2DF165B3C4CAB3B9191A4D799DF811CB5C27C56496179CEF763A6B86084B28F8486582F48EEA0CB3E4803187032B91D1715A68BA7348D9D3E5A24B28C56245D28E0DB58C0CCF58279195F6848CC622E4BB5886CB6CEAFE41906056F21C3E90727308D040115A9DB0D940D73134622C709CF803F8A98717E3EACAF5BBA26382819E64E6E0D58",
	mem_init0 => "1361F3AE7402FBC6B1A317BB02EBE5388AAB3609A593348A1E59FF3C3F1CFB1F690C10B4FC72442CAB1ABFC8AC04675AFFBB5D975884B9D32D59878E06308D4C6175F6373BC390DAD912E71E6C649C6DFE459E55458872241EA33E6EAE112EEFD635EE89199CD45EE265618FC49F173F0A86BB2D59D16A77E25F6DF44C3DD8B3C0D54F179CC2A7506C15B31922054C80F906C607E8D906ABF00684AEEE2DEFA85460EECC43C8B671D2AB1F8DE27D36EF916B5BAB085E4B65A4AB5F14D3E652ED0FB52862B894A403294F3F244DB56CCBC1865963F967E2F63A6F3E6E3633EC44F3375FB444F71F6FAE636F05D4709DB4C12E2EA1FB9761656A72A216867C02D5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "932CCE39CF1634C58AF287607E0695F33B59EBB432F46DC54D761EF7F9B7EFD9A0784C145A3F0912298C489A6B6C923754AC4CF6DD1E57EFAD76821F716F0FB962F9A965FDC777A42724AC4F06CCE00FDDDB334CBD52EE935F16A7A889DC622144D7AEE02C7D636984B85AF573B9ED354CF1E1A130890E25CB741094ECE4E3E1776A2C348B25D952921825264FE4AF1A40092469493ACAE4ABE360B22C1891649A423CFB194BC8B449FBA4E3E2788AA8D62218F24018E5052B709C8B1F517B923F009BEF371CD12B44F4DCDD21333A86B9C48A46AE849EC068B71AACE3C509C3DC03AF7FAC1F086EBACF9BC79221D86B29EC15CCFFEBED6D9CE710A0A3CE03AB",
	mem_init2 => "FF76A7C4BC40A5B4138460607141F8ED7DD485512233B0C25A28FA01AB9290D14B914801061FC447425AC3791655A016284B662425E455B61FD61AAB3F8795836BEF0AD2F40750E71D92480DC71CE9E8E9D323F3BA388E534941CA483E3332F75D866DC91753AE4AF833A1407848B80367D7384D1A497A48A0CA2DDB8BC77E9563259131B569FA472B3C7199C5DDD01D0173444FFF8E4703609DDFDD46FD994FD94400A0BA905A0E1766D2C134D54953A9B18E885D43A94481DC6AB977A20FBCF5C9C190648412726492F3E41334238516D2779CD244226EC76ECB10D6CCE0A3F300DBA6B2D761B0ED7B0BC2D74BCF6EA4FA8B9E6BE59067CBC17F1BFE699EC5",
	mem_init1 => "E0D078A1E49C4C859A00E943D6E710D38B81E1433CDB0570B48F444A6E0BF4E3B68FDAF34E264FBEB801C681D5186DC0165639B3C129F987621E1AE4BF3CD9111CF0F5CCE22D066D03C8891988758EC4D874B3B972C263576836C6073204756B8F644A23B3CB55A28CA33D904F8C2BC80574B307B4399AF94C80573BE04CD6F96310CBC3CD5FE22182A05A8E746F2ACF5E4680CE441245130498D594A0B774C499A58166A04D18CC6CD2045C320E37CFA52E02C0B28061B381A69DBE31C7B5EAC7E1892396BF4CD85639998103145D56F89D1F9E151DD6C81265F8FB0F505C4596C8A59E4F6965603004D97F416A350024E0A93C8C0B35A96B6EB2029E6DCB7A",
	mem_init0 => "A2CFEF22129CB1509CA165333E1C75EB3A7B64D01BE6FAA934E8BF58996C21BE90F7C6AB74FC2C4404387E2DCB3076B5BC93377291444ACFCE7A189BC2F2BFED5ED7631098E61A3421D24293427BB4BFB7243CD88AB8707AEB005C57B177411B7602755E1867D8CC7BF43754EE46784294A2657E92A8BE53FDA3773F6A4F721F9EA993E9D635D2792BBA540293AF5E2CE6FEA26D9739EF64EFF8FEFF4E6337E9984AC93EEEA4366E47524EB373685B3E529B8B06456A558066A78C945DA15BB1B20F10CA78611CC02E4081C23ABDCDAE18190F6741A066743794390D0662E5CC9C7D64FF68A558DB80A55C1D82868212FB36A16BF1DD98C1902C85D90DCCDED0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "574557AB8903C0CFA8D5AAFCFEFF569FA58045CF2A65C44740403E1B415D5215931B38DBF5DE52C7DB0D93B5E12C934DA107EF903E31C5E7B7AD760135CA239E9EBB300990639492084577EC6FA69C5742B4D235164473AD077C2B5BEB4AB291BE4BFF26A1BE40382DAF2DF0C0B601A120E3A16F319D427526A083AB8157C76C9155CB553B3D144CDACC2A9DD58ED4AD868BF9A32E973B7B9D22D810CF370B4246AAEE71AF4139E19B26E6D089ED3F1F47262D3726A065D8EF2B3D38DDCEF8BB65210B2EF6928E187190EE6091F3E3B0ECCD8D2A4046ACB07317DD12E1E050172240D1D1922E873DFBE0D87722D79E57571024E1B53173DA0A512EB72D2515DF",
	mem_init2 => "94FC59AA4D16D414723069A82EBFEBA73F0162CFB5C4544E043699365D16294B42C4E8119EEBFDFBDB074F4DA17EDE4E386C2325111B6A1A4499A43534A2DAFDD891317BE171F7E3F532A5726CC7445D115F71DD86EB57824A179F485DFF2C4D5A7C882750066FD1ED2F0CBE120D80AC63FD53EAB6E4E03936B88BDB526809E09BDB849603B9E425CF842728F6211FB42FF9F0F6DBA28FFFD8A944BFD0416E2E1EC9E2D17858FDC1FBC4251EEA8D2F41033ADB3F24C0672123C56F3B5337312C2E9DB3411B1F27F258A59904FC719C46704AD4B2D445248F5865D0D4B30F0D03490D432091FAABAAADF6F8EA01A092ED70390FA7FC6B0BB7BE82AAE0A283D468",
	mem_init1 => "A134FD760BB4C2940A990D61929C3126709789DBE3C303DDCF85990DF7BE500CF66EE9F829E8A8FF76842C0A7BF2244D41F2DF4FAD4DC3D6C52DF90DAAE0F65EEC5B2EA7C6EA7A4226EFADE0A63EDBCFF46FB4A191F24B2380A0DF2AE18B6A43EA899D501F7A330BF84ABC198422F644D265B93B885404FBFCD9A9065E6E86FC7BB43FAD0BF30C1D68A73F459D58F17C507E744939799F34E77C4513AE13018B9EDB585048810B895918D0C22A4CABEA7FAE8FF407EB5D14628A2F90D0CE414228AEB95677CEC4508A7CE544288BC9F32E71E3D8ECFE97B30DC84CE112D5AF84C74A8EC5BDED2DF346112361221FB98CBB5EB3A90803815C77F19BE6B0B0AC39",
	mem_init0 => "2DD095AAA79794EAC1CB1D3E045B9154AC588E2B95FF53BAD7A3297F0BC2B3AD12E6D1926EAA30D10C253B725E93507EC1D45B031A1BD0BE33C1C556F79A18C456A3546CCBE85C20526D2E072CC401CBA9A7EFF74E8F4A35818344B433B76695A3E71EAA48F3647EDE0C7824D396D5FDE71BDF6512A0682FB9A7A01740226BFDF86B0FDA3D29CB25327F62F36C0E1E237FFE6F6D710421DBCAA486D559269848A244435023E0FE9114AF029C6C272B8605994E1FE26294826EE8EB82D3876DC3B617AC9349FCF528287105AFE717EFE09042CB6CD93864C386299E15946E42EB7A4336996FA60DC521F0DE6217EE6AE91C4A6841D445AEE3C58907C45BB27D04",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "01AD603A7D4A888B71091AC53D93866F2E6594CBBF7160FE08AE6269B85B272524B55E15B6D1E890E9CF52D5897701C8D7FE98F53D538750626B54D5844DC6FFB7C86CAE23B4F4A23D2D29F4E1E7FF066B57BCD4154B165945FF576B23E412723B5A8662A43C539EFE613BA0631CBC11BB32B9B289DC972F5566F179F954E7D0344284FAAE3E46DFD62ACA4B5FF8E7E6FFD340032099CB64ACA93F2E4DA7D108722FAEC1B602943DD2B05595A2E47E500A3FE3CE97181D64E80DC38D82126991585ADA1B0F763F30141045284DD6150B345A65BEB945D951C3066F47A23B27289A5E1FA7614F34A0F98B2719F23AF84543FDCB02FE684400AAB318E368EC7B22",
	mem_init2 => "38541E2B07E4FD94A104F0C5412B86433F4FD92AFA99E4BC7BF228BFB2AB9E67FCD361EEDC9F5EFE59F30213F3C03FA05CAA17CD3B8F765D7064AE695BB0B945B276598FB8854ED41D30CD11F870110737FA367B503D4E5A64FB5B9B6B530DBDFA35105AEBCDEF65697ABE16C40F5C827D8E74F61F9DFFAD3F2698051FE1C7D39B5E65F76A0F85142FCB9B44D6DF37845A673AB961464C2E514BB76A85F06052E50B62A59075E05AF27F30521C015426B4D91306BC79E9ED024349067FB056DB002338B6AF06CCEA08660A1E77CCEFB4BD6105923ADECB086E90D453BF9ECFEA3E4BA680B7D06366592B0DDFF368F2FB0B823562D1520BEB3AE677BB189100E7",
	mem_init1 => "2A345366F0DC96693921686AC5EFA50248B202DBCFC3A227BC43D2C147B8EE2A2B8AAA80E36A3BED000C27D89D55D9DFB98FC6510EBB44C666AA4C65D935A81DCE00D909F5378381A3199D2D934BD9D6FB67B571DFCA69842A22494034F78EFD53BC93AF3F23577232D84C948757A595B478F25E41778AE45978B6428A6EFED6B0453A2DBF029BEFB5ACF0034821369FF314D93D8958AF436EF10D991E363CB0ED569EA8D53423A438E7AA04F0212374C8EC91E4A7FF0CC5E15EA988F49F996345D90FBA528678CFE4E02A53E777AD3B9FEEB03CEC2751BBDABF78377EE45B94A0DC7E3F7A77B4751E042C2F1F85D2AE9D0D9FF674202835CE5297C01BB5472B",
	mem_init0 => "3DAEB67250769B70AD6C5EDC944E3900998399D0EC53C2D4688B9F79A42FF6DF8215FE4F090B17DCECED511A8DC6B9F9BC9FA1EE24C1DC81202F3199E3FFF18AA6CF5785F2EAE2072019315907F858EC2E9080FC0CF871F6DF478A243E075898EE055CA52DF1D1A20F73F2F9DC84501D69ED435482DDA10886FDC92D9EFEE0278A7E942C57B2F9AEB2C96487B2F7F0D699C1CEC0489652B1EDD83F6243DF3AA3DD06EC84438A0E1627AEED18922E42EA3D944BAE7A16DF03075B0B7DCB790CA01F8F148DBD34D713FD13ABD99EF2A5D806C4472BAFC9BE6D729207D0008F41B50318F5108D0474AC6DFF6D71614D84FAC01ECAD484C2C251CCA52B6CEB756202",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y20_N42
\aud_mono~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \aud_mono~15_combout\);

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F6A9F6F601F97348579AC6E6A38D3CF3CA0CDEFAA0ADD945C3447AE6ABADC695251361023F0A5510C25E0224EB68445A94EB92D3916649D8F6BF85BC80AFF1C077F27DE7BC34949A20CE9A880BC97B30018A124E5E7FA88F9E0C090B8FE326D79FFB4331C7AE6C40E72A8CE4E8388EBF189B20359D9AB0CFC35065D711BCBEEF6DA1D690FDC79F18176F881E7853E78E7445CBB9293AE5B98E8AB4E55D38B7E6FF3601C6D37821961282AB31CB9F60637B43481F995575DD94E8C8E2EA1028F8EF9D36B914526E3D560E4941659024C1697A14EDE19CEB1AE83D2596C1C976462AD18556E1C6AA38CA519A11C697B06E42500EE3B31720FC085C44BC0470114B",
	mem_init2 => "807DEC86E1A8DC1DDA754B9E2448B3D281D84E28D971171B52DF99C96B913CF7C21A42D2CB7444C67025637213D70F27073EFADC27D0FC74945B301A5F346D7AF6494B3497A3A2E81E23DB4F4EDD90F299272DCA294F4C170C8A32CC86D2F3E50D1C993DF4AECA94E341774A35D2A0E3449E01BC13FCECBFB9381A612C9E7CA97350010513D90BB0083CEF9CDDFF5897BF91DB431C31F7E684B3CA569073B0E6313D0DAD34520C0FD3968B26948641542C7F570498D089799DC960F14BB4B23B5F1E9C6ADCA02F0E893DEEEF56A4EE94456BA90E6905668B01386D52595717119DBBB3A58CC49BA2A182279751C1C1FB48668DFA25B226D50D8F4E93E83160BB",
	mem_init1 => "C3A54CAB8270FBFACDE95BDA481BF3CC5275B2FC3E6C2FA01188F62677F8B955B119C878550F551C156F80678F3832E34A7648BD1CAB137958B1985C659BD9C62E1C332023B852F195CF4DBE8ED7BCAE3D5B7A8020E0AB6701857DF9A1E9F851D075EE54F9AEA6546F432E9746AA850DEE61F25B58404D9C2BDB07502632622409C15F49746D6C3A8DC88425AAA3818726683E8CD2738937CBCACF1D17DB7D54F5DCA21C13AA85C184740BD1AE33E2B38F6BE4B42AF7F05887C67904B5CBAAD7DBCF91929AAF9DD3884E4680F1A4F685F43B58E2AD891572D576912BD03353515F6D3C8FFC2AAF50A615E96ED5F467DB4F5AACC5260AA266AF5A7D052AAB2665",
	mem_init0 => "591F35114AECE618243324A8391C1954DC4866C89FE9B41FBF4934E0FAB2DA6FD59355A0BB609F77D4C3478F0F072582F60D22EBF3E778D622D31D8C7881FE4F9DF8DDB0AF808C861F280CA66BABDE0E31D5DB4E96A9100D15ED17BCC81D76939D014EE375A86B23F9FF237BA1E5116776289D19ADBA3C675AAE6DB0C7BBA709D927F843FD9A74B48BAF5A5C3800C92E0793BAD4C4CF6C15D95DE76EE59BB13CC91DB2503E13DA95D5D86E0ED5A5BD538DD40EC67A219D15D2AD3D04D08725682164A87A97CDBF670DC5FD91D7649A9D9EFE13950536466E05688B7110903089BCD7EFA39D966704C2FA5683450BC9A6D6B85798012A240C7D93B7A700D6B985",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4C2B7C61FDB979CFA82872CA63197FA72C90DAEA9F3197327C44D81F7BA7A2B0C4B51FA8B32669A97710F6C9D8AC84337230F71A82A1A3C9974A26EB391237B4D4F24CA31803095BED70CA83AF4ECEA9D8A5B42BED4814F75D57BA4DBF219DAF58AC6CAC96E25BF4ABFAE0D65E7824AF52E97A046838190AA26EFFE884E741D0BA5D51E3B9607D1DA4B5D8D58D3851F6772AE5EEBEC4F21FD430208A5B7173D7CD0D46D7FCA87610625D825B497DFB699154CF8D05D95685BCACBCECD1B910F03AC2778AAAB142C598FBB93EFE0A577C0037291D2D04C3884E52B0F14ACD3BD3A573B3295DBFA32C50832944D434A1105A4E2CD649019D4B335CDDEBC234F9AC",
	mem_init2 => "05F0C7A4121CB027A8FCF5A397A4980CA58414852C663EF44FA4DECF9EC892505097650B8331FE65F23C298279396AF532429D12C190401B282BF122F416BD873C78F14316F3071CDCC2BB3D04ACD96DC3A50F56FCDAD65C738B9D593DAAC2556725C52DB7CB7DD8B79CC5ED2CC93C11C2ABEAD099C55513AADB08F26994202A705082FD71BE79A765412422ABD2B552F98F44C6A998439C937CE1BD35F0228A6DEE22608D2CD58ACE8995B2931DC7C13D9BB018B47EEAD8BBAC75DA02C22611DAFE57162F74CD0FCF4C298BE0DF708133D34F929386CA84B00477ECB24004E62361E89887CF758EE9ED0FDE48075757636632409891A3A59498EDA4B2C063AB",
	mem_init1 => "458DDF5DD56CD821ADCCBC104B49701810E6A9C436C53DA7FCDBA37DB75DC813630201A5AC15C23412C94180C64BE1E1351BDA6B8A0D8A32F5878C7E3007927FC04A468391F65AA01E81D83A52242465AF71DC34DCF61F20BA13326A98851B89A076D1BE94A4A7E755C355994281D8BB5FD1C5E148E86753A3FEBEF6E20E99675B85C7F9266C0151187E76B310E111FE07826FDF6410DC81AFB5C9467BA23034E49CB53DD7A0F85B7A8779890C52832DDD1D011822AE1998515062CE0B869E92EAA47325B2CB83E12D8D246154CC4C3D3461484D71FB7020C5B4D3EF5402CDE265538D816D5F3B38385D03E79AA7D4CABE8F83E14442E40312C9F429D2A30AF2",
	mem_init0 => "3A9A31286BAA7F25B65CFBA1BDCC4C6D093A5FB08DD3ECB330B295F6AB15492D3B8F3238843124FE89244CF8F7AF6C82549E8A0887D88D1B768971259E4DA41C39FD07076EB7DFFD8A4327342AE963DEC784CBBB22403308BF9FF3B50091505331E7918D90F9BE4F2DF64823DC855D59E78FE080A87F6CDBCBE4F74F1EDF6535754FE108D36127E43C994EB8667BD44F7461509688268849657E93A15DE7606293F4234198D50E4E6CAE29A92D6C37D6E7655E1ADA3C17B69929F15CD2947B6957429CCC8B5C6E8C828049E22BA3D5C44FB6669FE85F28EF017917E5C7E2AD380BEE329576F9354B9755478CA19D09C42DD1EEC00342728EE8A8FF79296BDFDE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ADB17CA9DDD2E6B2A4936F6971944AF6B272C959C8B482C87A6277A18290F28AFABA180AD0728A19FCC7EE33ADAEA87045EC772C076786B5801263D3123DB8F1AB1A108E1DAF89E0EFC0E0F7C9B00B60BE5AFF2CED6AF003485F014B852B1D38FBF68CFB3F1C93A297C7CCAFCB04DDAFF623F23FC6D45FEFAC67D647892788CB418E4F13C2A146C8D1B60EEDAB0E58EBF030FDDA28E2C46A2DC739C8D441BC99AF8CFC1C651DA7D2FDD41146D74E6879A4D4FD74D5B5D304D86E433D82E2FFAECBE6EA663BEF732A6596855EC21727A99FEF81FE0EAC57C08B33E17CF09138310CBE26020E43E6722F19D448C0036C58B7524F6EF08DD903BD582BC702B88E06",
	mem_init2 => "F84692E52F9654B24AF1D00108C365DE2FC27C81CD12F6E09CAB9119EA5D2AAE11BDE47B5168E76E7EE00D7EDD8B4E7CBDD177BE51769A10580C76AFC0BACAA227E030ADA369EEE0DF0B29FCBF6FB59CCDB67C8015AC1C0B66E5F55A4CDD82B7D1346669B4AB9567DECDA540102DD80D033DF08B439609BA23D8B5623010859A8C9F32175A5E4591673FF2A4A8E2458F258FF8DA8961A6C7CD1D6685226AD7F2D3C358F3801D2652CEDCA5E5C55AC0B254EB85E36778114D845CBED7E43DCB927FDECD79C461E448233423E8D4B6C9C544A1182B7469FCCEA4563DE15000D46BF2C6F5866BE478899840A363397AB641515ECF9860828D3056D11C0DEB54DDBC",
	mem_init1 => "752F06AF67EDFED417558947F3396A4C2152639ED3120B0F459F2D83C17CFB303B00D7ED3FB846B5B0A5AD8A7E81640FD0E042DC3CB6FCC0C5B80D6C12E3C6DBAE9B2CDB176B28F06DD6600BC16C9268A8FCCB95BB0D126CE1308D49C606FCBA70B5A0F5DC5BC96B36B38D42CEEE2D7C9E8A4522A73B8A37D75E873EFD59126FB459B6CACE2063328C4374624BA5EDEA74346BFE8E8FF02DB7CF266B9ED7AAA0F6B404B0AD0234D641B21BB547B4C726A8C40792F478793BFBDFF02EE2E013120748057D4E9D59BBC621F7DCD73C90611EF7EE670300F957E60902B41DE1E5392A51C5B9BD362E65BF009C77FAD6F8489DF19D0D3FC3261B5ED05903DBE448A4",
	mem_init0 => "A17581CD407D562A47C7743A854483F3B0C2C297E04F91124EFDFDBE0A09E6A111CF293CA05EC7F059448247CD50BD36B3A94266F17001566BC71A508A3A20AD31B5AA113679471D47A816BE7FBBF05DD6B05339A8BC5851DABB55F49013135816B04348A88A55A03BBAE05725E9002D057A2EA891FDD7989A427BAEFF8312DA336094713E54A30479B4C550784C473CF69D45CCAD05FA94679383D4EF98C3859705A55D77D2917A2AABEBAE4F73321F5622058164B1400BC58C8546B0CA54A96167B17C863FDD38F7018A34ABAED0340A67A633B2C925517C03273D401AB70C83D9236D5E9233EE6C4E333DFB309848F03C2FBF35932E52D88A8AFF1AB04452",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FBCD0071FFED00F9EB3EAF4A4190DF2805BACA9E7A44324BE045D58B03BCBF07114D7FF9C510D9DCDE12305E8518B15F7A7DF6BFC78D634D28C94B0F439E8E575CA2E2C75AEAF507BA9C074668F02DA902F17EE160181E86A3D8F936D2920574956E333E255AE5E3F92591129A9805743BF51A4A950B8F3AB5C974A329453404EB82C14CE16E41562AE64C676325C33B1372EB67CD4C5A93D894EAE767B14A705DAEF9F317B1FF16DEE75F1ABE9774EB0C1E94F34AD76B858E1663450383474E0817374B2302DA247C99E3C448FAC8AEB4B294D371F04F084DD2B0F554F7E7E295FC08504920414B9D6548A8E6C62C3AE584C3278F44469BD35A848A9EB7B29",
	mem_init2 => "DEBDD1526498C70EE725CC7051AB77BCC53010E783F9AE7C88475737114B922310F0ABA082B60FA867F29905D0E1CD5ED43FBA002E72FBE8BEC5E6835CF5E61D3F5D42459340ED5BC494B816F5F75215140258BA985687A7113D75A5F075CA50F7055DD7D45BD2881F851B4E4AF8F06E5FEEBF20F8DCD1AB9910F87695D0946F8071D99275E9FE626E7D2C92A75C51E157A50C44404206DDC1247C11A46D4BFD30F6C162E01F22D2AEB6AEE9FC46488821CF24FBC0BF8A3D731FC04C276A3C7330FA07F09B6C5C4B5B60D3BBCFC003798DEA3AAF5EEF9A856FE99E5B9B323772B96079C2F0D5D7B925A3F01ECD6C2EBBEAE3E9EFB9261B7443DDDE314A7D6E9E",
	mem_init1 => "D3672A463156AA6B1E623859E00F4B0BD623BC89D1E75735D312D3EBB68CAA1DD1D7113702FE71EA858E0BBA21215C46D395303FB31C86156ECD728B781D4E473E9A4E50C60E4DB6CBBBE9DC6BE900146E6B930843A86FD463C6F0C995E4B5BF6EDEF6A31ABEC2BE1F473AAF132BCD608847B6FAF7EAFAA352F8D3FF2CD317FE90D0FDDD453E2FC46A9D57C7870C111D86AFBB0EA7155127602213B0A890C8886FA6436BCFD6E55C1D38AB4EBFBA5131064F4F33F0AA153692D16A49A7BB70BA5E1D1781C789DD522DBAC8DF86EFB7FC54177EA7DED3585C99CDDFD6E4406763DE63E6F7A8FB0CC735A9F88DDA6EFE8753F90854E3D0DB8D4CAF9FBD0244BAC1",
	mem_init0 => "FE056AA2D178D3DFEC24F554D72356A3B40F897A380C263EDC52A44262608647A6AD5B6760EA500EB6318039CB98D5E1B1F18232BD3FE4509FE5BD067ECF3D6FCF0EE22822FD0BD72E4E6F8FC71A06C0C6E3DCDBB4B2E02795F138A87CD1554C23A98B4894092184945F163D77D2A0C3DC93927FC36D5DE32F1FF9E731EB26D7371DFBEC122D50EC90BB2754C4FFA927F5713FF4E2D3585B5FD2C5529D7F5A29FB52DF4AEFC6B2987FCC29D8C3638570FBF0EFE1F30C5A7BF299D17051CE7B5D8741607391F9A7FE9C3FF727384C2445097E371E293562EAB32987BE3B812F5BD6DE4385A7256F730640F10BB48F391F39E9FD4B59775AC9E68C96E89E7D62E7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y21_N0
\aud_mono~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~17_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~17_combout\);

-- Location: M10K_X38_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "75AEB2FE7D6362F094A9DF8AAA6F8C7582266AEE6B9232EF985AE38003B8CAADDC1A690C82410967BD38FA6F0ADC47E7A947D8AB61695BBF8C6F56A8DE46C880A9BE74C7C971EA21EDFF167DBB8DE19F5B7BD4E3267BC0C7F8FB62D3FA8B6AED8AD6842F92F3B695B7A520CF78317AFD8DC8B3C619287EA7F17E67FF21AC18D504B0F25676948EF73344E93374644F5A1759A15259C071ED4A40F5425D05036D9B5033F2752C44B65ED9E9E7985611125256CF49FDF11E7EA090FD0BE1A91FB395F3813A8AED4E82D8BA8AAF61CC388111817E171BE8702F679EA9A8AB83C220BBF53D966A63FA631AA8A6B9D4E61DE4D8F696568D13E8AE85B90E76171F423B",
	mem_init2 => "13C3745530520D773365A588087EA836792A36207E5A9766B724794E037A63D6B76097E8D63EA9C9576FB7077C901313DA75BAA13C434BAE6922312EFF6A67D3957C1765EBD5F1FA1835715C6865975FA0F9EA52ACEDA9E99F2CF22F8EE4366ABE2BBD4ACA862BE7CFBAC05790CE81958560D855166293ADDA487A1B908BB9EB7B1A0C2C58630AC06768ABE278A5E4F9871E7BB8D8A182917FBF859CA9958910B83CA9D138F19522E4FCCD7E2EFC7F7C9A89D4161253EE2578DDA01BB582B9CDA0DA8C4B55690BD92E00D8B025293F573461923FC81F70440C4EE2E33F5A6B5D48C8805B429DDD0C0FE4C42DEEFAB36DFBE40EB4B07072CB63C6670B52119799",
	mem_init1 => "4FCE5052E176CCC0CE3C1BFDD12CCF4654CA0C30EB5338746D1CDB422277AA7201F36327AABA667E5E125770FA41AA8F4701700A2562344CD9CCE3BD6B90770615885817C1525AE4B15824B50E42BC11A31963AFA1439FDB38F331218B23B2BF1DFB4ED56108C98D5EC1F4DB20E44A95D802375C85838998A5D1C3EB23D9A8917A61F4EEA8D0DABA90FFC6EE12A4FDE0AD6A8163725D2CFF861704E7DDF27A4AD0055A790DC1E1CEEAE3A87C15B585EE3A604E859E5272D3F1059CC311419EF055916AA1B28A670F8997F3758ACCDB47AA38BFAE8A17FE36672AA74B129DF50FEC945E9BAA09ABB06FDE8B96038A8F0308B7754DD96F63A234C81BBC4C4D4A22",
	mem_init0 => "87C00CFF77204FDA30E4F6C8ECF771794E8E73464CD376E5385DB4A7B4061FECF19245446319E166333DE217EEC3D1480387214C186CFFEC60196DA9E2354E1C0875ECF3D0CBDAA3A4E405519ABFE16BE673D37E4749FD92246FE7694B40E4BAE170F8FA9F890DAF442526204450FB586269B966B4C9B9E6AD118F9845584695301573EC1AEB02794861713EC8E27F903CFF60C897B3898F2207ABB1C1F6559330157AE341A09B11139F61DB1576ADF5118D7002DDCA1C1CD1EFBC937272EF916702E0E2498DF6A9338041E7DB2FA4F64B70B087E1E4AF6672F75E3D648712EA487528A8251B78E209EB7C259192ED3DAF100A9DD5D47CA80100F7716DB6C3E9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E721C35C7401DC2D42BF1BEDC7A9FCEF4C61AFC813883C8DFDEDC78DF66FFC44396352469CF788D816855F5C4F76E676615A4BF398A88475A5FC3CFA41E58439F8E761DA4127BFD9CF3295DF320808109E60DAFA60BFD3E6D915D30D6B556C76AED816740DC4DD0CFA1DFC051234A6550BF93B77EE1ACCF43CE14E7ACC9C927866C7C1DD415324FB10461B22E63F67880F3A370D11B2083DC960D97F50497065D94626FF7D5121C563A5AA4090416C16BB2E4654208A9E0D2E91E78DD83E53E584A61F2787399FBF76E76D80F747FB78B713FC919D485F5E4C9078E14021D19C73122DA9DC9FA0A557BFE61BBFD7BFDA0EFD612F6BDF86351A5FD3A497760419",
	mem_init2 => "0EA38EC703ABC8B3E77E17E20CA0219C7BEE5251B15CD94FA9E517E8174C0D3B2E802586CDBF4296B7F27447398B7B9295B15E5C3BFE87DDDDB6DD41314C0549B32A4E72B70B24FF391B326DBA6B92DD739F79AF54283E8B385DFF3CBFF1E1EBAE53A43AE573B0447D0EC3EA4FB5688A0BAE3C816358DB8EF1C83C6004B9FA0F273907CBE885D6DD4EECD182BD57928CC85BE75B4EE6B6C8EDCB56BC6BE55DA904FD16093D00AA09BAD1FDC08C62DBEE4290F3E9ABE1D1DD79491BAB6B8DA3F41D2E2EA653F11CE3CF3EFD8BB1A89C929FE7CF76195952C3ACC051DB737909758BDF4E9C6E38722EA25969C8038D5C60606482CF3F8F0C957C3626A9120671E8",
	mem_init1 => "580F12DD57748C5FFB4576CF81DDA23CFB7CD0A6774EF4BCF8183A15379F6BCECA1BC820E635D79A82FF1B43B995512DF9DE4FAB1D78FA84F4B883F8E36D49BFC577AB809F4F7E6C1248F5C1D44EE65007351C70A33F1784F3F93603DFA8301E5CEFB071AE852395493CF181327383C0199BD5CBE1BBC6C61BF7780E7B4BCA036D3C841108D2116C79E887B7F4210CDCCE74A44BF75D9CE65A0226B67CC7915411F9768F3BD16E1FB34A0BE487A808298E36991B39ED1BBE78811D5900706EB83B39DD6B274B52672571AA91348ECFCB734846BD10257A4D735144D30BE771772E16F45DBE265A33E8F48360B11A4B15950D666E4B6E428D4F55C09F02585DD1",
	mem_init0 => "692A345C8C9D1CBDEB2DF4652AE8D063AB79470603D22B12BF218FC29ED39C625FA1960C47C3A6E5C3A28AA002504DFBEF82E821D951E53133158444E852D93817E9044E92460CDD1AE345395C1978C13BDF2D7B2F3F4E0258B77F5DF876D7045BCB02B3C90F9910BEB0E5AA2879ECA229F5050F3451F2CB423FE3271E6055E8EA5B28F667A64D97091D9E222F8FE5D9DA0BC090C3699208B55D72E8C1761E76B5A7FB5E4ECB294FD504A5DCA3335839621072A5EF06DD5D230E7D4FF52D297B4FF21C3D0E938D16677A9E2D621C74D6F418437D853BC388E8EBA02AE6006ACE8C202E3430FE45FC3BEAEA11DF9D5C5D81CC43F6165A555D9EADBBC692031F92",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "956CF9437AE5311B0AF0813E000E1A6846FF26323DF34BAA33D6E6540027D127563C218B0DFF8FBD9B4760F5BBCA3BD58499BB18B284A23D0D610F9764DF7F91FA62BF16753851A195915A15AE075BCA38965111951DA82616F763667A381ACDA4C6BA422BAEEB50732C223553585B6F205FAD9E75F1429C126D7F53EFA5D23C4188BD2CB6AE35B996D2024B0067614DE299666ADDA55D3468F501B608E446E2AB14B373A7345EF764FBF41C5A364B18ADACC5B741CD5F16B8C9977A7F0EFBD0DEFE1A70AE3CEF1C055456D8BBA9778DC3F5BB6A64F15CC82405E7B54FC74FC5699E95BB9576BA8E617BBBAA6407BDA5927C250D6322A3BBF70D4526B63C94A2",
	mem_init2 => "4ECD0118D068A4E760CA9B84C90B2CC5874CCE0A51D9ACEF587F6AF5D9F988E8F35DC8C1CA0082B7BD0304C84FDA02D2AC001DCF897DE48F242D0D110B08F2A4EFE64A0F1D32487C6EFF694AF91FDEFDAE7D716905995ADF120652DF67786C8B777ED309F8BB8E3288E3426C466A277B455303692484E4A7D9E80A3F2D80B85A75626A53F65D849FB80B55515BA2BFAA5560C69A7D500C70AB21E9EBC679DAA5AD90D7BD282441D1F2F6A2E0DAA795F4CFCF84847B0DE32F97929901991A6F810C6F4C44C250D10E860A9388FAB2DE743B7054E5A70B401719AD93DF43802E62CC0430851CC0D67FB1655FFD8F9F0AAAA41B6FCB889677648E9DD67F52E5793A",
	mem_init1 => "8CE01E4FC750C98CFC104F14B4454CD70937782D77DB402F1A64CC36F4F0125D8159F417E8DA4AE15FEF6BC4ABD94F11E3DF3D78C32018FBAA729916DE1696CB2832DEE85BEBB99270C7A865B458F1891823D0B75F299C307C8ABF3ACB90E65C70B62A441281083DDAD64A0C4D4A5440683BF4DB4E5B0ECB66F0D4811E004BE8AA5C87B8A747F02249F940C9D966D2FD4472E1E1A427AD04349A4B842B7F173A364292B5BDD4A2105C7596D045D85205547759C7DD586A7F88E77B01BC32B5CFFB36197D79C5F128D0D28BB4B8D808DA019555A320281919883D5EE1F2D2DD6259846B17E0C426E334265169C03AC505F1760C0B54A5A105D57955D53C9BB671",
	mem_init0 => "EBC523D36752F3DD43133AD2BD207402C4D2407D2D7600A4718A0670E8796CD9186AB1E5F4486C20F47E3CC737E0AF8A0D6F8C7E001AC47C8AC39D80884B89CA50A95D8CE90948E57957F4804963A34BA546B235A142BB6C6E9542C4F458A06FE83C11396A36ED86CE0DD0506A858BE0B7ED6C88239A96A8805B5ACD3CA8A87C0034D02D06E0EF40F95879460EB68EFE127652E8E6469058BCA02927D616A0C9619FC01E40D2EC688A5A561ABBB79F00BF9A2A4C89168C10C63CEFE5F047F067638D1EE84561F73BFA311B847C3AE0326C36E0DB4E7682A887F1569603E00E1C0260943E0041CE399C92BBAC0577D266EBFC909DA209CD3430EA60381CBFEFE9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3BEB2BDF0B5EBB7063D72D58D5DB1D02243FF8C231ACADE66617C22FE6C7782A6B8369B614659E1ABBC351C7DB31E5B9A5892E414351E82055CB054FC8034CE0A68DBF749CEDF6B233044537EFB1BA6FFF6E444E8AB1D36E8CA782A4C1BCDC4F35FD33B5EBC832219F22DA7DE24C863C73A11CFEB89D64415A0F78CB4CE9B5A6CA82DDC2607631884F8A01598B7FF6368254F9206C9CE5BB071490A08C2EFB4D171F20F290BB1641E321D432E366A31CB1B821C54573A4D065F3315925A6B9F692B819715E3B0FEB71C7449395C39B7ECEC50AE42A7526BC07901B39B0417972D2712A85037520E075089816D117B8BDEC38B9C122357896BEE90A87F6F5C773",
	mem_init2 => "7E01A0D6ABD70ECFFB0466A565BCD6C942590DEFB0C48C83E13CD047705D5888E63CB18E4877E05DE280A23FD6CA9D607B488AA9DD52838D66563019D1F691B0036E02B67149986D6B5DAF5EC534FFF3FF3F26E2BAD0578265F4700909DBF330E0ACBA524757495AAE0030F586A02BEC20B96D0C373DFFFE7A941161456EE7129F4594C30F698D599C766CFBC9A58260B54DE0F1561E6132B041230C9678B95E878B747A616035587989C7D4425AB3D98232B010843C0943155F4031AA11F8CE5F807C8F1CF41BAE7475B447B83F934253FBF22B53435D11993D1AFA94C5A3E8A410972790390C4F9A769DCF6360FAACBACDC46E0E233A0FD339DCB9F7D6FAFB",
	mem_init1 => "3A46F6D903157DCB951208BBE0666F2A171C98C9E925731897F3A37101B80B5811BE546AA25D43AC6EE4542BFF5CE7AB7AC01E0F980FD6DBDCE37D2CF31ADC2FE735E19C33685202C04A906AD217794774DE0E50122E0D6EC8EB74D38B017FF3B77307D168CB58829FE85D632047CFF0D6B7B477A715360F723F631210AC399918E66F3C00E5BFFC2FD5A3C8C9942051D70FB1621A15FA6CC59171BF2017222C75B13139F3C681617FA44F66F9AA6B765BBF67AE37960331D274F8D52070B695BECA475FC4990D4D76636CBC4C25DE7794BBD063AD9E442E4FC8EC1F6EE485ED757F392F116C0D2E2CF25B973BD19BF0811A2C72A4309868B6B2F073ECF4F775",
	mem_init0 => "C7F7C89897C5A071CFA390797D1A4BFDFA55450BB15590B8977D9F98D0F915322751D1955B2F1913E7FF0003DBB325CD0453B486336B6E8123792F1BC84FBAD6B140F756C4C8E97B23432C5619C4B1AAE8D43C5163561F8E70869736F9D8B05ECC352EC320C0228680BDD89C06B6348D86002CE64B0003968D96EC5CB1E299C4D4A1FE06C4A9045C4B4D174955A0E5BE25D67A82144C7C7A92D363E8472BAA91EBB7BE8686CE358B064C8450EEFD08EBC5FECFD1926AFD3610DF485DCE2017C2CB6A4AC424C665E6668ACD913F1C018E68CF08E04CC0721304E5C3EE32CA09EAD8145DDAE8E1B7FD3365C3B90DF06E71CCE0112F0F32B03E6F3E00A07914C0F7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y17_N39
\aud_mono~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~19_combout\);

-- Location: M10K_X14_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D60F9BCD3E4945767E84C99FB4BF08CBE74525404E9050E28DECE1DA937121FD2724C086C90EF796BD48CC66356CB650FFA735FE3F443C409407D2C8133AB6FB9CBA7743A91C589AD6CFE9CEF10333A0229EC562EF412546B802962B8132C088D4C741A9F988FB6280E4F388A450DD4A6C4BC9DA6E929459D923690E0B98865058211C127AD805460C131602B3A0E154631995ADA3223788907AEEEEB62C019030FE145E970D6B78F9CE957D57324973F7C3B7B1F3A71B226F5B11EDC7AB5FE27206E32A62DC4AB86890512EAC8B9EE70B479C5D448DF76D42E16418D8105E4A0324B20D2FEA2F16ED80A3D79B48E038E7D4DE7C0C65EF1AE7D22D689476B05B",
	mem_init2 => "DA621357B3EC889F26A546CA028A6A7275986597B1CED7000EA35FCB68AD6EBE509B240B76222ED419B4FC570F9ACEAC22BF0B6A91CED0567BFD0CE0B0245A943A5D2E59B93D32532FA23645C8C0E4F0C93AC075983F9E0D6BDFEE42FAE9BC4C273D838FBE83E8250694B78F8028A7EEC84DBBFE18E38A43BEFBC78035EB8E3BF310E8FCB489044C6BF59155138E2B7461F3229F9A35804AF14815A5F7BF65F2A5DA1F683C2848BC23DBE20FFA1AFE44445A0A76589011A3BCC460E24552636D700FF5085D7FD020141481084609971A1632A495EF8F05E83F135344702E017F40FCBC5D2EA16F8D314971DBAE81DC0BBCF05F560DD8AABC6F756FB2D236B148",
	mem_init1 => "A9A129957F339B716380EA989CDBB3429DAF35F497F4DC6BFA67A0325E67D6EAF1FAF66F960D0DABC79E9FD09443BE5AB7C8CD12D80C5F5837B75A65DADAF337C46823805E3788B102E6020F504BAA34A9CAB637DB65987DF7B4FA5462B7821ABCDBDFDF95DEE474F96BBA36A9537E7B88F20BCE820995B89F6CD50CD7960DEFECA61AA877AABCD3C8E12C76EC290C34DC4117F3E7850419607E212B4D0A2522F850D95AE17CCE382B8C034B277A1992BB5A6278D8FF9A2DBFC1957B231F9A49AE8D860B85189B55F58F3FE10C0B630655A22807A99B93F664BA6D25EAED31D91F59181A78DACFDEB4BAC7F32A1C6E5505DA54EC46994E0D34F4E34BE3DFFA55",
	mem_init0 => "6CF25220567D6352B9B8AF839E28C86ED0F3145D5CDD80642618A45870FC038107DF4330BD9EAB19EB779E214689F4D4A8839FFBB0FF232C2781121A8F9F5AD602799EBFED58ECAC4CE40420F3AE9E91B8F08621B7D216F133DE5A4DE18041291888E410E1FD7474A6B63D61E6BB28ECCA6DE8AC4D62A1BE3F518E5C424E70FBB1842F887A01D5A966E6F207ED7C30CD8A5708D3CD6F9D4984F74B5D90197F9839FFFDEEA57949576998D400A030EF8C5677F0E5E8ED421A582223E213C248CA03E6F533352C221B8441DD5729415CCB8FBDF3F19D72305F87E2E5276E128C3ABA84C54F0A7ABCC7FBE689D494906010C4C91AA4010702609D6A2CE2A29DF512",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9CB6E87B8AD19E2F1678749A0348B12388BB8231951B62C20AF9AB00D0BC0C0E2C46F99A719D31E63F9B1B0C5FBC31B71DB8190569D69D5B584C56E842252BA5A7ABBC9214D6FBC91119A054F6E02383F02D01060F0DF669CC05D76EE3964E9AF22665599DD06DFE91B36CCE48E66014AB8D6513007F5361A8104174D31EF72B3E4483E04701DA4033E648D5AA0C17D21FED8B5F0236F7CACBAB7D3E97489041019E7B51EF86F977723911DF45B9111861E2E2D9D8FA72642B8BE28DCB67A39DA24AA5B0AA419C77F19B987E239B43FE6A1F49BBE2CA68A2015B1D2849E08A39F24E06A86E344CBB02F6BB22DBB1F40B18A3B8B1FB5343FCCA2653D4B05DA51F",
	mem_init2 => "155FDB663E5B4403F1BC87DA27F62B39A49354443F84FDA2353E2A1362F9B96ABBDE4A1E350548D5B5B2CF6C85AB586C7EB52870A14900792D5D11B4F5AEF37D52A142CD5AEF2CD6AA46D0C6E3BAC07574448E21B7F28E53F0AEBF92E367505D0531363F625BAA1B814FF5B1EBF41B48C946D52A74559C3DD5F2EF606F48514292295CA0516A461D1B1316E968BE7D6FEA9E57E0779B3655328C29A9E843808A6E7E5A5AFA4F8610C00043AFDC09A4AD6042D60F8F9BBCC42E098591FA3EBBB6D7AC54B7F9772ADF1A6F14664AF73C96A617D62C8D5BD1EA9047DAB2D7A92D8D58FBA3E1D01CB0BEC18A0D97DC7B97A7A07A7A7599E52264DA7529484EE9B367",
	mem_init1 => "A62FD422497124F8CC359353D233D844151CB423F68233873ECEE3943E8CA532DFBCB116FDC4F7C8808D2EC0C35061FD54228CC91AC4FD7F69DBE40D91491365A1BB271FF11AFE33C86A750A524F54CCC53F0B15317ECD1DEA42551E37AF340B0AE736482B905E9E88C90CF5F87FBBDE0794531B531F87561EA2F96549218247610BC991E0923D90EB0C51E3790BFE9F7EE28D618F17AF868DEA9ADDDB96DF67C3995D221232D80DCE8EAC42EFD0ACC48328C7DD78EF37DC39CFA529BD4E1E799E97D20AC589A05D09ABF9583D59217D814515A0D0EF14137E92F5CBD513F71B9C779D64F8A82F12B5A7CE299504AB8EDEF3F4DD1C15950E7B8974752463DEDF",
	mem_init0 => "AEFE39050852865605CABC068E2BB65125101990C6C96BFCFA14F06387B9D67DE66E5FA606B37BC257C705680F5A63759DE1C54456C1D166CB25EF9B8645016F03FC9EB7F77AA55DFA102906499D747AA96ABAA46A0C33DD01AD0F5BE633A7D29720C44671122BF9BF5BD2C2E3435896E6D548D3241AE28E7FDAC65625194D7043ECF9AAE366425B85F8D1DC66DDB8F4FD682D6A281C2E72FD04E5596EA84824F5A23042730CF9191C79AFEC8B84CF6F067E0D69F236D8264B4F7749B20EF94B66680C59FB831F7B1026409784134B86D5CA6E08A0DDDA05D7489CE60653018E6B31DFB30C723F5B9A5044D19F968E702888683C7D8C12973EB9771126FC0775",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C804B6EC85A09C1B299F7612327522DF203ACBD7C23FA5CC42BA9D468E622B257470FD4327D6BB0327387927B0FABA9FC677F529E655D5EAC4E2CB38B487861DF399176FDC6F9E4D7AF6968F8F1C6D8EF56DCD5929D70DBF60E6E21742485BB66DFF0D166FEA8D1374B915317A468FFA1DF559DF310C49D3BBF04EF6BDE41FC13845056581A687F250FAC55536D30DB529EF40207F3094B63D148BB91FDC7E9BAFAC0FCFDBF97CE22B0D0D7DDBF0DA6BDE59A5F5063476AECA3B2C415E64FAD125F9EC1656D08F0A35276CEACB4A2DDB9260C71CC9A7B2842209B27639D13A95813770F039734CFA7AFFB2ED27D2007863C348AA11C2BDA9223A0754A6A8DCF8",
	mem_init2 => "B28A76735C36ACF5ECCE4A75FC319E8C172F26ED61D2997C17F2479AA0192E4657F43907D691741F845CE8FF9BFDFEEE63B3C61B09097EC5B36EC94271B6D8810406B221AC33296F9F2096BE69FC7EE5511EDC6B80084B9AB207FF7B37A70738BE1B0F4EEE388E1CEEE8BBFDF1C1FA1C4337128D5C986EDB85907616AC0F2E878AD18B54C803D23D4578816E03FCFF9407DDF79BC791E4772D2D55CCCCC5E63862F49080A914124A53A9464105F55531094768FDAED67B910DA7E33034B3FF94C9170F226C38656824A2BD7FF8BA8A9D9AC7960B009E1A5CFF0759E849CCFAACFFD5EFD672CD3D135947C2A62F3D02FF229E7D4FBD1119B56FF274F3A1480E12",
	mem_init1 => "A8BD542D2D4D788A7B1972051FE8F2BFBA344771759E72A98E5985AEE13067CB3E52E2211C82A37559FC21C93B3F28E1098431FECCF3E3DAB5B2783439D8CD8E27666EDCE2D1E00EDF55676A07902D48878EA3B21A63420942BFC05A219C24167C27CF41490B54944650EB3495F931EE9843942240D0D2139D8B1F11B6864B2341314C57A7C95151E1F627E003A9933E764347D35B925CB4336CED7F8A8D070D26F21CB0B83BB37E00A29A631567C362F901EEC24F8B1B85BC974F92215EC9EEAA18496AE4633705B382580450E01DFC5F17EB11F3355CA523F839C022D2048D8FF94F2B2E32AC56B2508A32723E850E2BF55A85E774508A9846FADC2644CAB6",
	mem_init0 => "E54D096DC5AD461984D2E85E95EFB270D61EA91DC82C6C55272356DBEE7AB50B6FD1BACD19B53CD366F02E26C3B10F285185CE1FAB25B66EDD4527A4EC4AF75B298F8A6E0190BD020E26F01CBB15F2B73943E011524AFD32E7731EF6047907DCD223F41124EA4F98B56D33C57AEC7E6985B76AC03A50FE62DFF0D29093E8C41A5147D92D3E1BA1A8D22A92060FE4D697F620AD6305FB8991EB2F4BC66DB1945A6B4882A6E9E4E071118F79D6398DA53130DD3C9FEC153459E7CD48BBF7ABF3DC64A8A406C6A8A00D736CFF0199FE8CA262C0E0B13DC84869CF1B4139F63060DA2081E56552CF227F53C7208D44FEDD38A1D3D7B4979621E18C54D0369834E437",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DDCA5770F06443994D2B871D45592AC6FA678A7F56300100E6A79C1BFD553E8E71F1E4DF6B2DDBFA90C69E1D401576235D58FEB38AF2E3A4476AFDAC1FC34208D6DFDDBAA7B37F9CA6A5598ED9BCB8B9A79E03D8AC611885E732E4EF5A6FA26E3F7A96044113E7A34FD19FFF4DDDCCA88378801240D397C45DAA56C25721C558EDE16A6BF525430E06286FAA81FB795A05F68FEE04495560287EBA70ACD00D2F965880A7EF4B355D94582F0D1AE1BB96867D8451B8902275D193BE273C45C7C627F12F88803F270364893F14224765416438641B38D1FC15594D81731A13071B70C39637B755FC453210AC6160E54E132DCF6CA0BB973A87F3610210EF8B92B9",
	mem_init2 => "16E3D99055A10928D1600D17A8EF9D5B572F743FE659B664F851D60EE1D5A1FF2FA8F875F52093AB9E98527F859C1A06077973BA2F087437FB1536A437316637CCC8F370B1001C9724FDE1EBF7A34E4C647807D896C5A4AFD425CD7EA4C6C5CB4B417EBE3923AD9C45354B897C8BDE4B2BCD0C3EF3868838F284C6209F2E7266ACD0E4ABAC6F09813230046B32B9DBCF8BFB10469E312E8C9B9C335C2E4F1AE2B4CF5ABDFEFFB6A33C1774F7121FA2F85C4E6067D21089DDC83080C327BA5D431EE3F0E6B83E25D0E9E131D86CA78A56DFAAA25BE2A74BCD99F4FF33B8E3428E172298F42A223A7C8A30595C0E78A3D851A59CB0A99AFB91A25647FC3E36BB7D",
	mem_init1 => "707B2198F2292E25E80CA173670982EDCB335160F843C3D8C2BE609B02813AE774F9B68A60081F5BB4C017E3DBB6CCE1EBC3BA57A0922C11B2373881F456A1B3456327F1465FECE07F4AAAEC9EC7A0F60B5F5D61806537E9334CE3541FA458D81B7843CB5AC6C2D07AA018A783E441ABDF31A784152F15D89C6506FBF5B53E7EBF07DEA5D1DE1FD17A5FD769BFE8813AB3CB4FB63DB089CC6E484E8D4C419C41EF52334F6BD2B88433D846A85C94DC5D6F5CD81E2501FCA570CBED154A07C9471E5E2625A939389CCC915D05D1770104345C683075BBB9650BC74F60F3548C2251DB3E4006F50042EAC44EF8B4EC6D37D37BDDF6B117E4A6EAC6E220DC10577C",
	mem_init0 => "F212DC1010A141DE4941B0C56F891FA1B6444D5B9DCB1BEBE49FF9758D5F4822A1C9EEFECF11234AF68E33381E62BC00BB0D963728C43146C7291C806D0D8C664263A936F85A2D2B4F7F87BC2BD9D70447A631EF5650D991761B7356D9242B989C213110ED40F66DDA8E3DF8CC42E2AC4DC1CB7F5990CDAACD33BB8000DC103E6D54DD8FD96283DC6C369CFA7FAD4C10E5C4DC6E3E95E17A18A2B3ECC3ED62B3B22DF27EDAD1567CD39A660E0723A6C1DF2F7FBB645C2559F7187EC130AE42C5E36F75E28F3F03BD162C509883B7712C872AE66C8608DFECD456E8E47E5ECE1E445DE7AEF090079F1FA621D03AF1F887413AC6C9DE4015C260E27F55DA423E17",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/david/Downloads/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dv12:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 143605,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N0
\aud_mono~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~18_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	combout => \aud_mono~18_combout\);

-- Location: LABCELL_X37_Y17_N42
\aud_mono~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~20_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~18_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~17_combout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (((\aud_mono~19_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~18_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (\aud_mono~17_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000000000000000000111010101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datab => \ALT_INV_aud_mono~17_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono~19_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~18_combout\,
	combout => \aud_mono~20_combout\);

-- Location: MLABCELL_X39_Y20_N3
\aud_mono~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~21_combout\ = ( \aud_mono~20_combout\ & ( \aud_mono~2_combout\ ) ) # ( !\aud_mono~20_combout\ & ( \aud_mono~2_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~15_combout\)) # 
-- (\aud_mono~16_combout\) ) ) ) # ( \aud_mono~20_combout\ & ( !\aud_mono~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011101010111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~16_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~15_combout\,
	datae => \ALT_INV_aud_mono~20_combout\,
	dataf => \ALT_INV_aud_mono~2_combout\,
	combout => \aud_mono~21_combout\);

-- Location: FF_X39_Y20_N4
\aud_mono[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~21_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(20));

-- Location: FF_X40_Y17_N35
\sound|da_data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(20),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(20));

-- Location: LABCELL_X40_Y17_N30
\sound|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~0_combout\ = ( \sound|da_data_out\(22) & ( \sound|da_data_out\(20) & ( ((!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # (\sound|data_index[1]~DUPLICATE_q\ & ((\sound|da_data_out\(18))))) # (\sound|data_index[2]~DUPLICATE_q\) 
-- ) ) ) # ( !\sound|da_data_out\(22) & ( \sound|da_data_out\(20) & ( (!\sound|data_index[2]~DUPLICATE_q\ & ((!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # (\sound|data_index[1]~DUPLICATE_q\ & ((\sound|da_data_out\(18)))))) # 
-- (\sound|data_index[2]~DUPLICATE_q\ & (((!\sound|data_index[1]~DUPLICATE_q\)))) ) ) ) # ( \sound|da_data_out\(22) & ( !\sound|da_data_out\(20) & ( (!\sound|data_index[2]~DUPLICATE_q\ & ((!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # 
-- (\sound|data_index[1]~DUPLICATE_q\ & ((\sound|da_data_out\(18)))))) # (\sound|data_index[2]~DUPLICATE_q\ & (((\sound|data_index[1]~DUPLICATE_q\)))) ) ) ) # ( !\sound|da_data_out\(22) & ( !\sound|da_data_out\(20) & ( (!\sound|data_index[2]~DUPLICATE_q\ & 
-- ((!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # (\sound|data_index[1]~DUPLICATE_q\ & ((\sound|da_data_out\(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(0),
	datab => \sound|ALT_INV_da_data_out\(18),
	datac => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	datad => \sound|ALT_INV_data_index[1]~DUPLICATE_q\,
	datae => \sound|ALT_INV_da_data_out\(22),
	dataf => \sound|ALT_INV_da_data_out\(20),
	combout => \sound|Mux0~0_combout\);

-- Location: LABCELL_X37_Y19_N24
\sound|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~4_combout\ = ( \sound|Mux0~3_combout\ & ( \sound|Mux0~0_combout\ & ( (!\sound|data_index\(0) & (((!\sound|data_index[3]~DUPLICATE_q\) # (\sound|Mux0~2_combout\)))) # (\sound|data_index\(0) & (((\sound|data_index[3]~DUPLICATE_q\)) # 
-- (\sound|Mux0~1_combout\))) ) ) ) # ( !\sound|Mux0~3_combout\ & ( \sound|Mux0~0_combout\ & ( (!\sound|data_index\(0) & (((!\sound|data_index[3]~DUPLICATE_q\) # (\sound|Mux0~2_combout\)))) # (\sound|data_index\(0) & (\sound|Mux0~1_combout\ & 
-- (!\sound|data_index[3]~DUPLICATE_q\))) ) ) ) # ( \sound|Mux0~3_combout\ & ( !\sound|Mux0~0_combout\ & ( (!\sound|data_index\(0) & (((\sound|data_index[3]~DUPLICATE_q\ & \sound|Mux0~2_combout\)))) # (\sound|data_index\(0) & 
-- (((\sound|data_index[3]~DUPLICATE_q\)) # (\sound|Mux0~1_combout\))) ) ) ) # ( !\sound|Mux0~3_combout\ & ( !\sound|Mux0~0_combout\ & ( (!\sound|data_index\(0) & (((\sound|data_index[3]~DUPLICATE_q\ & \sound|Mux0~2_combout\)))) # (\sound|data_index\(0) & 
-- (\sound|Mux0~1_combout\ & (!\sound|data_index[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datab => \sound|ALT_INV_Mux0~1_combout\,
	datac => \sound|ALT_INV_data_index[3]~DUPLICATE_q\,
	datad => \sound|ALT_INV_Mux0~2_combout\,
	datae => \sound|ALT_INV_Mux0~3_combout\,
	dataf => \sound|ALT_INV_Mux0~0_combout\,
	combout => \sound|Mux0~4_combout\);

-- Location: LABCELL_X37_Y19_N0
\sound|aud_dadat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|aud_dadat~0_combout\ = ( \sound|aud_dadat~q\ & ( \sound|Mux0~4_combout\ ) ) # ( !\sound|aud_dadat~q\ & ( \sound|Mux0~4_combout\ & ( \sound|sample_flag~q\ ) ) ) # ( \sound|aud_dadat~q\ & ( !\sound|Mux0~4_combout\ & ( !\sound|sample_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sound|ALT_INV_sample_flag~q\,
	datae => \sound|ALT_INV_aud_dadat~q\,
	dataf => \sound|ALT_INV_Mux0~4_combout\,
	combout => \sound|aud_dadat~0_combout\);

-- Location: FF_X37_Y19_N1
\sound|aud_dadat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|aud_dadat~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_dadat~q\);

-- Location: IOIBUF_X4_Y0_N1
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: LABCELL_X10_Y1_N0
\ledr[1]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ledr[1]~reg0feeder_combout\ = ( \sw[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sw[7]~input_o\,
	combout => \ledr[1]~reg0feeder_combout\);

-- Location: FF_X10_Y1_N1
\ledr[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ledr[1]~reg0feeder_combout\,
	ena => \ALT_INV_sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[1]~reg0_q\);

-- Location: LABCELL_X19_Y9_N54
\WM8731|i2c_clk_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~0_combout\ = ( \WM8731|clk_en~q\ & ( (!\WM8731|i2c_fsm.st0~q\) # (((\WM8731|i2c_fsm.st4~q\) # (\WM8731|i2c_fsm.st6~q\)) # (\WM8731|i2c_fsm.st1~q\)) ) ) # ( !\WM8731|clk_en~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_clk_en~q\,
	combout => \WM8731|i2c_clk_en~0_combout\);

-- Location: LABCELL_X19_Y9_N0
\WM8731|i2c_clk_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~1_combout\ = ( !\WM8731|WideNor0~combout\ & ( (!\WM8731|i2c_clk_en~q\ & ((((\WM8731|i2c_fsm.st2~q\ & \WM8731|clk_en~q\))))) # (\WM8731|i2c_clk_en~q\ & ((((\WM8731|i2c_fsm.st2~q\ & \WM8731|clk_en~q\)) # (\WM8731|i2c_clk_en~0_combout\)))) 
-- ) ) # ( \WM8731|WideNor0~combout\ & ( (!\WM8731|i2c_clk_en~q\ & ((((\WM8731|i2c_fsm.st2~q\ & \WM8731|clk_en~q\))))) # (\WM8731|i2c_clk_en~q\ & ((!\FPGA_I2C_SDAT~input_o\) # ((!\WM8731|ack_en~q\) # ((\WM8731|i2c_fsm.st2~q\ & \WM8731|clk_en~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010101000101010000000101111111110101010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_clk_en~q\,
	datab => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datae => \WM8731|ALT_INV_WideNor0~combout\,
	dataf => \WM8731|ALT_INV_clk_en~q\,
	datag => \WM8731|ALT_INV_i2c_clk_en~0_combout\,
	combout => \WM8731|i2c_clk_en~1_combout\);

-- Location: FF_X19_Y9_N2
\WM8731|i2c_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_clk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_clk_en~q\);

-- Location: LABCELL_X16_Y9_N36
\WM8731|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~1_combout\ = ( \WM8731|clk_prs[2]~DUPLICATE_q\ & ( \WM8731|LessThan1~0_combout\ & ( (!\WM8731|clk_prs\(1) & (!\WM8731|clk_prs[8]~DUPLICATE_q\ & (!\WM8731|clk_prs\(7) & !\WM8731|clk_prs\(0)))) ) ) ) # ( !\WM8731|clk_prs[2]~DUPLICATE_q\ & 
-- ( \WM8731|LessThan1~0_combout\ & ( (!\WM8731|clk_prs[8]~DUPLICATE_q\ & !\WM8731|clk_prs\(7)) ) ) ) # ( \WM8731|clk_prs[2]~DUPLICATE_q\ & ( !\WM8731|LessThan1~0_combout\ & ( (!\WM8731|clk_prs[8]~DUPLICATE_q\ & !\WM8731|clk_prs\(7)) ) ) ) # ( 
-- !\WM8731|clk_prs[2]~DUPLICATE_q\ & ( !\WM8731|LessThan1~0_combout\ & ( (!\WM8731|clk_prs[8]~DUPLICATE_q\ & !\WM8731|clk_prs\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(1),
	datab => \WM8731|ALT_INV_clk_prs[8]~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_clk_prs\(7),
	datad => \WM8731|ALT_INV_clk_prs\(0),
	datae => \WM8731|ALT_INV_clk_prs[2]~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_LessThan1~0_combout\,
	combout => \WM8731|LessThan1~1_combout\);

-- Location: FF_X16_Y9_N38
\WM8731|clk_i2c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_i2c~q\);

-- Location: LABCELL_X16_Y9_N30
\WM8731|i2c_scl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_scl~0_combout\ = (!\WM8731|i2c_clk_en~q\) # (\WM8731|clk_i2c~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_i2c_clk_en~q\,
	datad => \WM8731|ALT_INV_clk_i2c~q\,
	combout => \WM8731|i2c_scl~0_combout\);

-- Location: FF_X16_Y9_N31
\WM8731|i2c_scl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_scl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_scl~q\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


