{"vcs1":{"timestamp_begin":1747326577.050543019, "rt":10.93, "ut":10.99, "st":0.69}}
{"vcselab":{"timestamp_begin":1747326588.064028184, "rt":0.40, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747326588.519308890, "rt":0.44, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747326576.393228551}
{"VCS_COMP_START_TIME": 1747326576.393228551}
{"VCS_COMP_END_TIME": 1747326589.092701528}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487060}}
{"vcselab": {"peak_mem": 183888}}
