//
//Written by GowinSynthesis
//Tool Version "V1.9.11.01 (64-bit)"
//Sat Apr 12 09:44:49 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/cz80/cz80.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/cz80/cz80_alu.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/cz80/cz80_inst.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/cz80/cz80_mcode.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/cz80/cz80_reg.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/i2s_audio/i2s_audio.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/kanji_rom/kanji_rom.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/megarom.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/megarom_wo_scc.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_channel_mixer.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_channel_volume.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_core.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_inst.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_ram.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_register.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_selector.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/megarom/scc/scc_tone_generator_5ch.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/memory_mapper/memory_mapper.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/memory_mapper/memory_mapper_inst.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/micom_connect/micom_connect.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/rtc/rtc.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_dac.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_eg.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_lfo.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_op.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_pg.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_primitives.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_reg.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/ikaopll/IKAOPLL_modules/IKAOPLL_timinggen.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/opll/opll.v"
//file31 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/ppi/ppi.v"
//file32 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/ppi/ppi_inst.v"
//file33 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/sdram/ip_sdram_tangnano20k_c.v"
//file34 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/secondary_slot/secondary_slot_inst.v"
//file35 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/ssg/ssg.v"
//file36 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp.v"
//file37 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_color_bus.v"
//file38 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_color_decoder.v"
//file39 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_command.v"
//file40 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_graphic123m.v"
//file41 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_graphic4567.v"
//file42 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_inst.v"
//file43 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_interrupt.v"
//file44 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_ram_256byte.v"
//file45 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_ram_palette.v"
//file46 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_register.v"
//file47 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_spinforam.v"
//file48 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_sprite.v"
//file49 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_ssg.v"
//file50 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_text12.v"
//file51 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/v9958/vdp_wait_control.v"
//file52 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/video_out/video_double_buffer.v"
//file53 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/video_out/video_out.v"
//file54 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/video_out/video_out_bilinear.v"
//file55 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/video_out/video_out_hmag.v"
//file56 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/video_out/video_ram_line_buffer.v"
//file57 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/modules/system_control/system_control.v"
//file58 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/gowin_pll/gowin_pll.v"
//file59 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/ram/ip_ram.v"
//file60 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/rom/ip_hello_world_rom.v"
//file61 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/tangnano20k_step9.v"
//file62 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/uart/ip_uart.v"
//file63 "\D:/github/HRA_product/TangCartMSX/RTL/fpga_msx2p/src/uart/ip_uart_inst.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk3_579m_d,
  O_sdram_clk_d,
  lcd_clk_d
)
;
input clk3_579m_d;
output O_sdram_clk_d;
output lcd_clk_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(lcd_clk_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk3_579m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW2AR-18C";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=23;
defparam pll_inst.FCLKIN="3.579";
defparam pll_inst.IDIV_SEL=0;
defparam pll_inst.ODIV_SEL=8;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module micom_connect (
  spi_clk_d,
  O_sdram_clk_d,
  spi_mosi_d,
  spi_cs_n_d,
  ff_reset_n,
  w_keyboard_caps_led_off,
  ff_sdr_ready,
  w_keyboard_kana_led_off,
  w_matrix_y,
  i2s_audio_en_d,
  w_cpu_freeze,
  spi_miso_d,
  n707_5,
  n34_5,
  w_spi_d,
  w_spi_address,
  w_matrix_x,
  w_megarom1_mode,
  w_megarom2_mode,
  ff_state
)
;
input spi_clk_d;
input O_sdram_clk_d;
input spi_mosi_d;
input spi_cs_n_d;
input ff_reset_n;
input w_keyboard_caps_led_off;
input ff_sdr_ready;
input w_keyboard_kana_led_off;
input [3:0] w_matrix_y;
output i2s_audio_en_d;
output w_cpu_freeze;
output spi_miso_d;
output n707_5;
output n34_5;
output [7:0] w_spi_d;
output [22:0] w_spi_address;
output [7:0] w_matrix_x;
output [2:0] w_megarom1_mode;
output [2:0] w_megarom2_mode;
output [2:0] ff_state;
wire n687_4;
wire n707_4;
wire n114_4;
wire n121_3;
wire n696_4;
wire n703_4;
wire n722_3;
wire n743_3;
wire n746_3;
wire n248_24;
wire n250_26;
wire ff_send_data_7_6;
wire ff_msx_reset_n_5;
wire ff_cpu_freeze_5;
wire ff_address_13_6;
wire ff_state_2_8;
wire n11_7;
wire n499_6;
wire n498_6;
wire n497_6;
wire n496_6;
wire n495_6;
wire n494_6;
wire n493_6;
wire n491_6;
wire n490_6;
wire n489_6;
wire n488_6;
wire n487_6;
wire n377_6;
wire n249_27;
wire n347_6;
wire n364_6;
wire n130_6;
wire n128_6;
wire n125_6;
wire n123_7;
wire n52_4;
wire n51_4;
wire n687_5;
wire n121_4;
wire n696_5;
wire n715_5;
wire n722_4;
wire n722_5;
wire n743_4;
wire n248_25;
wire n250_27;
wire ff_msx_reset_n_6;
wire ff_cpu_freeze_6;
wire ff_state_2_9;
wire ff_state_2_10;
wire n497_7;
wire n496_7;
wire n494_7;
wire n493_7;
wire n492_7;
wire n489_7;
wire n487_7;
wire n347_7;
wire n121_5;
wire n248_26;
wire n248_27;
wire n121_6;
wire n248_28;
wire n693_6;
wire n250_30;
wire ff_send_data_1_10;
wire n490_9;
wire n492_9;
wire n715_7;
wire n500_9;
wire n53_11;
wire n71_5;
wire n33_18;
wire ff_serial_state_0_11;
wire ff_spi_clk;
wire ff_spi_mosi;
wire ff_spi_cs_n;
wire n385_1;
wire n386_1;
wire n387_1;
wire n388_1;
wire n381_2;
wire n382_1;
wire n383_1;
wire n384_1;
wire [2:0] ff_bit;
wire [6:0] ff_send_data;
wire [7:0] ff_command;
wire [1:0] ff_serial_state;
wire VCC;
wire GND;
  LUT3 n687_s1 (
    .F(n687_4),
    .I0(n687_5),
    .I1(ff_spi_cs_n),
    .I2(ff_reset_n) 
);
defparam n687_s1.INIT=8'h4F;
  LUT4 n707_s1 (
    .F(n707_4),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n707_5) 
);
defparam n707_s1.INIT=16'h1000;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]) 
);
defparam n114_s1.INIT=8'h10;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(w_keyboard_caps_led_off),
    .I1(ff_send_data[0]),
    .I2(n121_4) 
);
defparam n121_s0.INIT=8'hAC;
  LUT2 n696_s1 (
    .F(n696_4),
    .I0(n696_5),
    .I1(ff_reset_n) 
);
defparam n696_s1.INIT=4'hB;
  LUT3 n703_s1 (
    .F(n703_4),
    .I0(n696_5),
    .I1(ff_spi_cs_n),
    .I2(ff_reset_n) 
);
defparam n703_s1.INIT=8'h4F;
  LUT4 n722_s0 (
    .F(n722_3),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n722_4),
    .I3(n722_5) 
);
defparam n722_s0.INIT=16'h8000;
  LUT4 n743_s0 (
    .F(n743_3),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n722_4),
    .I3(n743_4) 
);
defparam n743_s0.INIT=16'h1000;
  LUT4 n746_s0 (
    .F(n746_3),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(n743_4),
    .I3(n722_4) 
);
defparam n746_s0.INIT=16'h4000;
  LUT4 n248_s16 (
    .F(n248_24),
    .I0(ff_state[0]),
    .I1(n248_25),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n248_s16.INIT=16'h05C8;
  LUT4 n250_s18 (
    .F(n250_26),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n250_27) 
);
defparam n250_s18.INIT=16'h1F11;
  LUT2 ff_send_data_7_s3 (
    .F(ff_send_data_7_6),
    .I0(n696_5),
    .I1(ff_send_data_1_10) 
);
defparam ff_send_data_7_s3.INIT=4'hE;
  LUT4 ff_msx_reset_n_s2 (
    .F(ff_msx_reset_n_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n722_4),
    .I3(ff_msx_reset_n_6) 
);
defparam ff_msx_reset_n_s2.INIT=16'h6000;
  LUT4 ff_cpu_freeze_s2 (
    .F(ff_cpu_freeze_5),
    .I0(ff_command[0]),
    .I1(ff_cpu_freeze_6),
    .I2(ff_command[1]),
    .I3(n722_4) 
);
defparam ff_cpu_freeze_s2.INIT=16'h1000;
  LUT4 ff_address_13_s3 (
    .F(ff_address_13_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n707_5) 
);
defparam ff_address_13_s3.INIT=16'h1400;
  LUT4 ff_state_2_s3 (
    .F(ff_state_2_8),
    .I0(ff_state_2_9),
    .I1(ff_state_2_10),
    .I2(n696_5),
    .I3(n707_5) 
);
defparam ff_state_2_s3.INIT=16'h0E03;
  LUT4 n11_s3 (
    .F(n11_7),
    .I0(n687_5),
    .I1(ff_spi_cs_n),
    .I2(ff_serial_state[0]),
    .I3(ff_serial_state[1]) 
);
defparam n11_s3.INIT=16'h023C;
  LUT3 n499_s2 (
    .F(n499_6),
    .I0(n715_5),
    .I1(w_spi_address[0]),
    .I2(w_spi_address[1]) 
);
defparam n499_s2.INIT=8'h14;
  LUT4 n498_s2 (
    .F(n498_6),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(n715_5),
    .I3(w_spi_address[2]) 
);
defparam n498_s2.INIT=16'h0708;
  LUT3 n497_s2 (
    .F(n497_6),
    .I0(n715_5),
    .I1(n497_7),
    .I2(w_spi_address[3]) 
);
defparam n497_s2.INIT=8'h14;
  LUT3 n496_s2 (
    .F(n496_6),
    .I0(n715_5),
    .I1(w_spi_address[4]),
    .I2(n496_7) 
);
defparam n496_s2.INIT=8'h14;
  LUT4 n495_s2 (
    .F(n495_6),
    .I0(w_spi_address[4]),
    .I1(n496_7),
    .I2(n715_5),
    .I3(w_spi_address[5]) 
);
defparam n495_s2.INIT=16'h0708;
  LUT3 n494_s2 (
    .F(n494_6),
    .I0(n715_5),
    .I1(n494_7),
    .I2(w_spi_address[6]) 
);
defparam n494_s2.INIT=8'h14;
  LUT3 n493_s2 (
    .F(n493_6),
    .I0(n715_5),
    .I1(w_spi_address[7]),
    .I2(n493_7) 
);
defparam n493_s2.INIT=8'h14;
  LUT4 n491_s2 (
    .F(n491_6),
    .I0(w_spi_address[8]),
    .I1(n492_7),
    .I2(n715_5),
    .I3(w_spi_address[9]) 
);
defparam n491_s2.INIT=16'h0708;
  LUT3 n490_s2 (
    .F(n490_6),
    .I0(n715_5),
    .I1(n490_9),
    .I2(w_spi_address[10]) 
);
defparam n490_s2.INIT=8'h14;
  LUT3 n489_s2 (
    .F(n489_6),
    .I0(n715_5),
    .I1(w_spi_address[11]),
    .I2(n489_7) 
);
defparam n489_s2.INIT=8'h14;
  LUT4 n488_s2 (
    .F(n488_6),
    .I0(w_spi_address[11]),
    .I1(n489_7),
    .I2(n715_5),
    .I3(w_spi_address[12]) 
);
defparam n488_s2.INIT=16'h0708;
  LUT3 n487_s2 (
    .F(n487_6),
    .I0(n715_5),
    .I1(n487_7),
    .I2(w_spi_address[13]) 
);
defparam n487_s2.INIT=8'h14;
  LUT4 n377_s2 (
    .F(n377_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n707_5) 
);
defparam n377_s2.INIT=16'h4000;
  LUT4 n249_s18 (
    .F(n249_27),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n248_25) 
);
defparam n249_s18.INIT=16'h000E;
  LUT4 n347_s2 (
    .F(n347_6),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(n347_7),
    .I3(ff_msx_reset_n_6) 
);
defparam n347_s2.INIT=16'hBFFF;
  LUT4 n364_s2 (
    .F(n364_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n347_7),
    .I3(n722_5) 
);
defparam n364_s2.INIT=16'hBFFF;
  LUT4 n130_s2 (
    .F(n130_6),
    .I0(spi_miso_d),
    .I1(ff_sdr_ready),
    .I2(n696_5),
    .I3(n121_4) 
);
defparam n130_s2.INIT=16'hF3FA;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(w_keyboard_kana_led_off),
    .I1(ff_send_data[1]),
    .I2(n696_5),
    .I3(n121_4) 
);
defparam n128_s2.INIT=16'hFAFC;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n121_4),
    .I1(ff_send_data[4]),
    .I2(n696_5) 
);
defparam n125_s2.INIT=8'hF4;
  LUT3 n123_s3 (
    .F(n123_7),
    .I0(n121_4),
    .I1(ff_send_data[6]),
    .I2(n696_5) 
);
defparam n123_s3.INIT=8'hF4;
  LUT2 n52_s0 (
    .F(n52_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]) 
);
defparam n52_s0.INIT=4'h6;
  LUT3 n51_s0 (
    .F(n51_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n51_s0.INIT=8'h78;
  LUT3 n687_s2 (
    .F(n687_5),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n687_s2.INIT=8'h80;
  LUT2 n707_s2 (
    .F(n707_5),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]) 
);
defparam n707_s2.INIT=4'h8;
  LUT4 n121_s1 (
    .F(n121_4),
    .I0(w_spi_d[3]),
    .I1(n121_5),
    .I2(w_spi_d[2]),
    .I3(n707_4) 
);
defparam n121_s1.INIT=16'h4000;
  LUT4 n696_s2 (
    .F(n696_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_spi_cs_n) 
);
defparam n696_s2.INIT=16'h0100;
  LUT3 n715_s2 (
    .F(n715_5),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n715_s2.INIT=8'h10;
  LUT4 n722_s1 (
    .F(n722_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n347_7) 
);
defparam n722_s1.INIT=16'h4000;
  LUT2 n722_s2 (
    .F(n722_5),
    .I0(ff_command[3]),
    .I1(ff_command[2]) 
);
defparam n722_s2.INIT=4'h4;
  LUT2 n743_s1 (
    .F(n743_4),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n743_s1.INIT=4'h4;
  LUT4 n248_s17 (
    .F(n248_25),
    .I0(n248_26),
    .I1(n347_7),
    .I2(ff_state[0]),
    .I3(n248_27) 
);
defparam n248_s17.INIT=16'h00F4;
  LUT4 n250_s19 (
    .F(n250_27),
    .I0(n347_7),
    .I1(n250_30),
    .I2(n248_27),
    .I3(ff_state[0]) 
);
defparam n250_s19.INIT=16'h0F77;
  LUT2 ff_msx_reset_n_s3 (
    .F(ff_msx_reset_n_6),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam ff_msx_reset_n_s3.INIT=4'h1;
  LUT2 ff_cpu_freeze_s3 (
    .F(ff_cpu_freeze_6),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam ff_cpu_freeze_s3.INIT=4'h9;
  LUT4 ff_state_2_s4 (
    .F(ff_state_2_9),
    .I0(w_spi_address[13]),
    .I1(w_spi_address[11]),
    .I2(w_spi_address[12]),
    .I3(n489_7) 
);
defparam ff_state_2_s4.INIT=16'h8000;
  LUT4 ff_state_2_s5 (
    .F(ff_state_2_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n707_5),
    .I3(ff_state[2]) 
);
defparam ff_state_2_s5.INIT=16'hE1FE;
  LUT3 n497_s3 (
    .F(n497_7),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[2]) 
);
defparam n497_s3.INIT=8'h80;
  LUT4 n496_s3 (
    .F(n496_7),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[2]),
    .I3(w_spi_address[3]) 
);
defparam n496_s3.INIT=16'h8000;
  LUT3 n494_s3 (
    .F(n494_7),
    .I0(w_spi_address[4]),
    .I1(w_spi_address[5]),
    .I2(n496_7) 
);
defparam n494_s3.INIT=8'h80;
  LUT4 n493_s3 (
    .F(n493_7),
    .I0(w_spi_address[4]),
    .I1(w_spi_address[5]),
    .I2(w_spi_address[6]),
    .I3(n496_7) 
);
defparam n493_s3.INIT=16'h8000;
  LUT2 n492_s3 (
    .F(n492_7),
    .I0(w_spi_address[7]),
    .I1(n493_7) 
);
defparam n492_s3.INIT=4'h8;
  LUT4 n489_s3 (
    .F(n489_7),
    .I0(w_spi_address[8]),
    .I1(w_spi_address[9]),
    .I2(w_spi_address[10]),
    .I3(n492_7) 
);
defparam n489_s3.INIT=16'h8000;
  LUT3 n487_s3 (
    .F(n487_7),
    .I0(w_spi_address[11]),
    .I1(w_spi_address[12]),
    .I2(n489_7) 
);
defparam n487_s3.INIT=8'h80;
  LUT4 n347_s3 (
    .F(n347_7),
    .I0(ff_command[4]),
    .I1(ff_command[5]),
    .I2(ff_command[6]),
    .I3(ff_command[7]) 
);
defparam n347_s3.INIT=16'h0001;
  LUT3 n121_s2 (
    .F(n121_5),
    .I0(w_spi_d[1]),
    .I1(w_spi_d[0]),
    .I2(n121_6) 
);
defparam n121_s2.INIT=8'h40;
  LUT4 n248_s18 (
    .F(n248_26),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n248_s18.INIT=16'hFC4F;
  LUT3 n248_s19 (
    .F(n248_27),
    .I0(n121_6),
    .I1(n248_28),
    .I2(ff_state[1]) 
);
defparam n248_s19.INIT=8'h0D;
  LUT4 n121_s3 (
    .F(n121_6),
    .I0(w_spi_d[7]),
    .I1(w_spi_d[6]),
    .I2(w_spi_d[5]),
    .I3(w_spi_d[4]) 
);
defparam n121_s3.INIT=16'h0001;
  LUT4 n248_s20 (
    .F(n248_28),
    .I0(w_spi_d[3]),
    .I1(w_spi_d[2]),
    .I2(w_spi_d[0]),
    .I3(w_spi_d[1]) 
);
defparam n248_s20.INIT=16'hF8EE;
  LUT3 n693_s2 (
    .F(n693_6),
    .I0(n121_4),
    .I1(n696_5),
    .I2(ff_reset_n) 
);
defparam n693_s2.INIT=8'hEF;
  LUT4 n250_s21 (
    .F(n250_30),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam n250_s21.INIT=16'h0100;
  LUT4 ff_send_data_1_s4 (
    .F(ff_send_data_1_10),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]),
    .I3(n121_4) 
);
defparam ff_send_data_1_s4.INIT=16'hFF10;
  LUT4 n490_s4 (
    .F(n490_9),
    .I0(w_spi_address[8]),
    .I1(w_spi_address[9]),
    .I2(w_spi_address[7]),
    .I3(n493_7) 
);
defparam n490_s4.INIT=16'h8000;
  LUT4 n492_s4 (
    .F(n492_9),
    .I0(n715_5),
    .I1(w_spi_address[8]),
    .I2(w_spi_address[7]),
    .I3(n493_7) 
);
defparam n492_s4.INIT=16'h1444;
  LUT3 n715_s3 (
    .F(n715_7),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]),
    .I2(n715_5) 
);
defparam n715_s3.INIT=8'h80;
  LUT4 n500_s4 (
    .F(n500_9),
    .I0(w_spi_address[0]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n500_s4.INIT=16'h5455;
  LUT4 n53_s3 (
    .F(n53_11),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]),
    .I3(ff_bit[0]) 
);
defparam n53_s3.INIT=16'hBF40;
  LUT3 n71_s1 (
    .F(n71_5),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]) 
);
defparam n71_s1.INIT=8'h40;
  LUT4 n33_s12 (
    .F(n33_18),
    .I0(ff_spi_clk),
    .I1(ff_serial_state[1]),
    .I2(ff_serial_state[0]),
    .I3(ff_spi_cs_n) 
);
defparam n33_s12.INIT=16'h00D7;
  LUT4 ff_serial_state_0_s4 (
    .F(ff_serial_state_0_11),
    .I0(ff_spi_clk),
    .I1(ff_spi_cs_n),
    .I2(ff_serial_state[1]),
    .I3(ff_serial_state[0]) 
);
defparam ff_serial_state_0_s4.INIT=16'hFED3;
  DFF ff_spi_clk_s0 (
    .Q(ff_spi_clk),
    .D(spi_clk_d),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_spi_mosi_s0 (
    .Q(ff_spi_mosi),
    .D(spi_mosi_d),
    .CLK(O_sdram_clk_d) 
);
  DFFSE ff_bit_2_s0 (
    .Q(ff_bit[2]),
    .D(n51_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n687_4) 
);
  DFFSE ff_bit_1_s0 (
    .Q(ff_bit[1]),
    .D(n52_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n687_4) 
);
  DFFRE ff_recv_data_7_s0 (
    .Q(w_spi_d[7]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_6_s0 (
    .Q(w_spi_d[6]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_5_s0 (
    .Q(w_spi_d[5]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_4_s0 (
    .Q(w_spi_d[4]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_3_s0 (
    .Q(w_spi_d[3]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_2_s0 (
    .Q(w_spi_d[2]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_1_s0 (
    .Q(w_spi_d[1]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_0_s0 (
    .Q(w_spi_d[0]),
    .D(ff_spi_mosi),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_send_data_6_s0 (
    .Q(ff_send_data[6]),
    .D(ff_send_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_send_data_4_s0 (
    .Q(ff_send_data[4]),
    .D(ff_send_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_send_data_3_s0 (
    .Q(ff_send_data[3]),
    .D(ff_send_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_command_7_s0 (
    .Q(ff_command[7]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_6_s0 (
    .Q(ff_command[6]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_5_s0 (
    .Q(ff_command[5]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_4_s0 (
    .Q(ff_command[4]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_7_s0 (
    .Q(w_spi_address[21]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_6_s0 (
    .Q(w_spi_address[20]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_5_s0 (
    .Q(w_spi_address[19]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_4_s0 (
    .Q(w_spi_address[18]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_3_s0 (
    .Q(w_spi_address[17]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_2_s0 (
    .Q(w_spi_address[16]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_1_s0 (
    .Q(w_spi_address[15]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_0_s0 (
    .Q(w_spi_address[14]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n34_5) 
);
  DFFRE ff_msx_reset_n_s0 (
    .Q(i2s_audio_en_d),
    .D(n347_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_msx_reset_n_5),
    .RESET(n34_5) 
);
  DFFSE ff_cpu_freeze_s0 (
    .Q(w_cpu_freeze),
    .D(n364_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_cpu_freeze_5),
    .SET(n34_5) 
);
  DFF ff_matrix_x_7_s0 (
    .Q(w_matrix_x[7]),
    .D(n381_2),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_6_s0 (
    .Q(w_matrix_x[6]),
    .D(n382_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_5_s0 (
    .Q(w_matrix_x[5]),
    .D(n383_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_4_s0 (
    .Q(w_matrix_x[4]),
    .D(n384_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_3_s0 (
    .Q(w_matrix_x[3]),
    .D(n385_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_2_s0 (
    .Q(w_matrix_x[2]),
    .D(n386_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_1_s0 (
    .Q(w_matrix_x[1]),
    .D(n387_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_0_s0 (
    .Q(w_matrix_x[0]),
    .D(n388_1),
    .CLK(O_sdram_clk_d) 
);
  DFFRE ff_address_msb_s0 (
    .Q(w_spi_address[22]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n722_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom1_mode_2_s0 (
    .Q(w_megarom1_mode[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom1_mode_1_s0 (
    .Q(w_megarom1_mode[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom1_mode_0_s0 (
    .Q(w_megarom1_mode[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom2_mode_2_s0 (
    .Q(w_megarom2_mode[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom2_mode_1_s0 (
    .Q(w_megarom2_mode[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n34_5) 
);
  DFFRE ff_megarom2_mode_0_s0 (
    .Q(w_megarom2_mode[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n34_5) 
);
  DFF ff_spi_cs_n_s0 (
    .Q(ff_spi_cs_n),
    .D(spi_cs_n_d),
    .CLK(O_sdram_clk_d) 
);
  DFFRE ff_send_data_7_s1 (
    .Q(spi_miso_d),
    .D(n123_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFRE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n125_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFRE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n128_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFRE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n121_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_1_10),
    .RESET(n696_4) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFRE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n130_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFRE ff_address_13_s1 (
    .Q(w_spi_address[13]),
    .D(n487_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_13_s1.INIT=1'b0;
  DFFRE ff_address_12_s1 (
    .Q(w_spi_address[12]),
    .D(n488_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_12_s1.INIT=1'b0;
  DFFRE ff_address_11_s1 (
    .Q(w_spi_address[11]),
    .D(n489_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_11_s1.INIT=1'b0;
  DFFRE ff_address_10_s1 (
    .Q(w_spi_address[10]),
    .D(n490_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_10_s1.INIT=1'b0;
  DFFRE ff_address_9_s1 (
    .Q(w_spi_address[9]),
    .D(n491_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_9_s1.INIT=1'b0;
  DFFRE ff_address_8_s1 (
    .Q(w_spi_address[8]),
    .D(n492_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_8_s1.INIT=1'b0;
  DFFRE ff_address_7_s1 (
    .Q(w_spi_address[7]),
    .D(n493_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_7_s1.INIT=1'b0;
  DFFRE ff_address_6_s1 (
    .Q(w_spi_address[6]),
    .D(n494_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_6_s1.INIT=1'b0;
  DFFRE ff_address_5_s1 (
    .Q(w_spi_address[5]),
    .D(n495_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_5_s1.INIT=1'b0;
  DFFRE ff_address_4_s1 (
    .Q(w_spi_address[4]),
    .D(n496_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_4_s1.INIT=1'b0;
  DFFRE ff_address_3_s1 (
    .Q(w_spi_address[3]),
    .D(n497_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFRE ff_address_2_s1 (
    .Q(w_spi_address[2]),
    .D(n498_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFRE ff_address_1_s1 (
    .Q(w_spi_address[1]),
    .D(n499_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFRE ff_address_0_s1 (
    .Q(w_spi_address[0]),
    .D(n500_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n34_5) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFRE ff_serial_state_1_s1 (
    .Q(ff_serial_state[1]),
    .D(n11_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_serial_state_0_11),
    .RESET(n34_5) 
);
  DFFRE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n248_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFRE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n249_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFRE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n250_26),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFS ff_bit_0_s1 (
    .Q(ff_bit[0]),
    .D(n53_11),
    .CLK(O_sdram_clk_d),
    .SET(n687_4) 
);
defparam ff_bit_0_s1.INIT=1'b1;
  DFFR ff_serial_state_0_s3 (
    .Q(ff_serial_state[0]),
    .D(n33_18),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_serial_state_0_s3.INIT=1'b0;
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_0_s (
    .DO({n385_1,n386_1,n387_1,n388_1}),
    .DI(w_spi_d[3:0]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n377_6),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_1_s (
    .DO({n381_2,n382_1,n383_1,n384_1}),
    .DI(w_spi_d[7:4]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n377_6),
    .CLK(O_sdram_clk_d) 
);
  INV n34_s2 (
    .O(n34_5),
    .I(ff_reset_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* micom_connect */
module cz80_mcode (
  n1321_13,
  n2717_8,
  regaddrb_2_6,
  n2511_52,
  n1321_10,
  n2503_13,
  n332_4,
  n189_11,
  n3430_5,
  n222_4,
  incdecz_9,
  n1098_11,
  n154_13,
  n2687_6,
  n2503_12,
  n279_26,
  n1321_8,
  n154_8,
  n1085_21,
  n1693_6,
  n1138_8,
  n1406_7,
  n1321_11,
  n189_9,
  n279_13,
  n2064_18,
  n1139_21,
  n1138_6,
  n2715_6,
  n189_10,
  n290_18,
  incdecz_8,
  n3366_5,
  n2716_7,
  n1531_11,
  n154_9,
  intcycle,
  n189_12,
  n1297_11,
  regaddra_1_17,
  n256_7,
  n2687_11,
  regaddra_1_22,
  regaddra_1_13,
  n1083_20,
  n2511_21,
  regaddrb_2_8,
  f_0,
  f_2,
  f_6,
  f_7,
  ir,
  iset,
  w_m_cycle,
  xy_state,
  n99_22,
  arith16_Z,
  exchangeaf_Z,
  preservec_Z,
  \incdec_16_Z[3]_2_3 ,
  set_busb_to_Z_1_4,
  exchangeaf_Z_3,
  exchangeaf_Z_4,
  mcycles_d_1_7,
  imode_Z_0_4,
  set_busb_to_Z_2_11,
  set_busb_to_Z_1_8,
  arith16_Z_5,
  arith16_Z_6,
  mcycles_d_1_11,
  mcycles_d_1_12,
  mcycles_d_0_7,
  mcycles_d_0_8,
  set_busa_to_Z_2_9,
  set_busa_to_Z_1_12,
  mcycles_d_2_8,
  mcycles_d_2_11,
  \incdec_16_Z[3]_2_6 ,
  set_addr_to_Z_1_12,
  set_addr_to_Z_1_13,
  set_busb_to_Z_2_19,
  set_busb_to_Z_2_24,
  set_busb_to_Z_2_25,
  mcycles_d_1_17,
  set_busa_to_Z_2_16,
  set_busa_to_Z_2_21,
  mcycles_d_2_14,
  mcycles_d_2_15,
  mcycles_d_2_16,
  set_busa_to_Z_1_21,
  set_busa_to_Z_1_22,
  set_addr_to_Z_1_32,
  mcycles_d_1_28,
  mcycles_d_1_32,
  arith16_Z_8,
  tstates_Z_1_23,
  set_busb_to_Z_2_34,
  set_addr_to_Z_1_40,
  set_addr_to_Z_1_42,
  mcycles_d_1_34,
  set_addr_to_Z_1_44,
  mcycles_d_1_36,
  set_busa_to_Z_1_29,
  mcycles_d_1_38,
  preservec_Z_10,
  set_busb_to_Z_2_38,
  set_busb_to_Z_2_40,
  mcycles_d_0_21,
  mcycles_d_2_20,
  set_busa_to_Z_2_25,
  imode_Z_1_6,
  tstates_Z_1_25,
  mcycles_d_2_22,
  exchangeaf_Z_9,
  set_busb_to_Z_2_42,
  arith16_Z_12,
  set_busb_to_Z,
  mcycles_d,
  set_busa_to_Z,
  special_ld_Z,
  tstates_Z,
  imode_Z,
  set_addr_to_Z,
  incdec_16_Z
)
;
input n1321_13;
input n2717_8;
input regaddrb_2_6;
input n2511_52;
input n1321_10;
input n2503_13;
input n332_4;
input n189_11;
input n3430_5;
input n222_4;
input incdecz_9;
input n1098_11;
input n154_13;
input n2687_6;
input n2503_12;
input n279_26;
input n1321_8;
input n154_8;
input n1085_21;
input n1693_6;
input n1138_8;
input n1406_7;
input n1321_11;
input n189_9;
input n279_13;
input n2064_18;
input n1139_21;
input n1138_6;
input n2715_6;
input n189_10;
input n290_18;
input incdecz_8;
input n3366_5;
input n2716_7;
input n1531_11;
input n154_9;
input intcycle;
input n189_12;
input n1297_11;
input regaddra_1_17;
input n256_7;
input n2687_11;
input regaddra_1_22;
input regaddra_1_13;
input n1083_20;
input n2511_21;
input regaddrb_2_8;
input f_0;
input f_2;
input f_6;
input f_7;
input [7:0] ir;
input [1:0] iset;
input [2:0] w_m_cycle;
input [1:0] xy_state;
output n99_22;
output arith16_Z;
output exchangeaf_Z;
output preservec_Z;
output \incdec_16_Z[3]_2_3 ;
output set_busb_to_Z_1_4;
output exchangeaf_Z_3;
output exchangeaf_Z_4;
output mcycles_d_1_7;
output imode_Z_0_4;
output set_busb_to_Z_2_11;
output set_busb_to_Z_1_8;
output arith16_Z_5;
output arith16_Z_6;
output mcycles_d_1_11;
output mcycles_d_1_12;
output mcycles_d_0_7;
output mcycles_d_0_8;
output set_busa_to_Z_2_9;
output set_busa_to_Z_1_12;
output mcycles_d_2_8;
output mcycles_d_2_11;
output \incdec_16_Z[3]_2_6 ;
output set_addr_to_Z_1_12;
output set_addr_to_Z_1_13;
output set_busb_to_Z_2_19;
output set_busb_to_Z_2_24;
output set_busb_to_Z_2_25;
output mcycles_d_1_17;
output set_busa_to_Z_2_16;
output set_busa_to_Z_2_21;
output mcycles_d_2_14;
output mcycles_d_2_15;
output mcycles_d_2_16;
output set_busa_to_Z_1_21;
output set_busa_to_Z_1_22;
output set_addr_to_Z_1_32;
output mcycles_d_1_28;
output mcycles_d_1_32;
output arith16_Z_8;
output tstates_Z_1_23;
output set_busb_to_Z_2_34;
output set_addr_to_Z_1_40;
output set_addr_to_Z_1_42;
output mcycles_d_1_34;
output set_addr_to_Z_1_44;
output mcycles_d_1_36;
output set_busa_to_Z_1_29;
output mcycles_d_1_38;
output preservec_Z_10;
output set_busb_to_Z_2_38;
output set_busb_to_Z_2_40;
output mcycles_d_0_21;
output mcycles_d_2_20;
output set_busa_to_Z_2_25;
output imode_Z_1_6;
output tstates_Z_1_25;
output mcycles_d_2_22;
output exchangeaf_Z_9;
output set_busb_to_Z_2_42;
output arith16_Z_12;
output [2:1] set_busb_to_Z;
output [2:0] mcycles_d;
output [2:1] set_busa_to_Z;
output [0:0] special_ld_Z;
output [2:0] tstates_Z;
output [1:0] imode_Z;
output [1:1] set_addr_to_Z;
output [3:3] incdec_16_Z;
wire n99_13;
wire n99_14;
wire n99_15;
wire n99_16;
wire set_busb_to_Z_2_3;
wire set_busb_to_Z_2_4;
wire set_busb_to_Z_2_6;
wire set_busb_to_Z_1_3;
wire set_busb_to_Z_1_5;
wire set_busb_to_Z_1_6;
wire mcycles_d_1_4;
wire mcycles_d_1_5;
wire mcycles_d_1_6;
wire mcycles_d_0_6;
wire set_busa_to_Z_2_4;
wire set_busa_to_Z_2_5;
wire set_busa_to_Z_2_6;
wire set_busa_to_Z_2_7;
wire set_busa_to_Z_1_4;
wire set_busa_to_Z_1_5;
wire set_busa_to_Z_1_6;
wire mcycles_d_2_6;
wire mcycles_d_2_7;
wire preservec_Z_6;
wire \incdec_16_Z[3]_2_4 ;
wire \incdec_16_Z[3]_2_5 ;
wire tstates_Z_1_4;
wire tstates_Z_1_5;
wire tstates_Z_1_6;
wire set_addr_to_Z_1_4;
wire set_addr_to_Z_1_5;
wire set_addr_to_Z_1_6;
wire tstates_Z_0_4;
wire tstates_Z_0_5;
wire tstates_Z_2_4;
wire set_busb_to_Z_2_8;
wire set_busb_to_Z_2_9;
wire set_busb_to_Z_2_10;
wire set_busb_to_Z_2_12;
wire set_busb_to_Z_2_13;
wire set_busb_to_Z_2_14;
wire set_busb_to_Z_1_9;
wire set_busb_to_Z_1_10;
wire set_busb_to_Z_1_11;
wire set_busb_to_Z_1_12;
wire set_busb_to_Z_1_13;
wire set_busb_to_Z_1_14;
wire mcycles_d_1_8;
wire mcycles_d_1_9;
wire mcycles_d_1_10;
wire mcycles_d_1_14;
wire mcycles_d_1_16;
wire mcycles_d_0_9;
wire set_busa_to_Z_2_8;
wire set_busa_to_Z_2_10;
wire set_busa_to_Z_2_11;
wire set_busa_to_Z_2_12;
wire set_busa_to_Z_2_13;
wire set_busa_to_Z_2_14;
wire set_busa_to_Z_2_15;
wire set_busa_to_Z_1_7;
wire set_busa_to_Z_1_8;
wire set_busa_to_Z_1_9;
wire set_busa_to_Z_1_10;
wire set_busa_to_Z_1_13;
wire mcycles_d_2_9;
wire mcycles_d_2_13;
wire preservec_Z_7;
wire \incdec_16_Z[3]_2_7 ;
wire \incdec_16_Z[3]_2_8 ;
wire \incdec_16_Z[3]_2_9 ;
wire tstates_Z_1_7;
wire tstates_Z_1_8;
wire tstates_Z_1_9;
wire tstates_Z_1_10;
wire imode_Z_0_5;
wire set_addr_to_Z_1_9;
wire set_addr_to_Z_1_10;
wire set_addr_to_Z_1_11;
wire set_addr_to_Z_1_14;
wire set_addr_to_Z_1_16;
wire set_addr_to_Z_1_17;
wire tstates_Z_0_6;
wire tstates_Z_0_7;
wire tstates_Z_0_8;
wire tstates_Z_0_9;
wire tstates_Z_0_10;
wire tstates_Z_2_5;
wire tstates_Z_2_6;
wire tstates_Z_2_7;
wire set_busb_to_Z_2_16;
wire set_busb_to_Z_2_17;
wire set_busb_to_Z_2_18;
wire set_busb_to_Z_2_21;
wire set_busb_to_Z_2_23;
wire set_busb_to_Z_2_27;
wire set_busb_to_Z_1_16;
wire set_busb_to_Z_1_17;
wire set_busb_to_Z_1_19;
wire set_busb_to_Z_1_20;
wire set_busb_to_Z_1_21;
wire set_busb_to_Z_1_23;
wire mcycles_d_1_21;
wire mcycles_d_1_22;
wire mcycles_d_1_23;
wire mcycles_d_1_25;
wire mcycles_d_1_26;
wire mcycles_d_0_10;
wire mcycles_d_0_11;
wire mcycles_d_0_12;
wire set_busa_to_Z_2_17;
wire set_busa_to_Z_2_18;
wire set_busa_to_Z_2_19;
wire set_busa_to_Z_1_15;
wire set_busa_to_Z_1_18;
wire set_busa_to_Z_1_19;
wire set_busa_to_Z_1_20;
wire \incdec_16_Z[3]_2_10 ;
wire tstates_Z_1_11;
wire tstates_Z_1_13;
wire tstates_Z_1_14;
wire tstates_Z_1_16;
wire tstates_Z_1_17;
wire set_addr_to_Z_1_18;
wire set_addr_to_Z_1_19;
wire set_addr_to_Z_1_20;
wire set_addr_to_Z_1_21;
wire set_addr_to_Z_1_22;
wire set_addr_to_Z_1_24;
wire set_addr_to_Z_1_25;
wire set_addr_to_Z_1_26;
wire set_addr_to_Z_1_28;
wire set_addr_to_Z_1_29;
wire tstates_Z_0_11;
wire tstates_Z_0_12;
wire tstates_Z_0_13;
wire tstates_Z_2_8;
wire tstates_Z_2_9;
wire set_busb_to_Z_2_28;
wire set_busb_to_Z_2_29;
wire set_busb_to_Z_2_30;
wire set_busb_to_Z_2_31;
wire set_busb_to_Z_2_32;
wire set_busb_to_Z_1_24;
wire mcycles_d_0_13;
wire mcycles_d_0_14;
wire mcycles_d_0_15;
wire set_busa_to_Z_2_22;
wire set_busa_to_Z_2_23;
wire set_busa_to_Z_1_23;
wire tstates_Z_1_18;
wire tstates_Z_1_20;
wire set_addr_to_Z_1_30;
wire set_addr_to_Z_1_31;
wire set_addr_to_Z_1_33;
wire set_addr_to_Z_1_34;
wire tstates_Z_0_14;
wire mcycles_d_0_16;
wire mcycles_d_0_17;
wire tstates_Z_1_21;
wire mcycles_d_1_30;
wire set_addr_to_Z_1_36;
wire set_busa_to_Z_1_25;
wire set_addr_to_Z_1_38;
wire mcycles_d_0_19;
wire set_busb_to_Z_2_36;
wire mcycles_d_2_18;
wire set_busb_to_Z_1_26;
wire set_busa_to_Z_1_27;
wire set_busb_to_Z_1_28;
wire tstates_Z_1_27;
wire set_busa_to_Z_1_31;
wire preservec_Z_12;
wire set_busb_to_Z_1_30;
wire set_busb_to_Z_2_44;
wire set_busb_to_Z_1_32;
wire n99_18;
wire n99_20;
wire VCC;
wire GND;
  LUT3 n99_s19 (
    .F(n99_13),
    .I0(f_6),
    .I1(f_6),
    .I2(ir[3]) 
);
defparam n99_s19.INIT=8'hC5;
  LUT3 n99_s20 (
    .F(n99_14),
    .I0(f_0),
    .I1(f_0),
    .I2(ir[3]) 
);
defparam n99_s20.INIT=8'hC5;
  LUT3 n99_s21 (
    .F(n99_15),
    .I0(f_2),
    .I1(f_2),
    .I2(ir[3]) 
);
defparam n99_s21.INIT=8'hC5;
  LUT3 n99_s22 (
    .F(n99_16),
    .I0(f_7),
    .I1(f_7),
    .I2(ir[3]) 
);
defparam n99_s22.INIT=8'hC5;
  LUT4 set_busb_to_Z_2_s (
    .F(set_busb_to_Z[2]),
    .I0(set_busb_to_Z_2_3),
    .I1(set_busb_to_Z_2_4),
    .I2(set_busb_to_Z_2_38),
    .I3(set_busb_to_Z_2_6) 
);
defparam set_busb_to_Z_2_s.INIT=16'hB0FF;
  LUT4 set_busb_to_Z_1_s (
    .F(set_busb_to_Z[1]),
    .I0(set_busb_to_Z_1_3),
    .I1(set_busb_to_Z_1_4),
    .I2(set_busb_to_Z_1_5),
    .I3(set_busb_to_Z_1_6) 
);
defparam set_busb_to_Z_1_s.INIT=16'h4F00;
  LUT2 arith16_Z_s (
    .F(arith16_Z),
    .I0(arith16_Z_12),
    .I1(arith16_Z_8) 
);
defparam arith16_Z_s.INIT=4'h8;
  LUT3 exchangeaf_Z_s (
    .F(exchangeaf_Z),
    .I0(exchangeaf_Z_3),
    .I1(exchangeaf_Z_4),
    .I2(exchangeaf_Z_9) 
);
defparam exchangeaf_Z_s.INIT=8'h80;
  LUT4 mcycles_d_1_s (
    .F(mcycles_d[1]),
    .I0(mcycles_d_1_4),
    .I1(mcycles_d_1_5),
    .I2(mcycles_d_1_6),
    .I3(mcycles_d_1_7) 
);
defparam mcycles_d_1_s.INIT=16'h770F;
  LUT4 mcycles_d_0_s (
    .F(mcycles_d[0]),
    .I0(mcycles_d_0_21),
    .I1(mcycles_d_0_19),
    .I2(mcycles_d_0_6),
    .I3(iset[1]) 
);
defparam mcycles_d_0_s.INIT=16'hEEF0;
  LUT4 set_busa_to_Z_2_s (
    .F(set_busa_to_Z[2]),
    .I0(set_busa_to_Z_2_4),
    .I1(set_busa_to_Z_2_5),
    .I2(set_busa_to_Z_2_6),
    .I3(set_busa_to_Z_2_7) 
);
defparam set_busa_to_Z_2_s.INIT=16'h4F00;
  LUT4 set_busa_to_Z_1_s (
    .F(set_busa_to_Z[1]),
    .I0(set_busa_to_Z_1_4),
    .I1(set_busa_to_Z_1_5),
    .I2(set_busa_to_Z_1_6),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_1_s.INIT=16'h0F11;
  LUT4 mcycles_d_2_s (
    .F(mcycles_d[2]),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_6),
    .I2(mcycles_d_1_7),
    .I3(mcycles_d_2_7) 
);
defparam mcycles_d_2_s.INIT=16'hFFB0;
  LUT3 preservec_Z_s (
    .F(preservec_Z),
    .I0(iset[1]),
    .I1(preservec_Z_10),
    .I2(preservec_Z_6) 
);
defparam preservec_Z_s.INIT=8'hF8;
  LUT4 \incdec_16_Z[3]_2_s1  (
    .F(\incdec_16_Z[3]_2_3 ),
    .I0(iset[0]),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(\incdec_16_Z[3]_2_5 ),
    .I3(iset[1]) 
);
defparam \incdec_16_Z[3]_2_s1 .INIT=16'hF0EE;
  LUT4 special_ld_Z_0_s (
    .F(special_ld_Z[0]),
    .I0(ir[5]),
    .I1(ir[3]),
    .I2(iset[1]),
    .I3(n1321_13) 
);
defparam special_ld_Z_0_s.INIT=16'h4000;
  LUT4 tstates_Z_1_s (
    .F(tstates_Z[1]),
    .I0(tstates_Z_1_4),
    .I1(iset[1]),
    .I2(tstates_Z_1_5),
    .I3(tstates_Z_1_6) 
);
defparam tstates_Z_1_s.INIT=16'h0D00;
  LUT2 imode_Z_0_s (
    .F(imode_Z[0]),
    .I0(iset[1]),
    .I1(imode_Z_0_4) 
);
defparam imode_Z_0_s.INIT=4'h7;
  LUT4 imode_Z_1_s (
    .F(imode_Z[1]),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(iset[1]),
    .I3(imode_Z_1_6) 
);
defparam imode_Z_1_s.INIT=16'h8FFF;
  LUT4 set_addr_to_Z_1_s (
    .F(set_addr_to_Z[1]),
    .I0(set_addr_to_Z_1_4),
    .I1(set_addr_to_Z_1_5),
    .I2(set_addr_to_Z_1_6),
    .I3(set_addr_to_Z_1_44) 
);
defparam set_addr_to_Z_1_s.INIT=16'h07FF;
  LUT4 tstates_Z_0_s (
    .F(tstates_Z[0]),
    .I0(tstates_Z_0_4),
    .I1(tstates_Z_0_5),
    .I2(n2717_8),
    .I3(iset[1]) 
);
defparam tstates_Z_0_s.INIT=16'hF5FC;
  LUT4 tstates_Z_2_s (
    .F(tstates_Z[2]),
    .I0(tstates_Z_1_4),
    .I1(tstates_Z_2_4),
    .I2(iset[1]),
    .I3(tstates_Z_1_6) 
);
defparam tstates_Z_2_s.INIT=16'h0EFF;
  LUT4 set_busb_to_Z_2_s0 (
    .F(set_busb_to_Z_2_3),
    .I0(regaddrb_2_6),
    .I1(set_busb_to_Z_2_40),
    .I2(set_busb_to_Z_2_8),
    .I3(set_busb_to_Z_1_4) 
);
defparam set_busb_to_Z_2_s0.INIT=16'hF800;
  LUT4 set_busb_to_Z_2_s1 (
    .F(set_busb_to_Z_2_4),
    .I0(set_busb_to_Z_2_9),
    .I1(set_busb_to_Z_2_10),
    .I2(set_busb_to_Z_2_11),
    .I3(set_busb_to_Z_2_12) 
);
defparam set_busb_to_Z_2_s1.INIT=16'h004F;
  LUT4 set_busb_to_Z_2_s3 (
    .F(set_busb_to_Z_2_6),
    .I0(set_busb_to_Z_2_13),
    .I1(set_busb_to_Z_2_14),
    .I2(n2511_52),
    .I3(set_busb_to_Z_2_44) 
);
defparam set_busb_to_Z_2_s3.INIT=16'h004F;
  LUT4 set_busb_to_Z_1_s0 (
    .F(set_busb_to_Z_1_3),
    .I0(set_busb_to_Z_1_30),
    .I1(set_busb_to_Z_1_8),
    .I2(set_busb_to_Z_1_9),
    .I3(set_busb_to_Z_1_10) 
);
defparam set_busb_to_Z_1_s0.INIT=16'hB033;
  LUT2 set_busb_to_Z_1_s1 (
    .F(set_busb_to_Z_1_4),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam set_busb_to_Z_1_s1.INIT=4'h1;
  LUT4 set_busb_to_Z_1_s2 (
    .F(set_busb_to_Z_1_5),
    .I0(ir[1]),
    .I1(set_busb_to_Z_1_11),
    .I2(set_busb_to_Z_1_12),
    .I3(set_busb_to_Z_2_38) 
);
defparam set_busb_to_Z_1_s2.INIT=16'h0700;
  LUT4 set_busb_to_Z_1_s3 (
    .F(set_busb_to_Z_1_6),
    .I0(set_busb_to_Z_1_13),
    .I1(ir[4]),
    .I2(set_busb_to_Z_1_14),
    .I3(set_busb_to_Z_1_32) 
);
defparam set_busb_to_Z_1_s3.INIT=16'h004F;
  LUT3 exchangeaf_Z_s0 (
    .F(exchangeaf_Z_3),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[3]) 
);
defparam exchangeaf_Z_s0.INIT=8'h10;
  LUT3 exchangeaf_Z_s1 (
    .F(exchangeaf_Z_4),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam exchangeaf_Z_s1.INIT=8'h01;
  LUT4 mcycles_d_1_s0 (
    .F(mcycles_d_1_4),
    .I0(arith16_Z_8),
    .I1(mcycles_d_1_8),
    .I2(mcycles_d_1_9),
    .I3(mcycles_d_1_10) 
);
defparam mcycles_d_1_s0.INIT=16'h4000;
  LUT4 mcycles_d_1_s1 (
    .F(mcycles_d_1_5),
    .I0(mcycles_d_1_11),
    .I1(mcycles_d_1_12),
    .I2(mcycles_d_1_32),
    .I3(mcycles_d_1_14) 
);
defparam mcycles_d_1_s1.INIT=16'h1000;
  LUT3 mcycles_d_1_s2 (
    .F(mcycles_d_1_6),
    .I0(mcycles_d_1_38),
    .I1(mcycles_d_1_16),
    .I2(iset[1]) 
);
defparam mcycles_d_1_s2.INIT=8'h3A;
  LUT2 mcycles_d_1_s3 (
    .F(mcycles_d_1_7),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam mcycles_d_1_s3.INIT=4'h1;
  LUT4 mcycles_d_0_s2 (
    .F(mcycles_d_0_6),
    .I0(mcycles_d_1_38),
    .I1(n1321_10),
    .I2(mcycles_d_0_9),
    .I3(iset[0]) 
);
defparam mcycles_d_0_s2.INIT=16'hBB0F;
  LUT4 set_busa_to_Z_2_s0 (
    .F(set_busa_to_Z_2_4),
    .I0(set_busa_to_Z_2_8),
    .I1(set_busa_to_Z_2_9),
    .I2(set_busa_to_Z_2_10),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s0.INIT=16'h7000;
  LUT4 set_busa_to_Z_2_s1 (
    .F(set_busa_to_Z_2_5),
    .I0(set_busa_to_Z_2_11),
    .I1(ir[0]),
    .I2(ir[5]),
    .I3(set_busb_to_Z_1_4) 
);
defparam set_busa_to_Z_2_s1.INIT=16'hF400;
  LUT4 set_busa_to_Z_2_s2 (
    .F(set_busa_to_Z_2_6),
    .I0(set_busa_to_Z_2_12),
    .I1(set_busb_to_Z_2_11),
    .I2(set_busa_to_Z_2_13),
    .I3(mcycles_d_1_7) 
);
defparam set_busa_to_Z_2_s2.INIT=16'h0B00;
  LUT4 set_busa_to_Z_2_s3 (
    .F(set_busa_to_Z_2_7),
    .I0(ir[2]),
    .I1(n2503_13),
    .I2(set_busa_to_Z_2_14),
    .I3(set_busa_to_Z_2_15) 
);
defparam set_busa_to_Z_2_s3.INIT=16'hB0BB;
  LUT2 set_busa_to_Z_1_s0 (
    .F(set_busa_to_Z_1_4),
    .I0(ir[1]),
    .I1(iset[0]) 
);
defparam set_busa_to_Z_1_s0.INIT=4'h4;
  LUT4 set_busa_to_Z_1_s1 (
    .F(set_busa_to_Z_1_5),
    .I0(set_busa_to_Z_1_7),
    .I1(set_busb_to_Z_1_4),
    .I2(set_busa_to_Z_1_8),
    .I3(set_busa_to_Z_1_9) 
);
defparam set_busa_to_Z_1_s1.INIT=16'h0B00;
  LUT4 set_busa_to_Z_1_s2 (
    .F(set_busa_to_Z_1_6),
    .I0(set_busa_to_Z_1_10),
    .I1(set_busa_to_Z_1_29),
    .I2(set_busa_to_Z_1_12),
    .I3(set_busa_to_Z_1_13) 
);
defparam set_busa_to_Z_1_s2.INIT=16'h0001;
  LUT4 mcycles_d_2_s1 (
    .F(mcycles_d_2_6),
    .I0(mcycles_d_2_9),
    .I1(mcycles_d_2_18),
    .I2(mcycles_d_2_11),
    .I3(mcycles_d_2_22) 
);
defparam mcycles_d_2_s1.INIT=16'h0001;
  LUT3 mcycles_d_2_s2 (
    .F(mcycles_d_2_7),
    .I0(mcycles_d_2_13),
    .I1(n332_4),
    .I2(iset[1]) 
);
defparam mcycles_d_2_s2.INIT=8'hE0;
  LUT4 preservec_Z_s1 (
    .F(preservec_Z_6),
    .I0(n189_11),
    .I1(n3430_5),
    .I2(set_busb_to_Z_1_8),
    .I3(exchangeaf_Z_9) 
);
defparam preservec_Z_s1.INIT=16'hB000;
  LUT4 \incdec_16_Z[3]_2_s2  (
    .F(\incdec_16_Z[3]_2_4 ),
    .I0(arith16_Z_6),
    .I1(mcycles_d_0_7),
    .I2(\incdec_16_Z[3]_2_6 ),
    .I3(\incdec_16_Z[3]_2_7 ) 
);
defparam \incdec_16_Z[3]_2_s2 .INIT=16'h0700;
  LUT4 \incdec_16_Z[3]_2_s3  (
    .F(\incdec_16_Z[3]_2_5 ),
    .I0(\incdec_16_Z[3]_2_8 ),
    .I1(n222_4),
    .I2(\incdec_16_Z[3]_2_9 ),
    .I3(ir[3]) 
);
defparam \incdec_16_Z[3]_2_s3 .INIT=16'h7077;
  LUT4 tstates_Z_1_s0 (
    .F(tstates_Z_1_4),
    .I0(mcycles_d_1_38),
    .I1(n189_11),
    .I2(n222_4),
    .I3(iset[0]) 
);
defparam tstates_Z_1_s0.INIT=16'hF400;
  LUT4 tstates_Z_1_s1 (
    .F(tstates_Z_1_5),
    .I0(tstates_Z_1_7),
    .I1(n222_4),
    .I2(tstates_Z_1_8),
    .I3(mcycles_d_1_7) 
);
defparam tstates_Z_1_s1.INIT=16'hE000;
  LUT4 tstates_Z_1_s2 (
    .F(tstates_Z_1_6),
    .I0(iset[1]),
    .I1(tstates_Z_1_9),
    .I2(tstates_Z_1_10),
    .I3(n2717_8) 
);
defparam tstates_Z_1_s2.INIT=16'h007F;
  LUT4 imode_Z_0_s0 (
    .F(imode_Z_0_4),
    .I0(imode_Z_0_5),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n1321_10) 
);
defparam imode_Z_0_s0.INIT=16'h4000;
  LUT4 set_addr_to_Z_1_s0 (
    .F(set_addr_to_Z_1_4),
    .I0(set_addr_to_Z_1_40),
    .I1(set_addr_to_Z_1_9),
    .I2(set_addr_to_Z_1_10),
    .I3(set_addr_to_Z_1_11) 
);
defparam set_addr_to_Z_1_s0.INIT=16'h00E0;
  LUT4 set_addr_to_Z_1_s1 (
    .F(set_addr_to_Z_1_5),
    .I0(set_addr_to_Z_1_12),
    .I1(ir[7]),
    .I2(set_addr_to_Z_1_13),
    .I3(set_addr_to_Z_1_14) 
);
defparam set_addr_to_Z_1_s1.INIT=16'h1F00;
  LUT4 set_addr_to_Z_1_s2 (
    .F(set_addr_to_Z_1_6),
    .I0(incdecz_9),
    .I1(set_addr_to_Z_1_42),
    .I2(set_addr_to_Z_1_16),
    .I3(set_addr_to_Z_1_17) 
);
defparam set_addr_to_Z_1_s2.INIT=16'hF800;
  LUT4 tstates_Z_0_s0 (
    .F(tstates_Z_0_4),
    .I0(tstates_Z_0_6),
    .I1(n222_4),
    .I2(tstates_Z_0_7),
    .I3(tstates_Z_0_8) 
);
defparam tstates_Z_0_s0.INIT=16'hC200;
  LUT4 tstates_Z_0_s1 (
    .F(tstates_Z_0_5),
    .I0(tstates_Z_0_9),
    .I1(n222_4),
    .I2(tstates_Z_0_10),
    .I3(tstates_Z_1_4) 
);
defparam tstates_Z_0_s1.INIT=16'h001F;
  LUT4 tstates_Z_2_s0 (
    .F(tstates_Z_2_4),
    .I0(tstates_Z_2_5),
    .I1(tstates_Z_2_6),
    .I2(tstates_Z_2_7),
    .I3(iset[0]) 
);
defparam tstates_Z_2_s0.INIT=16'h00EF;
  LUT4 set_busb_to_Z_2_s5 (
    .F(set_busb_to_Z_2_8),
    .I0(ir[5]),
    .I1(set_busb_to_Z_2_16),
    .I2(set_busb_to_Z_2_17),
    .I3(ir[3]) 
);
defparam set_busb_to_Z_2_s5.INIT=16'h00F8;
  LUT4 set_busb_to_Z_2_s6 (
    .F(set_busb_to_Z_2_9),
    .I0(set_busb_to_Z_2_18),
    .I1(preservec_Z_7),
    .I2(set_busb_to_Z_2_19),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s6.INIT=16'h4F00;
  LUT4 set_busb_to_Z_2_s7 (
    .F(set_busb_to_Z_2_10),
    .I0(n1098_11),
    .I1(n189_11),
    .I2(set_busb_to_Z_2_34),
    .I3(set_busb_to_Z_2_21) 
);
defparam set_busb_to_Z_2_s7.INIT=16'h131F;
  LUT2 set_busb_to_Z_2_s8 (
    .F(set_busb_to_Z_2_11),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam set_busb_to_Z_2_s8.INIT=4'h8;
  LUT4 set_busb_to_Z_2_s9 (
    .F(set_busb_to_Z_2_12),
    .I0(set_busb_to_Z_2_36),
    .I1(set_busb_to_Z_2_23),
    .I2(ir[2]),
    .I3(set_busb_to_Z_2_24) 
);
defparam set_busb_to_Z_2_s9.INIT=16'hB000;
  LUT4 set_busb_to_Z_2_s10 (
    .F(set_busb_to_Z_2_13),
    .I0(set_busb_to_Z_2_25),
    .I1(set_busb_to_Z_2_42),
    .I2(n154_13),
    .I3(n2687_6) 
);
defparam set_busb_to_Z_2_s10.INIT=16'hF400;
  LUT4 set_busb_to_Z_2_s11 (
    .F(set_busb_to_Z_2_14),
    .I0(set_busb_to_Z_2_27),
    .I1(set_busa_to_Z_1_29),
    .I2(preservec_Z_12),
    .I3(set_busa_to_Z_1_12) 
);
defparam set_busb_to_Z_2_s11.INIT=16'h0001;
  LUT2 set_busb_to_Z_1_s5 (
    .F(set_busb_to_Z_1_8),
    .I0(ir[1]),
    .I1(ir[2]) 
);
defparam set_busb_to_Z_1_s5.INIT=4'h4;
  LUT4 set_busb_to_Z_1_s6 (
    .F(set_busb_to_Z_1_9),
    .I0(set_busb_to_Z_1_16),
    .I1(arith16_Z_5),
    .I2(set_busb_to_Z_2_23),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_1_s6.INIT=16'h7F00;
  LUT4 set_busb_to_Z_1_s7 (
    .F(set_busb_to_Z_1_10),
    .I0(ir[5]),
    .I1(set_busb_to_Z_1_17),
    .I2(set_busb_to_Z_1_26),
    .I3(ir[3]) 
);
defparam set_busb_to_Z_1_s7.INIT=16'hF0EE;
  LUT4 set_busb_to_Z_1_s8 (
    .F(set_busb_to_Z_1_11),
    .I0(set_busb_to_Z_2_36),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(set_busb_to_Z_2_24) 
);
defparam set_busb_to_Z_1_s8.INIT=16'hEF00;
  LUT4 set_busb_to_Z_1_s9 (
    .F(set_busb_to_Z_1_12),
    .I0(set_busb_to_Z_1_19),
    .I1(set_busb_to_Z_1_20),
    .I2(set_busb_to_Z_2_21),
    .I3(set_busb_to_Z_2_11) 
);
defparam set_busb_to_Z_1_s9.INIT=16'hF800;
  LUT4 set_busb_to_Z_1_s10 (
    .F(set_busb_to_Z_1_13),
    .I0(set_busb_to_Z_1_21),
    .I1(n154_13),
    .I2(ir[5]),
    .I3(set_busb_to_Z_1_28) 
);
defparam set_busb_to_Z_1_s10.INIT=16'h00F1;
  LUT4 set_busb_to_Z_1_s11 (
    .F(set_busb_to_Z_1_14),
    .I0(set_busb_to_Z_1_23),
    .I1(set_busa_to_Z_1_29),
    .I2(set_busa_to_Z_1_12),
    .I3(n2511_52) 
);
defparam set_busb_to_Z_1_s11.INIT=16'h0100;
  LUT2 arith16_Z_s2 (
    .F(arith16_Z_5),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]) 
);
defparam arith16_Z_s2.INIT=4'h4;
  LUT3 arith16_Z_s3 (
    .F(arith16_Z_6),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[3]) 
);
defparam arith16_Z_s3.INIT=8'h10;
  LUT4 mcycles_d_1_s4 (
    .F(mcycles_d_1_8),
    .I0(n2503_12),
    .I1(mcycles_d_1_17),
    .I2(ir[5]),
    .I3(mcycles_d_1_34) 
);
defparam mcycles_d_1_s4.INIT=16'h7077;
  LUT4 mcycles_d_1_s5 (
    .F(mcycles_d_1_9),
    .I0(ir[3]),
    .I1(preservec_Z_7),
    .I2(set_busb_to_Z_2_11),
    .I3(n279_26) 
);
defparam mcycles_d_1_s5.INIT=16'h00BF;
  LUT3 mcycles_d_1_s6 (
    .F(mcycles_d_1_10),
    .I0(mcycles_d_1_36),
    .I1(mcycles_d_1_28),
    .I2(mcycles_d_1_21) 
);
defparam mcycles_d_1_s6.INIT=8'h10;
  LUT4 mcycles_d_1_s7 (
    .F(mcycles_d_1_11),
    .I0(ir[3]),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(mcycles_d_1_22) 
);
defparam mcycles_d_1_s7.INIT=16'h0130;
  LUT4 mcycles_d_1_s8 (
    .F(mcycles_d_1_12),
    .I0(n1321_8),
    .I1(ir[0]),
    .I2(mcycles_d_1_23),
    .I3(ir[1]) 
);
defparam mcycles_d_1_s8.INIT=16'h0B00;
  LUT4 mcycles_d_1_s10 (
    .F(mcycles_d_1_14),
    .I0(n154_8),
    .I1(n1085_21),
    .I2(n99_22),
    .I3(mcycles_d_1_25) 
);
defparam mcycles_d_1_s10.INIT=16'h07F0;
  LUT4 mcycles_d_1_s12 (
    .F(mcycles_d_1_16),
    .I0(mcycles_d_0_19),
    .I1(mcycles_d_1_26),
    .I2(mcycles_d_2_13),
    .I3(ir[6]) 
);
defparam mcycles_d_1_s12.INIT=16'h0D00;
  LUT3 mcycles_d_0_s3 (
    .F(mcycles_d_0_7),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]) 
);
defparam mcycles_d_0_s3.INIT=8'h40;
  LUT4 mcycles_d_0_s4 (
    .F(mcycles_d_0_8),
    .I0(set_busb_to_Z_2_23),
    .I1(ir[2]),
    .I2(n1321_10),
    .I3(n332_4) 
);
defparam mcycles_d_0_s4.INIT=16'h00EF;
  LUT4 mcycles_d_0_s5 (
    .F(mcycles_d_0_9),
    .I0(mcycles_d_1_10),
    .I1(mcycles_d_0_10),
    .I2(mcycles_d_0_11),
    .I3(mcycles_d_0_12) 
);
defparam mcycles_d_0_s5.INIT=16'h0700;
  LUT3 set_busa_to_Z_2_s4 (
    .F(set_busa_to_Z_2_8),
    .I0(set_busa_to_Z_2_16),
    .I1(ir[4]),
    .I2(ir[3]) 
);
defparam set_busa_to_Z_2_s4.INIT=8'hB0;
  LUT4 set_busa_to_Z_2_s5 (
    .F(set_busa_to_Z_2_9),
    .I0(set_busa_to_Z_2_17),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam set_busa_to_Z_2_s5.INIT=16'h51F4;
  LUT4 set_busa_to_Z_2_s6 (
    .F(set_busa_to_Z_2_10),
    .I0(n189_11),
    .I1(set_busb_to_Z_1_8),
    .I2(n1693_6),
    .I3(set_busa_to_Z_2_16) 
);
defparam set_busa_to_Z_2_s6.INIT=16'h0777;
  LUT4 set_busa_to_Z_2_s7 (
    .F(set_busa_to_Z_2_11),
    .I0(ir[3]),
    .I1(arith16_Z_5),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_2_s7.INIT=16'h0FF7;
  LUT4 set_busa_to_Z_2_s8 (
    .F(set_busa_to_Z_2_12),
    .I0(n1098_11),
    .I1(set_busa_to_Z_2_18),
    .I2(set_busa_to_Z_2_19),
    .I3(n189_11) 
);
defparam set_busa_to_Z_2_s8.INIT=16'h030D;
  LUT4 set_busa_to_Z_2_s9 (
    .F(set_busa_to_Z_2_13),
    .I0(n3430_5),
    .I1(n1138_8),
    .I2(mcycles_d_1_17),
    .I3(set_busa_to_Z_2_25) 
);
defparam set_busa_to_Z_2_s9.INIT=16'h00F4;
  LUT4 set_busa_to_Z_2_s10 (
    .F(set_busa_to_Z_2_14),
    .I0(ir[4]),
    .I1(n1406_7),
    .I2(set_busa_to_Z_2_21),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s10.INIT=16'hF400;
  LUT4 set_busa_to_Z_2_s11 (
    .F(set_busa_to_Z_2_15),
    .I0(n154_13),
    .I1(set_busa_to_Z_1_12),
    .I2(set_busa_to_Z_1_13),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_2_s11.INIT=16'h0100;
  LUT4 set_busa_to_Z_1_s3 (
    .F(set_busa_to_Z_1_7),
    .I0(set_busa_to_Z_1_25),
    .I1(set_busa_to_Z_1_15),
    .I2(set_busa_to_Z_1_31),
    .I3(set_busa_to_Z_1_27) 
);
defparam set_busa_to_Z_1_s3.INIT=16'h000D;
  LUT4 set_busa_to_Z_1_s4 (
    .F(set_busa_to_Z_1_8),
    .I0(n189_11),
    .I1(set_busa_to_Z_1_18),
    .I2(n2503_12),
    .I3(ir[7]) 
);
defparam set_busa_to_Z_1_s4.INIT=16'hA300;
  LUT4 set_busa_to_Z_1_s5 (
    .F(set_busa_to_Z_1_9),
    .I0(set_busa_to_Z_1_19),
    .I1(set_busa_to_Z_1_20),
    .I2(ir[4]),
    .I3(iset[0]) 
);
defparam set_busa_to_Z_1_s5.INIT=16'h001F;
  LUT4 set_busa_to_Z_1_s6 (
    .F(set_busa_to_Z_1_10),
    .I0(ir[5]),
    .I1(n1406_7),
    .I2(set_busa_to_Z_2_21),
    .I3(ir[4]) 
);
defparam set_busa_to_Z_1_s6.INIT=16'hF400;
  LUT4 set_busa_to_Z_1_s8 (
    .F(set_busa_to_Z_1_12),
    .I0(ir[4]),
    .I1(n154_8),
    .I2(n1138_8),
    .I3(n1321_11) 
);
defparam set_busa_to_Z_1_s8.INIT=16'h4000;
  LUT3 set_busa_to_Z_1_s9 (
    .F(set_busa_to_Z_1_13),
    .I0(ir[1]),
    .I1(n332_4),
    .I2(n189_11) 
);
defparam set_busa_to_Z_1_s9.INIT=8'h40;
  LUT3 mcycles_d_2_s3 (
    .F(mcycles_d_2_8),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]) 
);
defparam mcycles_d_2_s3.INIT=8'h40;
  LUT3 mcycles_d_2_s4 (
    .F(mcycles_d_2_9),
    .I0(n154_8),
    .I1(n99_22),
    .I2(n1085_21) 
);
defparam mcycles_d_2_s4.INIT=8'hD0;
  LUT3 mcycles_d_2_s6 (
    .F(mcycles_d_2_11),
    .I0(mcycles_d_2_15),
    .I1(exchangeaf_Z_4),
    .I2(mcycles_d_2_16) 
);
defparam mcycles_d_2_s6.INIT=8'h80;
  LUT4 mcycles_d_2_s8 (
    .F(mcycles_d_2_13),
    .I0(n2687_6),
    .I1(ir[2]),
    .I2(n189_9),
    .I3(n1321_10) 
);
defparam mcycles_d_2_s8.INIT=16'hB000;
  LUT2 preservec_Z_s2 (
    .F(preservec_Z_7),
    .I0(ir[1]),
    .I1(ir[0]) 
);
defparam preservec_Z_s2.INIT=4'h4;
  LUT4 \incdec_16_Z[3]_2_s4  (
    .F(\incdec_16_Z[3]_2_6 ),
    .I0(mcycles_d_2_15),
    .I1(exchangeaf_Z_4),
    .I2(mcycles_d_2_16),
    .I3(incdecz_9) 
);
defparam \incdec_16_Z[3]_2_s4 .INIT=16'h8000;
  LUT4 \incdec_16_Z[3]_2_s5  (
    .F(\incdec_16_Z[3]_2_7 ),
    .I0(n279_13),
    .I1(mcycles_d_2_18),
    .I2(w_m_cycle[0]),
    .I3(n2064_18) 
);
defparam \incdec_16_Z[3]_2_s5 .INIT=16'h7F00;
  LUT2 \incdec_16_Z[3]_2_s6  (
    .F(\incdec_16_Z[3]_2_8 ),
    .I0(ir[1]),
    .I1(n332_4) 
);
defparam \incdec_16_Z[3]_2_s6 .INIT=4'h4;
  LUT4 \incdec_16_Z[3]_2_s7  (
    .F(\incdec_16_Z[3]_2_9 ),
    .I0(ir[2]),
    .I1(\incdec_16_Z[3]_2_10 ),
    .I2(preservec_Z_12),
    .I3(preservec_Z_7) 
);
defparam \incdec_16_Z[3]_2_s7 .INIT=16'h0FBB;
  LUT4 tstates_Z_1_s3 (
    .F(tstates_Z_1_7),
    .I0(tstates_Z_1_11),
    .I1(tstates_Z_1_27),
    .I2(tstates_Z_1_13),
    .I3(tstates_Z_1_14) 
);
defparam tstates_Z_1_s3.INIT=16'h0100;
  LUT4 tstates_Z_1_s4 (
    .F(tstates_Z_1_8),
    .I0(arith16_Z_8),
    .I1(tstates_Z_1_25),
    .I2(incdecz_9),
    .I3(tstates_Z_1_16) 
);
defparam tstates_Z_1_s4.INIT=16'hF100;
  LUT4 tstates_Z_1_s5 (
    .F(tstates_Z_1_9),
    .I0(incdecz_9),
    .I1(n1139_21),
    .I2(w_m_cycle[0]),
    .I3(n1138_6) 
);
defparam tstates_Z_1_s5.INIT=16'hB0BB;
  LUT4 tstates_Z_1_s6 (
    .F(tstates_Z_1_10),
    .I0(n189_9),
    .I1(n332_4),
    .I2(tstates_Z_1_17),
    .I3(tstates_Z_0_6) 
);
defparam tstates_Z_1_s6.INIT=16'h77F0;
  LUT4 imode_Z_0_s1 (
    .F(imode_Z_0_5),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[0]) 
);
defparam imode_Z_0_s1.INIT=16'hBFC4;
  LUT4 set_addr_to_Z_1_s5 (
    .F(set_addr_to_Z_1_9),
    .I0(ir[5]),
    .I1(n189_11),
    .I2(mcycles_d_0_7),
    .I3(n1085_21) 
);
defparam set_addr_to_Z_1_s5.INIT=16'h00EF;
  LUT4 set_addr_to_Z_1_s6 (
    .F(set_addr_to_Z_1_10),
    .I0(mcycles_d_1_36),
    .I1(mcycles_d_1_30),
    .I2(mcycles_d_1_7),
    .I3(set_addr_to_Z_1_19) 
);
defparam set_addr_to_Z_1_s6.INIT=16'h1000;
  LUT3 set_addr_to_Z_1_s7 (
    .F(set_addr_to_Z_1_11),
    .I0(n2715_6),
    .I1(mcycles_d_2_20),
    .I2(set_addr_to_Z_1_20) 
);
defparam set_addr_to_Z_1_s7.INIT=8'hB8;
  LUT4 set_addr_to_Z_1_s8 (
    .F(set_addr_to_Z_1_12),
    .I0(n3430_5),
    .I1(ir[6]),
    .I2(ir[1]),
    .I3(set_addr_to_Z_1_21) 
);
defparam set_addr_to_Z_1_s8.INIT=16'hF345;
  LUT4 set_addr_to_Z_1_s9 (
    .F(set_addr_to_Z_1_13),
    .I0(set_addr_to_Z_1_22),
    .I1(set_addr_to_Z_1_38),
    .I2(set_addr_to_Z_1_24),
    .I3(set_addr_to_Z_1_25) 
);
defparam set_addr_to_Z_1_s9.INIT=16'h0100;
  LUT4 set_addr_to_Z_1_s10 (
    .F(set_addr_to_Z_1_14),
    .I0(set_addr_to_Z_1_26),
    .I1(set_addr_to_Z_1_22),
    .I2(set_addr_to_Z_1_36),
    .I3(set_addr_to_Z_1_28) 
);
defparam set_addr_to_Z_1_s10.INIT=16'h0001;
  LUT3 set_addr_to_Z_1_s12 (
    .F(set_addr_to_Z_1_16),
    .I0(n189_10),
    .I1(n222_4),
    .I2(mcycles_d_0_8) 
);
defparam set_addr_to_Z_1_s12.INIT=8'h0E;
  LUT4 set_addr_to_Z_1_s13 (
    .F(set_addr_to_Z_1_17),
    .I0(n332_4),
    .I1(set_addr_to_Z_1_29),
    .I2(mcycles_d_1_7),
    .I3(mcycles_d_2_13) 
);
defparam set_addr_to_Z_1_s13.INIT=16'h0007;
  LUT4 tstates_Z_0_s2 (
    .F(tstates_Z_0_6),
    .I0(ir[7]),
    .I1(n1138_6),
    .I2(n154_8),
    .I3(tstates_Z_0_11) 
);
defparam tstates_Z_0_s2.INIT=16'h00F1;
  LUT4 tstates_Z_0_s3 (
    .F(tstates_Z_0_7),
    .I0(n332_4),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n222_4) 
);
defparam tstates_Z_0_s3.INIT=16'h7F8A;
  LUT4 tstates_Z_0_s4 (
    .F(tstates_Z_0_8),
    .I0(incdecz_9),
    .I1(n1139_21),
    .I2(ir[5]),
    .I3(n1321_13) 
);
defparam tstates_Z_0_s4.INIT=16'hB0BB;
  LUT4 tstates_Z_0_s5 (
    .F(tstates_Z_0_9),
    .I0(n290_18),
    .I1(tstates_Z_1_11),
    .I2(tstates_Z_1_27),
    .I3(tstates_Z_0_12) 
);
defparam tstates_Z_0_s5.INIT=16'h0100;
  LUT4 tstates_Z_0_s6 (
    .F(tstates_Z_0_10),
    .I0(mcycles_d_2_11),
    .I1(arith16_Z_5),
    .I2(tstates_Z_0_13),
    .I3(tstates_Z_1_14) 
);
defparam tstates_Z_0_s6.INIT=16'hD000;
  LUT3 tstates_Z_2_s1 (
    .F(tstates_Z_2_5),
    .I0(tstates_Z_2_8),
    .I1(n1085_21),
    .I2(tstates_Z_1_13) 
);
defparam tstates_Z_2_s1.INIT=8'h0D;
  LUT4 tstates_Z_2_s2 (
    .F(tstates_Z_2_6),
    .I0(n290_18),
    .I1(mcycles_d_2_20),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam tstates_Z_2_s2.INIT=16'h0E00;
  LUT4 tstates_Z_2_s3 (
    .F(tstates_Z_2_7),
    .I0(mcycles_d_2_11),
    .I1(arith16_Z_5),
    .I2(n222_4),
    .I3(tstates_Z_2_9) 
);
defparam tstates_Z_2_s3.INIT=16'h0700;
  LUT4 set_busb_to_Z_2_s13 (
    .F(set_busb_to_Z_2_16),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(set_busb_to_Z_2_28),
    .I3(set_busb_to_Z_2_23) 
);
defparam set_busb_to_Z_2_s13.INIT=16'h4200;
  LUT4 set_busb_to_Z_2_s14 (
    .F(set_busb_to_Z_2_17),
    .I0(set_busb_to_Z_2_29),
    .I1(w_m_cycle[2]),
    .I2(ir[0]),
    .I3(set_busb_to_Z_2_30) 
);
defparam set_busb_to_Z_2_s14.INIT=16'h0100;
  LUT4 set_busb_to_Z_2_s15 (
    .F(set_busb_to_Z_2_18),
    .I0(incdecz_9),
    .I1(set_busb_to_Z_2_31),
    .I2(set_busb_to_Z_2_25),
    .I3(exchangeaf_Z_3) 
);
defparam set_busb_to_Z_2_s15.INIT=16'h7077;
  LUT4 set_busb_to_Z_2_s16 (
    .F(set_busb_to_Z_2_19),
    .I0(set_addr_to_Z_1_18),
    .I1(incdecz_9),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s16.INIT=16'h3FFA;
  LUT4 set_busb_to_Z_2_s18 (
    .F(set_busb_to_Z_2_21),
    .I0(mcycles_d_0_7),
    .I1(incdecz_8),
    .I2(n2503_12),
    .I3(n189_11) 
);
defparam set_busb_to_Z_2_s18.INIT=16'hF800;
  LUT2 set_busb_to_Z_2_s20 (
    .F(set_busb_to_Z_2_23),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam set_busb_to_Z_2_s20.INIT=4'h4;
  LUT4 set_busb_to_Z_2_s21 (
    .F(set_busb_to_Z_2_24),
    .I0(n222_4),
    .I1(n3430_5),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_2_s21.INIT=16'h0BF0;
  LUT3 set_busb_to_Z_2_s22 (
    .F(set_busb_to_Z_2_25),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam set_busb_to_Z_2_s22.INIT=8'hE7;
  LUT3 set_busb_to_Z_2_s24 (
    .F(set_busb_to_Z_2_27),
    .I0(n1138_8),
    .I1(n3366_5),
    .I2(n222_4) 
);
defparam set_busb_to_Z_2_s24.INIT=8'h80;
  LUT3 set_busb_to_Z_1_s13 (
    .F(set_busb_to_Z_1_16),
    .I0(w_m_cycle[0]),
    .I1(ir[2]),
    .I2(ir[4]) 
);
defparam set_busb_to_Z_1_s13.INIT=8'h60;
  LUT4 set_busb_to_Z_1_s14 (
    .F(set_busb_to_Z_1_17),
    .I0(ir[4]),
    .I1(ir[1]),
    .I2(set_busb_to_Z_1_24),
    .I3(n222_4) 
);
defparam set_busb_to_Z_1_s14.INIT=16'hE000;
  LUT3 set_busb_to_Z_1_s16 (
    .F(set_busb_to_Z_1_19),
    .I0(ir[4]),
    .I1(ir[0]),
    .I2(ir[1]) 
);
defparam set_busb_to_Z_1_s16.INIT=8'h08;
  LUT4 set_busb_to_Z_1_s17 (
    .F(set_busb_to_Z_1_20),
    .I0(w_m_cycle[2]),
    .I1(ir[3]),
    .I2(ir[2]),
    .I3(n2716_7) 
);
defparam set_busb_to_Z_1_s17.INIT=16'h0010;
  LUT4 set_busb_to_Z_1_s18 (
    .F(set_busb_to_Z_1_21),
    .I0(ir[3]),
    .I1(set_busb_to_Z_2_25),
    .I2(n1321_10),
    .I3(mcycles_d_0_7) 
);
defparam set_busb_to_Z_1_s18.INIT=16'h1000;
  LUT4 set_busb_to_Z_1_s20 (
    .F(set_busb_to_Z_1_23),
    .I0(n189_11),
    .I1(incdecz_9),
    .I2(ir[1]),
    .I3(n332_4) 
);
defparam set_busb_to_Z_1_s20.INIT=16'hCA00;
  LUT2 mcycles_d_1_s13 (
    .F(mcycles_d_1_17),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam mcycles_d_1_s13.INIT=4'h4;
  LUT3 mcycles_d_1_s17 (
    .F(mcycles_d_1_21),
    .I0(n2503_12),
    .I1(n3430_5),
    .I2(n290_18) 
);
defparam mcycles_d_1_s17.INIT=8'h0D;
  LUT4 mcycles_d_1_s18 (
    .F(mcycles_d_1_22),
    .I0(ir[0]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ir[1]) 
);
defparam mcycles_d_1_s18.INIT=16'hBF02;
  LUT4 mcycles_d_1_s19 (
    .F(mcycles_d_1_23),
    .I0(ir[0]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ir[2]) 
);
defparam mcycles_d_1_s19.INIT=16'hBE7F;
  LUT4 mcycles_d_1_s21 (
    .F(mcycles_d_1_25),
    .I0(n222_4),
    .I1(set_busb_to_Z_1_24),
    .I2(n1531_11),
    .I3(n99_22) 
);
defparam mcycles_d_1_s21.INIT=16'hC0BF;
  LUT3 mcycles_d_1_s22 (
    .F(mcycles_d_1_26),
    .I0(mcycles_d_2_8),
    .I1(n154_9),
    .I2(ir[7]) 
);
defparam mcycles_d_1_s22.INIT=8'h0E;
  LUT4 mcycles_d_0_s6 (
    .F(mcycles_d_0_10),
    .I0(n2503_12),
    .I1(ir[7]),
    .I2(mcycles_d_1_34),
    .I3(mcycles_d_1_30) 
);
defparam mcycles_d_0_s6.INIT=16'h0007;
  LUT3 mcycles_d_0_s7 (
    .F(mcycles_d_0_11),
    .I0(ir[3]),
    .I1(mcycles_d_0_13),
    .I2(exchangeaf_Z_4) 
);
defparam mcycles_d_0_s7.INIT=8'h40;
  LUT4 mcycles_d_0_s8 (
    .F(mcycles_d_0_12),
    .I0(mcycles_d_1_36),
    .I1(mcycles_d_1_28),
    .I2(mcycles_d_0_14),
    .I3(mcycles_d_0_15) 
);
defparam mcycles_d_0_s8.INIT=16'h0100;
  LUT4 set_busa_to_Z_2_s12 (
    .F(set_busa_to_Z_2_16),
    .I0(w_m_cycle[0]),
    .I1(set_busa_to_Z_2_22),
    .I2(arith16_Z_5),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_2_s12.INIT=16'hDC30;
  LUT4 set_busa_to_Z_2_s13 (
    .F(set_busa_to_Z_2_17),
    .I0(ir[2]),
    .I1(ir[0]),
    .I2(set_busa_to_Z_2_23),
    .I3(w_m_cycle[2]) 
);
defparam set_busa_to_Z_2_s13.INIT=16'hFE9F;
  LUT4 set_busa_to_Z_2_s14 (
    .F(set_busa_to_Z_2_18),
    .I0(n2503_12),
    .I1(n189_9),
    .I2(set_busb_to_Z_2_32),
    .I3(n189_11) 
);
defparam set_busa_to_Z_2_s14.INIT=16'hEA3F;
  LUT4 set_busa_to_Z_2_s15 (
    .F(set_busa_to_Z_2_19),
    .I0(ir[2]),
    .I1(preservec_Z_7),
    .I2(arith16_Z_5),
    .I3(set_busb_to_Z_2_31) 
);
defparam set_busa_to_Z_2_s15.INIT=16'h4000;
  LUT4 set_busa_to_Z_2_s17 (
    .F(set_busa_to_Z_2_21),
    .I0(n3430_5),
    .I1(n1321_10),
    .I2(n189_11),
    .I3(exchangeaf_Z_4) 
);
defparam set_busa_to_Z_2_s17.INIT=16'h4000;
  LUT4 set_busa_to_Z_1_s11 (
    .F(set_busa_to_Z_1_15),
    .I0(n189_11),
    .I1(ir[4]),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busa_to_Z_1_s11.INIT=16'h0733;
  LUT4 set_busa_to_Z_1_s14 (
    .F(set_busa_to_Z_1_18),
    .I0(ir[4]),
    .I1(preservec_Z_7),
    .I2(set_busa_to_Z_1_21),
    .I3(ir[6]) 
);
defparam set_busa_to_Z_1_s14.INIT=16'h7F00;
  LUT4 set_busa_to_Z_1_s15 (
    .F(set_busa_to_Z_1_19),
    .I0(set_busa_to_Z_1_22),
    .I1(ir[1]),
    .I2(set_busb_to_Z_1_4),
    .I3(set_busa_to_Z_1_23) 
);
defparam set_busa_to_Z_1_s15.INIT=16'hB000;
  LUT4 set_busa_to_Z_1_s16 (
    .F(set_busa_to_Z_1_20),
    .I0(n189_11),
    .I1(n2503_12),
    .I2(n3430_5),
    .I3(n1321_10) 
);
defparam set_busa_to_Z_1_s16.INIT=16'h0B00;
  LUT3 mcycles_d_2_s9 (
    .F(mcycles_d_2_14),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam mcycles_d_2_s9.INIT=8'h10;
  LUT3 mcycles_d_2_s10 (
    .F(mcycles_d_2_15),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam mcycles_d_2_s10.INIT=8'h01;
  LUT3 mcycles_d_2_s11 (
    .F(mcycles_d_2_16),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(intcycle) 
);
defparam mcycles_d_2_s11.INIT=8'h10;
  LUT4 \incdec_16_Z[3]_2_s8  (
    .F(\incdec_16_Z[3]_2_10 ),
    .I0(ir[1]),
    .I1(w_m_cycle[0]),
    .I2(arith16_Z_5),
    .I3(n189_12) 
);
defparam \incdec_16_Z[3]_2_s8 .INIT=16'hD000;
  LUT4 tstates_Z_1_s7 (
    .F(tstates_Z_1_11),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_18),
    .I2(tstates_Z_2_8),
    .I3(tstates_Z_1_18) 
);
defparam tstates_Z_1_s7.INIT=16'h1000;
  LUT3 tstates_Z_1_s9 (
    .F(tstates_Z_1_13),
    .I0(n154_8),
    .I1(n99_22),
    .I2(n1085_21) 
);
defparam tstates_Z_1_s9.INIT=8'h70;
  LUT4 tstates_Z_1_s10 (
    .F(tstates_Z_1_14),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(n279_26),
    .I3(n1297_11) 
);
defparam tstates_Z_1_s10.INIT=16'h3F2E;
  LUT4 tstates_Z_1_s12 (
    .F(tstates_Z_1_16),
    .I0(tstates_Z_2_8),
    .I1(w_m_cycle[0]),
    .I2(tstates_Z_1_20),
    .I3(mcycles_d_2_18) 
);
defparam tstates_Z_1_s12.INIT=16'h0C0A;
  LUT4 tstates_Z_1_s13 (
    .F(tstates_Z_1_17),
    .I0(tstates_Z_0_11),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam tstates_Z_1_s13.INIT=16'h0130;
  LUT4 set_addr_to_Z_1_s14 (
    .F(set_addr_to_Z_1_18),
    .I0(n99_22),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s14.INIT=16'hDFF3;
  LUT4 set_addr_to_Z_1_s15 (
    .F(set_addr_to_Z_1_19),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(mcycles_d_1_17),
    .I3(w_m_cycle[2]) 
);
defparam set_addr_to_Z_1_s15.INIT=16'h010E;
  LUT3 set_addr_to_Z_1_s16 (
    .F(set_addr_to_Z_1_20),
    .I0(n222_4),
    .I1(ir[5]),
    .I2(n154_9) 
);
defparam set_addr_to_Z_1_s16.INIT=8'hD0;
  LUT4 set_addr_to_Z_1_s17 (
    .F(set_addr_to_Z_1_21),
    .I0(ir[6]),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(ir[0]) 
);
defparam set_addr_to_Z_1_s17.INIT=16'h51C5;
  LUT4 set_addr_to_Z_1_s18 (
    .F(set_addr_to_Z_1_22),
    .I0(ir[7]),
    .I1(n3430_5),
    .I2(ir[6]),
    .I3(n2503_12) 
);
defparam set_addr_to_Z_1_s18.INIT=16'h1C00;
  LUT4 set_addr_to_Z_1_s20 (
    .F(set_addr_to_Z_1_24),
    .I0(ir[2]),
    .I1(set_addr_to_Z_1_31),
    .I2(set_busb_to_Z_2_11),
    .I3(n189_9) 
);
defparam set_addr_to_Z_1_s20.INIT=16'hB000;
  LUT4 set_addr_to_Z_1_s21 (
    .F(set_addr_to_Z_1_25),
    .I0(regaddra_1_17),
    .I1(n1531_11),
    .I2(n2503_12),
    .I3(mcycles_d_1_17) 
);
defparam set_addr_to_Z_1_s21.INIT=16'h0BBB;
  LUT3 set_addr_to_Z_1_s22 (
    .F(set_addr_to_Z_1_26),
    .I0(set_addr_to_Z_1_32),
    .I1(exchangeaf_Z_4),
    .I2(mcycles_d_2_15) 
);
defparam set_addr_to_Z_1_s22.INIT=8'h40;
  LUT3 set_addr_to_Z_1_s24 (
    .F(set_addr_to_Z_1_28),
    .I0(incdecz_9),
    .I1(ir[0]),
    .I2(set_addr_to_Z_1_34) 
);
defparam set_addr_to_Z_1_s24.INIT=8'h40;
  LUT3 set_addr_to_Z_1_s25 (
    .F(set_addr_to_Z_1_29),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(n189_11) 
);
defparam set_addr_to_Z_1_s25.INIT=8'h2B;
  LUT4 tstates_Z_0_s7 (
    .F(tstates_Z_0_11),
    .I0(n1321_13),
    .I1(n256_7),
    .I2(n1139_21),
    .I3(n332_4) 
);
defparam tstates_Z_0_s7.INIT=16'h000D;
  LUT4 tstates_Z_0_s8 (
    .F(tstates_Z_0_12),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_18),
    .I2(n154_8),
    .I3(tstates_Z_1_13) 
);
defparam tstates_Z_0_s8.INIT=16'h00F1;
  LUT4 tstates_Z_0_s9 (
    .F(tstates_Z_0_13),
    .I0(mcycles_d_1_36),
    .I1(arith16_Z_8),
    .I2(incdecz_9),
    .I3(tstates_Z_0_14) 
);
defparam tstates_Z_0_s9.INIT=16'hF100;
  LUT4 tstates_Z_2_s4 (
    .F(tstates_Z_2_8),
    .I0(n3366_5),
    .I1(n2687_11),
    .I2(set_busb_to_Z_2_11),
    .I3(regaddra_1_22) 
);
defparam tstates_Z_2_s4.INIT=16'h007F;
  LUT4 tstates_Z_2_s5 (
    .F(tstates_Z_2_9),
    .I0(mcycles_d_1_36),
    .I1(arith16_Z_8),
    .I2(incdecz_9),
    .I3(regaddra_1_13) 
);
defparam tstates_Z_2_s5.INIT=16'h1E1F;
  LUT4 set_busb_to_Z_2_s25 (
    .F(set_busb_to_Z_2_28),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s25.INIT=16'h0D13;
  LUT4 set_busb_to_Z_2_s26 (
    .F(set_busb_to_Z_2_29),
    .I0(ir[4]),
    .I1(intcycle),
    .I2(w_m_cycle[1]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s26.INIT=16'hF0BB;
  LUT4 set_busb_to_Z_2_s27 (
    .F(set_busb_to_Z_2_30),
    .I0(ir[2]),
    .I1(ir[5]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam set_busb_to_Z_2_s27.INIT=16'h0110;
  LUT4 set_busb_to_Z_2_s28 (
    .F(set_busb_to_Z_2_31),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(ir[3]),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_2_s28.INIT=16'h0D00;
  LUT4 set_busb_to_Z_2_s29 (
    .F(set_busb_to_Z_2_32),
    .I0(ir[2]),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_2_s29.INIT=16'h0100;
  LUT2 set_busb_to_Z_1_s21 (
    .F(set_busb_to_Z_1_24),
    .I0(ir[0]),
    .I1(ir[2]) 
);
defparam set_busb_to_Z_1_s21.INIT=4'h1;
  LUT4 mcycles_d_0_s9 (
    .F(mcycles_d_0_13),
    .I0(n189_11),
    .I1(f_6),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam mcycles_d_0_s9.INIT=16'h07F0;
  LUT4 mcycles_d_0_s10 (
    .F(mcycles_d_0_14),
    .I0(n189_11),
    .I1(mcycles_d_0_16),
    .I2(ir[3]),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_0_s10.INIT=16'h7000;
  LUT4 mcycles_d_0_s11 (
    .F(mcycles_d_0_15),
    .I0(ir[5]),
    .I1(mcycles_d_1_34),
    .I2(mcycles_d_0_17),
    .I3(ir[4]) 
);
defparam mcycles_d_0_s11.INIT=16'h0F77;
  LUT3 set_busa_to_Z_2_s18 (
    .F(set_busa_to_Z_2_22),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]) 
);
defparam set_busa_to_Z_2_s18.INIT=8'hE7;
  LUT3 set_busa_to_Z_2_s19 (
    .F(set_busa_to_Z_2_23),
    .I0(w_m_cycle[0]),
    .I1(ir[2]),
    .I2(w_m_cycle[1]) 
);
defparam set_busa_to_Z_2_s19.INIT=8'h70;
  LUT4 set_busa_to_Z_1_s17 (
    .F(set_busa_to_Z_1_21),
    .I0(w_m_cycle[2]),
    .I1(ir[2]),
    .I2(ir[3]),
    .I3(w_m_cycle[1]) 
);
defparam set_busa_to_Z_1_s17.INIT=16'h0100;
  LUT4 set_busa_to_Z_1_s18 (
    .F(set_busa_to_Z_1_22),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(ir[0]),
    .I3(w_m_cycle[1]) 
);
defparam set_busa_to_Z_1_s18.INIT=16'h0100;
  LUT2 set_busa_to_Z_1_s19 (
    .F(set_busa_to_Z_1_23),
    .I0(ir[2]),
    .I1(ir[3]) 
);
defparam set_busa_to_Z_1_s19.INIT=4'h8;
  LUT4 tstates_Z_1_s14 (
    .F(tstates_Z_1_18),
    .I0(tstates_Z_1_21),
    .I1(n290_18),
    .I2(set_addr_to_Z_1_38),
    .I3(arith16_Z_8) 
);
defparam tstates_Z_1_s14.INIT=16'h0002;
  LUT4 tstates_Z_1_s16 (
    .F(tstates_Z_1_20),
    .I0(mcycles_d_2_20),
    .I1(n290_18),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam tstates_Z_1_s16.INIT=16'hE0EE;
  LUT3 set_addr_to_Z_1_s26 (
    .F(set_addr_to_Z_1_30),
    .I0(ir[2]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam set_addr_to_Z_1_s26.INIT=8'h7E;
  LUT3 set_addr_to_Z_1_s27 (
    .F(set_addr_to_Z_1_31),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam set_addr_to_Z_1_s27.INIT=8'hE3;
  LUT4 set_addr_to_Z_1_s28 (
    .F(set_addr_to_Z_1_32),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(intcycle) 
);
defparam set_addr_to_Z_1_s28.INIT=16'h1400;
  LUT3 set_addr_to_Z_1_s29 (
    .F(set_addr_to_Z_1_33),
    .I0(n99_22),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s29.INIT=8'hD3;
  LUT3 set_addr_to_Z_1_s30 (
    .F(set_addr_to_Z_1_34),
    .I0(ir[3]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam set_addr_to_Z_1_s30.INIT=8'hD3;
  LUT4 tstates_Z_0_s10 (
    .F(tstates_Z_0_14),
    .I0(set_busb_to_Z_1_4),
    .I1(incdecz_8),
    .I2(exchangeaf_Z_4),
    .I3(iset[0]) 
);
defparam tstates_Z_0_s10.INIT=16'h007F;
  LUT4 mcycles_d_0_s12 (
    .F(mcycles_d_0_16),
    .I0(f_6),
    .I1(f_0),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam mcycles_d_0_s12.INIT=16'h3500;
  LUT4 mcycles_d_0_s13 (
    .F(mcycles_d_0_17),
    .I0(n189_11),
    .I1(f_0),
    .I2(mcycles_d_2_15),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_0_s13.INIT=16'h7000;
  LUT3 tstates_Z_1_s17 (
    .F(tstates_Z_1_21),
    .I0(n1531_11),
    .I1(mcycles_d_1_36),
    .I2(ir[0]) 
);
defparam tstates_Z_1_s17.INIT=8'h35;
  LUT4 mcycles_d_1_s23 (
    .F(mcycles_d_1_28),
    .I0(set_busb_to_Z_2_11),
    .I1(n1083_20),
    .I2(ir[1]),
    .I3(ir[3]) 
);
defparam mcycles_d_1_s23.INIT=16'h0880;
  LUT4 mcycles_d_1_s24 (
    .F(mcycles_d_1_30),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(n1138_8),
    .I3(n2503_12) 
);
defparam mcycles_d_1_s24.INIT=16'h0040;
  LUT4 mcycles_d_1_s25 (
    .F(mcycles_d_1_32),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(mcycles_d_1_34),
    .I3(mcycles_d_1_30) 
);
defparam mcycles_d_1_s25.INIT=16'h00EF;
  LUT4 arith16_Z_s4 (
    .F(arith16_Z_8),
    .I0(n3366_5),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ir[3]) 
);
defparam arith16_Z_s4.INIT=16'h0200;
  LUT4 set_addr_to_Z_1_s31 (
    .F(set_addr_to_Z_1_36),
    .I0(set_addr_to_Z_1_33),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(n1531_11) 
);
defparam set_addr_to_Z_1_s31.INIT=16'h0200;
  LUT4 set_busa_to_Z_1_s20 (
    .F(set_busa_to_Z_1_25),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_1_s20.INIT=16'h1F00;
  LUT4 tstates_Z_1_s18 (
    .F(tstates_Z_1_23),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(mcycles_d_2_15),
    .I3(exchangeaf_Z_4) 
);
defparam tstates_Z_1_s18.INIT=16'h1000;
  LUT3 set_busb_to_Z_2_s30 (
    .F(set_busb_to_Z_2_34),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(set_busb_to_Z_2_32) 
);
defparam set_busb_to_Z_2_s30.INIT=8'h80;
  LUT4 set_addr_to_Z_1_s32 (
    .F(set_addr_to_Z_1_38),
    .I0(set_addr_to_Z_1_30),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(mcycles_d_2_15) 
);
defparam set_addr_to_Z_1_s32.INIT=16'h0100;
  LUT4 set_addr_to_Z_1_s33 (
    .F(set_addr_to_Z_1_40),
    .I0(set_addr_to_Z_1_18),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n2511_21) 
);
defparam set_addr_to_Z_1_s33.INIT=16'h0100;
  LUT4 mcycles_d_0_s14 (
    .F(mcycles_d_0_19),
    .I0(ir[4]),
    .I1(n1138_8),
    .I2(n1321_11),
    .I3(mcycles_d_0_8) 
);
defparam mcycles_d_0_s14.INIT=16'hBF00;
  LUT3 set_busb_to_Z_2_s31 (
    .F(set_busb_to_Z_2_36),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(n189_11) 
);
defparam set_busb_to_Z_2_s31.INIT=8'h40;
  LUT4 mcycles_d_2_s12 (
    .F(mcycles_d_2_18),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(regaddrb_2_8) 
);
defparam mcycles_d_2_s12.INIT=16'h1000;
  LUT4 set_addr_to_Z_1_s34 (
    .F(set_addr_to_Z_1_42),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(n1321_10) 
);
defparam set_addr_to_Z_1_s34.INIT=16'h4000;
  LUT4 set_busb_to_Z_1_s22 (
    .F(set_busb_to_Z_1_26),
    .I0(preservec_Z_7),
    .I1(arith16_Z_5),
    .I2(ir[5]),
    .I3(ir[4]) 
);
defparam set_busb_to_Z_1_s22.INIT=16'h0800;
  LUT4 mcycles_d_1_s26 (
    .F(mcycles_d_1_34),
    .I0(set_busb_to_Z_1_4),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam mcycles_d_1_s26.INIT=16'h0200;
  LUT3 set_addr_to_Z_1_s35 (
    .F(set_addr_to_Z_1_44),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2717_8) 
);
defparam set_addr_to_Z_1_s35.INIT=8'h0B;
  LUT4 set_busa_to_Z_1_s21 (
    .F(set_busa_to_Z_1_27),
    .I0(n3430_5),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n189_11) 
);
defparam set_busa_to_Z_1_s21.INIT=16'h2000;
  LUT4 mcycles_d_1_s27 (
    .F(mcycles_d_1_36),
    .I0(set_busb_to_Z_1_4),
    .I1(n3430_5),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam mcycles_d_1_s27.INIT=16'h0800;
  LUT4 set_busa_to_Z_1_s22 (
    .F(set_busa_to_Z_1_29),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n1321_10) 
);
defparam set_busa_to_Z_1_s22.INIT=16'h1000;
  LUT3 mcycles_d_1_s28 (
    .F(mcycles_d_1_38),
    .I0(n2503_12),
    .I1(xy_state[1]),
    .I2(xy_state[0]) 
);
defparam mcycles_d_1_s28.INIT=8'h01;
  LUT3 preservec_Z_s4 (
    .F(preservec_Z_10),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(preservec_Z_12) 
);
defparam preservec_Z_s4.INIT=8'h40;
  LUT4 set_busb_to_Z_2_s32 (
    .F(set_busb_to_Z_2_38),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_1_7) 
);
defparam set_busb_to_Z_2_s32.INIT=16'h7F00;
  LUT4 set_busb_to_Z_2_s33 (
    .F(set_busb_to_Z_2_40),
    .I0(arith16_Z_5),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[0]) 
);
defparam set_busb_to_Z_2_s33.INIT=16'h0200;
  LUT4 mcycles_d_0_s15 (
    .F(mcycles_d_0_21),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(n1321_10) 
);
defparam mcycles_d_0_s15.INIT=16'h4000;
  LUT4 mcycles_d_2_s13 (
    .F(mcycles_d_2_20),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(exchangeaf_Z_3),
    .I3(mcycles_d_2_8) 
);
defparam mcycles_d_2_s13.INIT=16'h8000;
  LUT4 set_busa_to_Z_2_s20 (
    .F(set_busa_to_Z_2_25),
    .I0(n189_11),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_2_s20.INIT=16'h1000;
  LUT4 imode_Z_1_s1 (
    .F(imode_Z_1_6),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n1321_10) 
);
defparam imode_Z_1_s1.INIT=16'h4000;
  LUT3 tstates_Z_1_s19 (
    .F(tstates_Z_1_25),
    .I0(ir[2]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam tstates_Z_1_s19.INIT=8'h02;
  LUT4 mcycles_d_2_s14 (
    .F(mcycles_d_2_22),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n154_9) 
);
defparam mcycles_d_2_s14.INIT=16'h0200;
  LUT4 exchangeaf_Z_s4 (
    .F(exchangeaf_Z_9),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam exchangeaf_Z_s4.INIT=16'h0001;
  LUT4 set_busb_to_Z_1_s23 (
    .F(set_busb_to_Z_1_28),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(n3366_5),
    .I3(n222_4) 
);
defparam set_busb_to_Z_1_s23.INIT=16'h4000;
  LUT4 set_busb_to_Z_2_s34 (
    .F(set_busb_to_Z_2_42),
    .I0(ir[3]),
    .I1(mcycles_d_0_7),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_2_s34.INIT=16'h0400;
  LUT4 arith16_Z_s6 (
    .F(arith16_Z_12),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam arith16_Z_s6.INIT=16'h0004;
  LUT4 tstates_Z_1_s20 (
    .F(tstates_Z_1_27),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(intcycle),
    .I3(tstates_Z_1_23) 
);
defparam tstates_Z_1_s20.INIT=16'hBF00;
  LUT4 set_busa_to_Z_1_s23 (
    .F(set_busa_to_Z_1_31),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(incdecz_8),
    .I3(n3366_5) 
);
defparam set_busa_to_Z_1_s23.INIT=16'h4000;
  LUT4 incdec_16_Z_3_s0 (
    .F(incdec_16_Z[3]),
    .I0(iset[0]),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(\incdec_16_Z[3]_2_5 ),
    .I3(iset[1]) 
);
defparam incdec_16_Z_3_s0.INIT=16'h0F11;
  LUT4 preservec_Z_s5 (
    .F(preservec_Z_12),
    .I0(n332_4),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam preservec_Z_s5.INIT=16'h0200;
  LUT4 set_busb_to_Z_1_s24 (
    .F(set_busb_to_Z_1_30),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(ir[4]) 
);
defparam set_busb_to_Z_1_s24.INIT=16'hEF00;
  LUT4 set_busb_to_Z_2_s35 (
    .F(set_busb_to_Z_2_44),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2717_8),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s35.INIT=16'hF400;
  LUT4 set_busb_to_Z_1_s25 (
    .F(set_busb_to_Z_1_32),
    .I0(ir[1]),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n2717_8) 
);
defparam set_busb_to_Z_1_s25.INIT=16'h5510;
  MUX2_LUT5 n99_s17 (
    .O(n99_18),
    .I0(n99_13),
    .I1(n99_14),
    .S0(ir[4]) 
);
  MUX2_LUT5 n99_s18 (
    .O(n99_20),
    .I0(n99_15),
    .I1(n99_16),
    .S0(ir[4]) 
);
  MUX2_LUT6 n99_s16 (
    .O(n99_22),
    .I0(n99_18),
    .I1(n99_20),
    .S0(ir[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_mcode */
module cz80_alu (
  busa,
  busb,
  alu_op_r,
  f,
  ir,
  n282_17,
  w_addsub_l,
  w_addsub_m,
  w_addsub_s_2_6,
  w_addsub_s_4_6
)
;
input [7:0] busa;
input [6:0] busb;
input [2:0] alu_op_r;
input [0:0] f;
input [5:3] ir;
output n282_17;
output [5:1] w_addsub_l;
output [4:1] w_addsub_m;
output w_addsub_s_2_6;
output w_addsub_s_4_6;
wire w_carry_l;
wire n282_19;
wire n282_21;
wire n282_23;
wire w_addsub_l_1_3;
wire w_addsub_l_2_3;
wire w_addsub_l_3_3;
wire w_addsub_m_1_3;
wire w_addsub_m_2_3;
wire w_addsub_s_1_5;
wire w_addsub_s_2_5;
wire w_addsub_s_3_5;
wire w_addsub_s_4_2_COUT;
wire [3:0] w_busb_l;
wire [2:0] w_busb_m;
wire [3:1] w_addsub_s_0;
wire VCC;
wire GND;
  LUT2 w_busb_l_3_s0 (
    .F(w_busb_l[3]),
    .I0(busb[3]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_3_s0.INIT=4'h6;
  LUT2 w_busb_l_2_s0 (
    .F(w_busb_l[2]),
    .I0(busb[2]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_2_s0.INIT=4'h6;
  LUT2 w_busb_l_1_s0 (
    .F(w_busb_l[1]),
    .I0(busb[1]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_1_s0.INIT=4'h6;
  LUT2 w_busb_l_0_s0 (
    .F(w_busb_l[0]),
    .I0(busb[0]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_0_s0.INIT=4'h6;
  LUT2 w_busb_m_2_s0 (
    .F(w_busb_m[2]),
    .I0(busb[6]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_2_s0.INIT=4'h6;
  LUT2 w_busb_m_1_s0 (
    .F(w_busb_m[1]),
    .I0(busb[5]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_1_s0.INIT=4'h6;
  LUT2 w_busb_m_0_s0 (
    .F(w_busb_m[0]),
    .I0(busb[4]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_0_s0.INIT=4'h6;
  LUT4 w_carry_l_s0 (
    .F(w_carry_l),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(f[0]),
    .I3(alu_op_r[1]) 
);
defparam w_carry_l_s0.INIT=16'hBF40;
  LUT3 n282_s18 (
    .F(n282_19),
    .I0(busa[7]),
    .I1(f[0]),
    .I2(ir[4]) 
);
defparam n282_s18.INIT=8'hCA;
  LUT3 n282_s17 (
    .F(n282_21),
    .I0(ir[4]),
    .I1(busa[1]),
    .I2(ir[3]) 
);
defparam n282_s17.INIT=8'hCA;
  LUT2 n282_s16 (
    .F(n282_23),
    .I0(ir[3]),
    .I1(ir[5]) 
);
defparam n282_s16.INIT=4'h1;
  ALU w_addsub_l_1_s (
    .SUM(w_addsub_l[1]),
    .COUT(w_addsub_l_1_3),
    .I0(busa[0]),
    .I1(w_busb_l[0]),
    .I3(GND),
    .CIN(w_carry_l) 
);
defparam w_addsub_l_1_s.ALU_MODE=0;
  ALU w_addsub_l_2_s (
    .SUM(w_addsub_l[2]),
    .COUT(w_addsub_l_2_3),
    .I0(busa[1]),
    .I1(w_busb_l[1]),
    .I3(GND),
    .CIN(w_addsub_l_1_3) 
);
defparam w_addsub_l_2_s.ALU_MODE=0;
  ALU w_addsub_l_3_s (
    .SUM(w_addsub_l[3]),
    .COUT(w_addsub_l_3_3),
    .I0(busa[2]),
    .I1(w_busb_l[2]),
    .I3(GND),
    .CIN(w_addsub_l_2_3) 
);
defparam w_addsub_l_3_s.ALU_MODE=0;
  ALU w_addsub_l_4_s (
    .SUM(w_addsub_l[4]),
    .COUT(w_addsub_l[5]),
    .I0(busa[3]),
    .I1(w_busb_l[3]),
    .I3(GND),
    .CIN(w_addsub_l_3_3) 
);
defparam w_addsub_l_4_s.ALU_MODE=0;
  ALU w_addsub_m_1_s (
    .SUM(w_addsub_m[1]),
    .COUT(w_addsub_m_1_3),
    .I0(busa[4]),
    .I1(w_busb_m[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_m_1_s.ALU_MODE=0;
  ALU w_addsub_m_2_s (
    .SUM(w_addsub_m[2]),
    .COUT(w_addsub_m_2_3),
    .I0(busa[5]),
    .I1(w_busb_m[1]),
    .I3(GND),
    .CIN(w_addsub_m_1_3) 
);
defparam w_addsub_m_2_s.ALU_MODE=0;
  ALU w_addsub_m_3_s (
    .SUM(w_addsub_m[3]),
    .COUT(w_addsub_m[4]),
    .I0(busa[6]),
    .I1(w_busb_m[2]),
    .I3(GND),
    .CIN(w_addsub_m_2_3) 
);
defparam w_addsub_m_3_s.ALU_MODE=0;
  ALU w_addsub_s_1_s1 (
    .SUM(w_addsub_s_0[1]),
    .COUT(w_addsub_s_1_5),
    .I0(busa[0]),
    .I1(busb[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_s_1_s1.ALU_MODE=1;
  ALU w_addsub_s_2_s1 (
    .SUM(w_addsub_s_2_6),
    .COUT(w_addsub_s_2_5),
    .I0(busa[1]),
    .I1(busb[1]),
    .I3(GND),
    .CIN(w_addsub_s_1_5) 
);
defparam w_addsub_s_2_s1.ALU_MODE=1;
  ALU w_addsub_s_3_s1 (
    .SUM(w_addsub_s_0[3]),
    .COUT(w_addsub_s_3_5),
    .I0(busa[2]),
    .I1(busb[2]),
    .I3(GND),
    .CIN(w_addsub_s_2_5) 
);
defparam w_addsub_s_3_s1.ALU_MODE=1;
  ALU w_addsub_s_4_s1 (
    .SUM(w_addsub_s_4_6),
    .COUT(w_addsub_s_4_2_COUT),
    .I0(busa[3]),
    .I1(busb[3]),
    .I3(GND),
    .CIN(w_addsub_s_3_5) 
);
defparam w_addsub_s_4_s1.ALU_MODE=1;
  MUX2_LUT5 n282_s13 (
    .O(n282_17),
    .I0(n282_21),
    .I1(n282_19),
    .S0(n282_23) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_alu */
module cz80_registers (
  lcd_clk_d,
  n1710_5,
  i2s_audio_en_d,
  regdih_6_8,
  n1522_6,
  n1520_6,
  n1518_6,
  n1517_6,
  regaddra_2_15,
  regdih_7_12,
  n1515_6,
  regdih_1_4,
  n1519_6,
  sp_15_9,
  w_cpu_enable,
  regdih_7_7,
  n1365_13,
  n1365_12,
  regaddra_1_9,
  n1524_4,
  regdih_2_8,
  regaddrb_2_4,
  n1515_15,
  mcycles_d_0_7,
  n257_7,
  regaddra_1_16,
  n2064_14,
  n301_17,
  regaddra_2_13,
  regdih,
  regaddra,
  regaddrc,
  regaddrb,
  id16,
  busb,
  regbusa_r,
  read_to_reg_r_0,
  read_to_reg_r_3,
  read_to_reg_r_4,
  regaddrb_r,
  regbusa,
  regbusb,
  regbusc
)
;
input lcd_clk_d;
input n1710_5;
input i2s_audio_en_d;
input regdih_6_8;
input n1522_6;
input n1520_6;
input n1518_6;
input n1517_6;
input regaddra_2_15;
input regdih_7_12;
input n1515_6;
input regdih_1_4;
input n1519_6;
input sp_15_9;
input w_cpu_enable;
input regdih_7_7;
input n1365_13;
input n1365_12;
input regaddra_1_9;
input n1524_4;
input regdih_2_8;
input regaddrb_2_4;
input n1515_15;
input mcycles_d_0_7;
input n257_7;
input regaddra_1_16;
input n2064_14;
input n301_17;
input regaddra_2_13;
input [7:0] regdih;
input [2:0] regaddra;
input [2:0] regaddrc;
input [2:1] regaddrb;
input [7:0] id16;
input [6:6] busb;
input [7:0] regbusa_r;
input read_to_reg_r_0;
input read_to_reg_r_3;
input read_to_reg_r_4;
input [0:0] regaddrb_r;
output [15:0] regbusa;
output [15:0] regbusb;
output [15:0] regbusc;
wire rdata_ah_7_8;
wire rdata_ah_7_9;
wire rdata_ah_7_10;
wire rdata_ah_7_11;
wire rdata_ah_6_8;
wire rdata_ah_6_9;
wire rdata_ah_6_10;
wire rdata_ah_6_11;
wire rdata_ah_5_8;
wire rdata_ah_5_9;
wire rdata_ah_5_10;
wire rdata_ah_5_11;
wire rdata_ah_4_8;
wire rdata_ah_4_9;
wire rdata_ah_4_10;
wire rdata_ah_4_11;
wire rdata_ah_3_8;
wire rdata_ah_3_9;
wire rdata_ah_3_10;
wire rdata_ah_3_11;
wire rdata_ah_2_8;
wire rdata_ah_2_9;
wire rdata_ah_2_10;
wire rdata_ah_2_11;
wire rdata_ah_1_8;
wire rdata_ah_1_9;
wire rdata_ah_1_10;
wire rdata_ah_1_11;
wire rdata_ah_0_8;
wire rdata_ah_0_9;
wire rdata_ah_0_10;
wire rdata_ah_0_11;
wire rdata_al_7_8;
wire rdata_al_7_9;
wire rdata_al_7_10;
wire rdata_al_7_11;
wire rdata_al_6_8;
wire rdata_al_6_9;
wire rdata_al_6_10;
wire rdata_al_6_11;
wire rdata_al_5_8;
wire rdata_al_5_9;
wire rdata_al_5_10;
wire rdata_al_5_11;
wire rdata_al_4_8;
wire rdata_al_4_9;
wire rdata_al_4_10;
wire rdata_al_4_11;
wire rdata_al_3_8;
wire rdata_al_3_9;
wire rdata_al_3_10;
wire rdata_al_3_11;
wire rdata_al_2_8;
wire rdata_al_2_9;
wire rdata_al_2_10;
wire rdata_al_2_11;
wire rdata_al_1_8;
wire rdata_al_1_9;
wire rdata_al_1_10;
wire rdata_al_1_11;
wire rdata_al_0_8;
wire rdata_al_0_9;
wire rdata_al_0_10;
wire rdata_al_0_11;
wire rdata_ch_7_8;
wire rdata_ch_7_9;
wire rdata_ch_7_10;
wire rdata_ch_7_11;
wire rdata_ch_6_8;
wire rdata_ch_6_9;
wire rdata_ch_6_10;
wire rdata_ch_6_11;
wire rdata_ch_5_8;
wire rdata_ch_5_9;
wire rdata_ch_5_10;
wire rdata_ch_5_11;
wire rdata_ch_4_8;
wire rdata_ch_4_9;
wire rdata_ch_4_10;
wire rdata_ch_4_11;
wire rdata_ch_3_8;
wire rdata_ch_3_9;
wire rdata_ch_3_10;
wire rdata_ch_3_11;
wire rdata_ch_2_8;
wire rdata_ch_2_9;
wire rdata_ch_2_10;
wire rdata_ch_2_11;
wire rdata_ch_1_8;
wire rdata_ch_1_9;
wire rdata_ch_1_10;
wire rdata_ch_1_11;
wire rdata_ch_0_8;
wire rdata_ch_0_9;
wire rdata_ch_0_10;
wire rdata_ch_0_11;
wire rdata_cl_7_8;
wire rdata_cl_7_9;
wire rdata_cl_7_10;
wire rdata_cl_7_11;
wire rdata_cl_6_8;
wire rdata_cl_6_9;
wire rdata_cl_6_10;
wire rdata_cl_6_11;
wire rdata_cl_5_8;
wire rdata_cl_5_9;
wire rdata_cl_5_10;
wire rdata_cl_5_11;
wire rdata_cl_4_8;
wire rdata_cl_4_9;
wire rdata_cl_4_10;
wire rdata_cl_4_11;
wire rdata_cl_3_8;
wire rdata_cl_3_9;
wire rdata_cl_3_10;
wire rdata_cl_3_11;
wire rdata_cl_2_8;
wire rdata_cl_2_9;
wire rdata_cl_2_10;
wire rdata_cl_2_11;
wire rdata_cl_1_8;
wire rdata_cl_1_9;
wire rdata_cl_1_10;
wire rdata_cl_1_11;
wire rdata_cl_0_8;
wire rdata_cl_0_9;
wire rdata_cl_0_10;
wire rdata_cl_0_11;
wire reg_c0_7_8;
wire reg_e0_7_8;
wire reg_l0_7_8;
wire reg_ixl_7_8;
wire reg_c1_7_8;
wire reg_e1_7_8;
wire reg_l1_7_8;
wire reg_iyl_7_8;
wire n391_5;
wire n389_5;
wire n387_5;
wire n386_5;
wire n385_5;
wire n384_5;
wire n383_5;
wire n381_5;
wire n379_5;
wire n378_5;
wire n377_5;
wire n376_5;
wire n375_5;
wire n373_5;
wire n371_5;
wire n370_5;
wire n369_5;
wire n368_5;
wire n367_5;
wire n365_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n359_5;
wire n358_5;
wire n357_5;
wire n356_5;
wire n355_5;
wire n354_5;
wire n353_5;
wire n352_5;
wire n351_5;
wire n350_5;
wire n349_5;
wire n348_5;
wire n347_5;
wire n346_5;
wire n345_5;
wire n344_5;
wire n343_5;
wire n342_5;
wire n341_5;
wire n340_5;
wire n339_5;
wire n338_5;
wire n337_5;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire reg_c0_7_9;
wire reg_l0_7_9;
wire n391_6;
wire n389_6;
wire n387_6;
wire n386_6;
wire n385_6;
wire n384_6;
wire n358_6;
wire n356_6;
wire n134_6;
wire reg_c0_7_10;
wire n391_7;
wire n389_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n385_8;
wire n384_7;
wire n358_7;
wire n356_8;
wire n134_7;
wire reg_c0_7_11;
wire n391_8;
wire n389_8;
wire n387_8;
wire n384_8;
wire n134_8;
wire n166_6;
wire n134_10;
wire n174_6;
wire n142_7;
wire n182_6;
wire n150_7;
wire n190_6;
wire n158_7;
wire n364_7;
wire n380_8;
wire n366_7;
wire n382_8;
wire n372_7;
wire n388_8;
wire n374_7;
wire n390_8;
wire n386_10;
wire rdata_bh_7_17;
wire rdata_bh_7_19;
wire rdata_bh_7_21;
wire rdata_bh_7_23;
wire rdata_bh_6_17;
wire rdata_bh_6_19;
wire rdata_bh_6_21;
wire rdata_bh_6_23;
wire rdata_bh_5_17;
wire rdata_bh_5_19;
wire rdata_bh_5_21;
wire rdata_bh_5_23;
wire rdata_bh_4_17;
wire rdata_bh_4_19;
wire rdata_bh_4_21;
wire rdata_bh_4_23;
wire rdata_bh_3_17;
wire rdata_bh_3_19;
wire rdata_bh_3_21;
wire rdata_bh_3_23;
wire rdata_bh_2_17;
wire rdata_bh_2_19;
wire rdata_bh_2_21;
wire rdata_bh_2_23;
wire rdata_bh_1_17;
wire rdata_bh_1_19;
wire rdata_bh_1_21;
wire rdata_bh_1_23;
wire rdata_bh_0_17;
wire rdata_bh_0_19;
wire rdata_bh_0_21;
wire rdata_bh_0_23;
wire rdata_bl_7_17;
wire rdata_bl_7_19;
wire rdata_bl_7_21;
wire rdata_bl_7_23;
wire rdata_bl_6_17;
wire rdata_bl_6_19;
wire rdata_bl_6_21;
wire rdata_bl_6_23;
wire rdata_bl_5_17;
wire rdata_bl_5_19;
wire rdata_bl_5_21;
wire rdata_bl_5_23;
wire rdata_bl_4_17;
wire rdata_bl_4_19;
wire rdata_bl_4_21;
wire rdata_bl_4_23;
wire rdata_bl_3_17;
wire rdata_bl_3_19;
wire rdata_bl_3_21;
wire rdata_bl_3_23;
wire rdata_bl_2_17;
wire rdata_bl_2_19;
wire rdata_bl_2_21;
wire rdata_bl_2_23;
wire rdata_bl_1_17;
wire rdata_bl_1_19;
wire rdata_bl_1_21;
wire rdata_bl_1_23;
wire rdata_bl_0_17;
wire rdata_bl_0_19;
wire rdata_bl_0_21;
wire rdata_bl_0_23;
wire n356_10;
wire rdata_ah_7_13;
wire rdata_ah_7_15;
wire rdata_ah_6_13;
wire rdata_ah_6_15;
wire rdata_ah_5_13;
wire rdata_ah_5_15;
wire rdata_ah_4_13;
wire rdata_ah_4_15;
wire rdata_ah_3_13;
wire rdata_ah_3_15;
wire rdata_ah_2_13;
wire rdata_ah_2_15;
wire rdata_ah_1_13;
wire rdata_ah_1_15;
wire rdata_ah_0_13;
wire rdata_ah_0_15;
wire rdata_al_7_13;
wire rdata_al_7_15;
wire rdata_al_6_13;
wire rdata_al_6_15;
wire rdata_al_5_13;
wire rdata_al_5_15;
wire rdata_al_4_13;
wire rdata_al_4_15;
wire rdata_al_3_13;
wire rdata_al_3_15;
wire rdata_al_2_13;
wire rdata_al_2_15;
wire rdata_al_1_13;
wire rdata_al_1_15;
wire rdata_al_0_13;
wire rdata_al_0_15;
wire rdata_bh_7_13;
wire rdata_bh_7_15;
wire rdata_bh_6_13;
wire rdata_bh_6_15;
wire rdata_bh_5_13;
wire rdata_bh_5_15;
wire rdata_bh_4_13;
wire rdata_bh_4_15;
wire rdata_bh_3_13;
wire rdata_bh_3_15;
wire rdata_bh_2_13;
wire rdata_bh_2_15;
wire rdata_bh_1_13;
wire rdata_bh_1_15;
wire rdata_bh_0_13;
wire rdata_bh_0_15;
wire rdata_bl_7_13;
wire rdata_bl_7_15;
wire rdata_bl_6_13;
wire rdata_bl_6_15;
wire rdata_bl_5_13;
wire rdata_bl_5_15;
wire rdata_bl_4_13;
wire rdata_bl_4_15;
wire rdata_bl_3_13;
wire rdata_bl_3_15;
wire rdata_bl_2_13;
wire rdata_bl_2_15;
wire rdata_bl_1_13;
wire rdata_bl_1_15;
wire rdata_bl_0_13;
wire rdata_bl_0_15;
wire rdata_ch_7_13;
wire rdata_ch_7_15;
wire rdata_ch_6_13;
wire rdata_ch_6_15;
wire rdata_ch_5_13;
wire rdata_ch_5_15;
wire rdata_ch_4_13;
wire rdata_ch_4_15;
wire rdata_ch_3_13;
wire rdata_ch_3_15;
wire rdata_ch_2_13;
wire rdata_ch_2_15;
wire rdata_ch_1_13;
wire rdata_ch_1_15;
wire rdata_ch_0_13;
wire rdata_ch_0_15;
wire rdata_cl_7_13;
wire rdata_cl_7_15;
wire rdata_cl_6_13;
wire rdata_cl_6_15;
wire rdata_cl_5_13;
wire rdata_cl_5_15;
wire rdata_cl_4_13;
wire rdata_cl_4_15;
wire rdata_cl_3_13;
wire rdata_cl_3_15;
wire rdata_cl_2_13;
wire rdata_cl_2_15;
wire rdata_cl_1_13;
wire rdata_cl_1_15;
wire rdata_cl_0_13;
wire rdata_cl_0_15;
wire [7:0] reg_b0;
wire [7:0] reg_d0;
wire [7:0] reg_h0;
wire [7:0] reg_ixh;
wire [7:0] reg_b1;
wire [7:0] reg_d1;
wire [7:0] reg_h1;
wire [7:0] reg_iyh;
wire [7:0] reg_c0;
wire [7:0] reg_e0;
wire [7:0] reg_l0;
wire [7:0] reg_ixl;
wire [7:0] reg_c1;
wire [7:0] reg_e1;
wire [7:0] reg_l1;
wire [7:0] reg_iyl;
wire VCC;
wire GND;
  LUT3 regbusa_15_s2 (
    .F(rdata_ah_7_8),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s2.INIT=8'hCA;
  LUT3 regbusa_15_s3 (
    .F(rdata_ah_7_9),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s3.INIT=8'hCA;
  LUT3 regbusa_15_s4 (
    .F(rdata_ah_7_10),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s4.INIT=8'hCA;
  LUT3 regbusa_15_s5 (
    .F(rdata_ah_7_11),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s5.INIT=8'hCA;
  LUT3 regbusa_14_s2 (
    .F(rdata_ah_6_8),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s2.INIT=8'hCA;
  LUT3 regbusa_14_s3 (
    .F(rdata_ah_6_9),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s3.INIT=8'hCA;
  LUT3 regbusa_14_s4 (
    .F(rdata_ah_6_10),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s4.INIT=8'hCA;
  LUT3 regbusa_14_s5 (
    .F(rdata_ah_6_11),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s5.INIT=8'hCA;
  LUT3 regbusa_13_s2 (
    .F(rdata_ah_5_8),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s2.INIT=8'hCA;
  LUT3 regbusa_13_s3 (
    .F(rdata_ah_5_9),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s3.INIT=8'hCA;
  LUT3 regbusa_13_s4 (
    .F(rdata_ah_5_10),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s4.INIT=8'hCA;
  LUT3 regbusa_13_s5 (
    .F(rdata_ah_5_11),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s5.INIT=8'hCA;
  LUT3 regbusa_12_s2 (
    .F(rdata_ah_4_8),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s2.INIT=8'hCA;
  LUT3 regbusa_12_s3 (
    .F(rdata_ah_4_9),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s3.INIT=8'hCA;
  LUT3 regbusa_12_s4 (
    .F(rdata_ah_4_10),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s4.INIT=8'hCA;
  LUT3 regbusa_12_s5 (
    .F(rdata_ah_4_11),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s5.INIT=8'hCA;
  LUT3 regbusa_11_s2 (
    .F(rdata_ah_3_8),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s2.INIT=8'hCA;
  LUT3 regbusa_11_s3 (
    .F(rdata_ah_3_9),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s3.INIT=8'hCA;
  LUT3 regbusa_11_s4 (
    .F(rdata_ah_3_10),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s4.INIT=8'hCA;
  LUT3 regbusa_11_s5 (
    .F(rdata_ah_3_11),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s5.INIT=8'hCA;
  LUT3 regbusa_10_s2 (
    .F(rdata_ah_2_8),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s2.INIT=8'hCA;
  LUT3 regbusa_10_s3 (
    .F(rdata_ah_2_9),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s3.INIT=8'hCA;
  LUT3 regbusa_10_s4 (
    .F(rdata_ah_2_10),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s4.INIT=8'hCA;
  LUT3 regbusa_10_s5 (
    .F(rdata_ah_2_11),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s5.INIT=8'hCA;
  LUT3 regbusa_9_s2 (
    .F(rdata_ah_1_8),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s2.INIT=8'hCA;
  LUT3 regbusa_9_s3 (
    .F(rdata_ah_1_9),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s3.INIT=8'hCA;
  LUT3 regbusa_9_s4 (
    .F(rdata_ah_1_10),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s4.INIT=8'hCA;
  LUT3 regbusa_9_s5 (
    .F(rdata_ah_1_11),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s5.INIT=8'hCA;
  LUT3 regbusa_8_s2 (
    .F(rdata_ah_0_8),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s2.INIT=8'hCA;
  LUT3 regbusa_8_s3 (
    .F(rdata_ah_0_9),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s3.INIT=8'hCA;
  LUT3 regbusa_8_s4 (
    .F(rdata_ah_0_10),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s4.INIT=8'hCA;
  LUT3 regbusa_8_s5 (
    .F(rdata_ah_0_11),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s5.INIT=8'hCA;
  LUT3 regbusa_7_s2 (
    .F(rdata_al_7_8),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s2.INIT=8'hCA;
  LUT3 regbusa_7_s3 (
    .F(rdata_al_7_9),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s3.INIT=8'hCA;
  LUT3 regbusa_7_s4 (
    .F(rdata_al_7_10),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s4.INIT=8'hCA;
  LUT3 regbusa_7_s5 (
    .F(rdata_al_7_11),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s5.INIT=8'hCA;
  LUT3 regbusa_6_s2 (
    .F(rdata_al_6_8),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s2.INIT=8'hCA;
  LUT3 regbusa_6_s3 (
    .F(rdata_al_6_9),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s3.INIT=8'hCA;
  LUT3 regbusa_6_s4 (
    .F(rdata_al_6_10),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s4.INIT=8'hCA;
  LUT3 regbusa_6_s5 (
    .F(rdata_al_6_11),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s5.INIT=8'hCA;
  LUT3 regbusa_5_s2 (
    .F(rdata_al_5_8),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s2.INIT=8'hCA;
  LUT3 regbusa_5_s3 (
    .F(rdata_al_5_9),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s3.INIT=8'hCA;
  LUT3 regbusa_5_s4 (
    .F(rdata_al_5_10),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s4.INIT=8'hCA;
  LUT3 regbusa_5_s5 (
    .F(rdata_al_5_11),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s5.INIT=8'hCA;
  LUT3 regbusa_4_s2 (
    .F(rdata_al_4_8),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s2.INIT=8'hCA;
  LUT3 regbusa_4_s3 (
    .F(rdata_al_4_9),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s3.INIT=8'hCA;
  LUT3 regbusa_4_s4 (
    .F(rdata_al_4_10),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s4.INIT=8'hCA;
  LUT3 regbusa_4_s5 (
    .F(rdata_al_4_11),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s5.INIT=8'hCA;
  LUT3 regbusa_3_s2 (
    .F(rdata_al_3_8),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s2.INIT=8'hCA;
  LUT3 regbusa_3_s3 (
    .F(rdata_al_3_9),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s3.INIT=8'hCA;
  LUT3 regbusa_3_s4 (
    .F(rdata_al_3_10),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s4.INIT=8'hCA;
  LUT3 regbusa_3_s5 (
    .F(rdata_al_3_11),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s5.INIT=8'hCA;
  LUT3 regbusa_2_s2 (
    .F(rdata_al_2_8),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s2.INIT=8'hCA;
  LUT3 regbusa_2_s3 (
    .F(rdata_al_2_9),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s3.INIT=8'hCA;
  LUT3 regbusa_2_s4 (
    .F(rdata_al_2_10),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s4.INIT=8'hCA;
  LUT3 regbusa_2_s5 (
    .F(rdata_al_2_11),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s5.INIT=8'hCA;
  LUT3 regbusa_1_s2 (
    .F(rdata_al_1_8),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s2.INIT=8'hCA;
  LUT3 regbusa_1_s3 (
    .F(rdata_al_1_9),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s3.INIT=8'hCA;
  LUT3 regbusa_1_s4 (
    .F(rdata_al_1_10),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s4.INIT=8'hCA;
  LUT3 regbusa_1_s5 (
    .F(rdata_al_1_11),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s5.INIT=8'hCA;
  LUT3 regbusa_0_s2 (
    .F(rdata_al_0_8),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s2.INIT=8'hCA;
  LUT3 regbusa_0_s3 (
    .F(rdata_al_0_9),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s3.INIT=8'hCA;
  LUT3 regbusa_0_s4 (
    .F(rdata_al_0_10),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s4.INIT=8'hCA;
  LUT3 regbusa_0_s5 (
    .F(rdata_al_0_11),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s5.INIT=8'hCA;
  LUT3 regbusc_15_s2 (
    .F(rdata_ch_7_8),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s2.INIT=8'hCA;
  LUT3 regbusc_15_s3 (
    .F(rdata_ch_7_9),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s3.INIT=8'hCA;
  LUT3 regbusc_15_s4 (
    .F(rdata_ch_7_10),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s4.INIT=8'hCA;
  LUT3 regbusc_15_s5 (
    .F(rdata_ch_7_11),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s5.INIT=8'hCA;
  LUT3 regbusc_14_s2 (
    .F(rdata_ch_6_8),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s2.INIT=8'hCA;
  LUT3 regbusc_14_s3 (
    .F(rdata_ch_6_9),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s3.INIT=8'hCA;
  LUT3 regbusc_14_s4 (
    .F(rdata_ch_6_10),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s4.INIT=8'hCA;
  LUT3 regbusc_14_s5 (
    .F(rdata_ch_6_11),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s5.INIT=8'hCA;
  LUT3 regbusc_13_s2 (
    .F(rdata_ch_5_8),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s2.INIT=8'hCA;
  LUT3 regbusc_13_s3 (
    .F(rdata_ch_5_9),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s3.INIT=8'hCA;
  LUT3 regbusc_13_s4 (
    .F(rdata_ch_5_10),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s4.INIT=8'hCA;
  LUT3 regbusc_13_s5 (
    .F(rdata_ch_5_11),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s5.INIT=8'hCA;
  LUT3 regbusc_12_s2 (
    .F(rdata_ch_4_8),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s2.INIT=8'hCA;
  LUT3 regbusc_12_s3 (
    .F(rdata_ch_4_9),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s3.INIT=8'hCA;
  LUT3 regbusc_12_s4 (
    .F(rdata_ch_4_10),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s4.INIT=8'hCA;
  LUT3 regbusc_12_s5 (
    .F(rdata_ch_4_11),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s5.INIT=8'hCA;
  LUT3 regbusc_11_s2 (
    .F(rdata_ch_3_8),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s2.INIT=8'hCA;
  LUT3 regbusc_11_s3 (
    .F(rdata_ch_3_9),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s3.INIT=8'hCA;
  LUT3 regbusc_11_s4 (
    .F(rdata_ch_3_10),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s4.INIT=8'hCA;
  LUT3 regbusc_11_s5 (
    .F(rdata_ch_3_11),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s5.INIT=8'hCA;
  LUT3 regbusc_10_s2 (
    .F(rdata_ch_2_8),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s2.INIT=8'hCA;
  LUT3 regbusc_10_s3 (
    .F(rdata_ch_2_9),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s3.INIT=8'hCA;
  LUT3 regbusc_10_s4 (
    .F(rdata_ch_2_10),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s4.INIT=8'hCA;
  LUT3 regbusc_10_s5 (
    .F(rdata_ch_2_11),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s5.INIT=8'hCA;
  LUT3 regbusc_9_s2 (
    .F(rdata_ch_1_8),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s2.INIT=8'hCA;
  LUT3 regbusc_9_s3 (
    .F(rdata_ch_1_9),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s3.INIT=8'hCA;
  LUT3 regbusc_9_s4 (
    .F(rdata_ch_1_10),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s4.INIT=8'hCA;
  LUT3 regbusc_9_s5 (
    .F(rdata_ch_1_11),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s5.INIT=8'hCA;
  LUT3 regbusc_8_s2 (
    .F(rdata_ch_0_8),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s2.INIT=8'hCA;
  LUT3 regbusc_8_s3 (
    .F(rdata_ch_0_9),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s3.INIT=8'hCA;
  LUT3 regbusc_8_s4 (
    .F(rdata_ch_0_10),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s4.INIT=8'hCA;
  LUT3 regbusc_8_s5 (
    .F(rdata_ch_0_11),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s5.INIT=8'hCA;
  LUT3 regbusc_7_s2 (
    .F(rdata_cl_7_8),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s2.INIT=8'hCA;
  LUT3 regbusc_7_s3 (
    .F(rdata_cl_7_9),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s3.INIT=8'hCA;
  LUT3 regbusc_7_s4 (
    .F(rdata_cl_7_10),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s4.INIT=8'hCA;
  LUT3 regbusc_7_s5 (
    .F(rdata_cl_7_11),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s5.INIT=8'hCA;
  LUT3 regbusc_6_s2 (
    .F(rdata_cl_6_8),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s2.INIT=8'hCA;
  LUT3 regbusc_6_s3 (
    .F(rdata_cl_6_9),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s3.INIT=8'hCA;
  LUT3 regbusc_6_s4 (
    .F(rdata_cl_6_10),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s4.INIT=8'hCA;
  LUT3 regbusc_6_s5 (
    .F(rdata_cl_6_11),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s5.INIT=8'hCA;
  LUT3 regbusc_5_s2 (
    .F(rdata_cl_5_8),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s2.INIT=8'hCA;
  LUT3 regbusc_5_s3 (
    .F(rdata_cl_5_9),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s3.INIT=8'hCA;
  LUT3 regbusc_5_s4 (
    .F(rdata_cl_5_10),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s4.INIT=8'hCA;
  LUT3 regbusc_5_s5 (
    .F(rdata_cl_5_11),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s5.INIT=8'hCA;
  LUT3 regbusc_4_s2 (
    .F(rdata_cl_4_8),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s2.INIT=8'hCA;
  LUT3 regbusc_4_s3 (
    .F(rdata_cl_4_9),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s3.INIT=8'hCA;
  LUT3 regbusc_4_s4 (
    .F(rdata_cl_4_10),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s4.INIT=8'hCA;
  LUT3 regbusc_4_s5 (
    .F(rdata_cl_4_11),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s5.INIT=8'hCA;
  LUT3 regbusc_3_s2 (
    .F(rdata_cl_3_8),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s2.INIT=8'hCA;
  LUT3 regbusc_3_s3 (
    .F(rdata_cl_3_9),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s3.INIT=8'hCA;
  LUT3 regbusc_3_s4 (
    .F(rdata_cl_3_10),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s4.INIT=8'hCA;
  LUT3 regbusc_3_s5 (
    .F(rdata_cl_3_11),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s5.INIT=8'hCA;
  LUT3 regbusc_2_s2 (
    .F(rdata_cl_2_8),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s2.INIT=8'hCA;
  LUT3 regbusc_2_s3 (
    .F(rdata_cl_2_9),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s3.INIT=8'hCA;
  LUT3 regbusc_2_s4 (
    .F(rdata_cl_2_10),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s4.INIT=8'hCA;
  LUT3 regbusc_2_s5 (
    .F(rdata_cl_2_11),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s5.INIT=8'hCA;
  LUT3 regbusc_1_s2 (
    .F(rdata_cl_1_8),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s2.INIT=8'hCA;
  LUT3 regbusc_1_s3 (
    .F(rdata_cl_1_9),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s3.INIT=8'hCA;
  LUT3 regbusc_1_s4 (
    .F(rdata_cl_1_10),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s4.INIT=8'hCA;
  LUT3 regbusc_1_s5 (
    .F(rdata_cl_1_11),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s5.INIT=8'hCA;
  LUT3 regbusc_0_s2 (
    .F(rdata_cl_0_8),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s2.INIT=8'hCA;
  LUT3 regbusc_0_s3 (
    .F(rdata_cl_0_9),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s3.INIT=8'hCA;
  LUT3 regbusc_0_s4 (
    .F(rdata_cl_0_10),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s4.INIT=8'hCA;
  LUT3 regbusc_0_s5 (
    .F(rdata_cl_0_11),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s5.INIT=8'hCA;
  LUT4 reg_c0_7_s3 (
    .F(reg_c0_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_c0_7_s3.INIT=16'h10FF;
  LUT4 reg_e0_7_s3 (
    .F(reg_e0_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_e0_7_s3.INIT=16'h40FF;
  LUT4 reg_l0_7_s3 (
    .F(reg_l0_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_l0_7_s3.INIT=16'h10FF;
  LUT4 reg_ixl_7_s3 (
    .F(reg_ixl_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_ixl_7_s3.INIT=16'h40FF;
  LUT4 reg_c1_7_s3 (
    .F(reg_c1_7_8),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_c1_7_s3.INIT=16'h40FF;
  LUT4 reg_e1_7_s3 (
    .F(reg_e1_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_e1_7_s3.INIT=16'h80FF;
  LUT4 reg_l1_7_s3 (
    .F(reg_l1_7_8),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_l0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_l1_7_s3.INIT=16'h40FF;
  LUT4 reg_iyl_7_s3 (
    .F(reg_iyl_7_8),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_iyl_7_s3.INIT=16'h80FF;
  LUT4 n391_s1 (
    .F(n391_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n391_6) 
);
defparam n391_s1.INIT=16'h8000;
  LUT4 n389_s1 (
    .F(n389_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n389_6) 
);
defparam n389_s1.INIT=16'h8000;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n387_6),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n387_s1.INIT=16'h4000;
  LUT4 n386_s1 (
    .F(n386_5),
    .I0(n386_6),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT4 n385_s1 (
    .F(n385_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n385_6) 
);
defparam n385_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_5),
    .I0(n384_6),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n384_s1.INIT=16'h4000;
  LUT4 n383_s1 (
    .F(n383_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_l0_7_9),
    .I3(n391_6) 
);
defparam n383_s1.INIT=16'h4000;
  LUT4 n381_s1 (
    .F(n381_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_l0_7_9),
    .I3(n389_6) 
);
defparam n381_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_5),
    .I0(regaddra[0]),
    .I1(n387_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n379_s1.INIT=16'h1000;
  LUT4 n378_s1 (
    .F(n378_5),
    .I0(regaddra[0]),
    .I1(n386_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n378_s1.INIT=16'h4000;
  LUT4 n377_s1 (
    .F(n377_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_l0_7_9),
    .I3(n385_6) 
);
defparam n377_s1.INIT=16'h4000;
  LUT4 n376_s1 (
    .F(n376_5),
    .I0(regaddra[0]),
    .I1(n384_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[2]) 
);
defparam n376_s1.INIT=16'h1000;
  LUT4 n375_s1 (
    .F(n375_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n375_s1.INIT=16'h8000;
  LUT4 n373_s1 (
    .F(n373_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n373_s1.INIT=16'h8000;
  LUT4 n371_s1 (
    .F(n371_5),
    .I0(n387_6),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n371_s1.INIT=16'h4000;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(n386_6),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n370_s1.INIT=16'h8000;
  LUT4 n369_s1 (
    .F(n369_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n369_s1.INIT=16'h8000;
  LUT4 n368_s1 (
    .F(n368_5),
    .I0(n384_6),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n368_s1.INIT=16'h4000;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n367_s1.INIT=16'h4000;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n365_s1.INIT=16'h4000;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(regaddra[0]),
    .I1(n387_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n363_s1.INIT=16'h1000;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(regaddra[0]),
    .I1(n386_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n362_s1.INIT=16'h4000;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(regaddra[0]),
    .I1(regaddra[2]),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n361_s1.INIT=16'h4000;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(regaddra[0]),
    .I1(n384_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[2]) 
);
defparam n360_s1.INIT=16'h1000;
  LUT4 n359_s1 (
    .F(n359_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n391_6) 
);
defparam n359_s1.INIT=16'h4000;
  LUT4 n358_s1 (
    .F(n358_5),
    .I0(regaddra[2]),
    .I1(n358_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[0]) 
);
defparam n358_s1.INIT=16'h1000;
  LUT4 n357_s1 (
    .F(n357_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n389_6) 
);
defparam n357_s1.INIT=16'h4000;
  LUT4 n356_s1 (
    .F(n356_5),
    .I0(regaddra[2]),
    .I1(n356_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[0]) 
);
defparam n356_s1.INIT=16'h1000;
  LUT4 n355_s1 (
    .F(n355_5),
    .I0(regaddra[2]),
    .I1(n387_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[0]) 
);
defparam n355_s1.INIT=16'h1000;
  LUT4 n354_s1 (
    .F(n354_5),
    .I0(regaddra[2]),
    .I1(n386_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[0]) 
);
defparam n354_s1.INIT=16'h4000;
  LUT4 n353_s1 (
    .F(n353_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n385_6) 
);
defparam n353_s1.INIT=16'h4000;
  LUT4 n352_s1 (
    .F(n352_5),
    .I0(regaddra[2]),
    .I1(n384_6),
    .I2(reg_l0_7_9),
    .I3(regaddra[0]) 
);
defparam n352_s1.INIT=16'h1000;
  LUT4 n351_s1 (
    .F(n351_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n391_6) 
);
defparam n351_s1.INIT=16'h1000;
  LUT4 n350_s1 (
    .F(n350_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n358_6),
    .I3(reg_l0_7_9) 
);
defparam n350_s1.INIT=16'h0100;
  LUT4 n349_s1 (
    .F(n349_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n389_6) 
);
defparam n349_s1.INIT=16'h1000;
  LUT4 n348_s1 (
    .F(n348_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n356_6),
    .I3(reg_l0_7_9) 
);
defparam n348_s1.INIT=16'h0100;
  LUT4 n347_s1 (
    .F(n347_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n387_6),
    .I3(reg_l0_7_9) 
);
defparam n347_s1.INIT=16'h0100;
  LUT4 n346_s1 (
    .F(n346_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n386_6),
    .I3(reg_l0_7_9) 
);
defparam n346_s1.INIT=16'h1000;
  LUT4 n345_s1 (
    .F(n345_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_l0_7_9),
    .I3(n385_6) 
);
defparam n345_s1.INIT=16'h1000;
  LUT4 n344_s1 (
    .F(n344_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n384_6),
    .I3(reg_l0_7_9) 
);
defparam n344_s1.INIT=16'h0100;
  LUT4 n343_s1 (
    .F(n343_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n343_s1.INIT=16'h4000;
  LUT4 n342_s1 (
    .F(n342_5),
    .I0(regaddra[2]),
    .I1(n358_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[0]) 
);
defparam n342_s1.INIT=16'h1000;
  LUT4 n341_s1 (
    .F(n341_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n341_s1.INIT=16'h4000;
  LUT4 n340_s1 (
    .F(n340_5),
    .I0(regaddra[2]),
    .I1(n356_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[0]) 
);
defparam n340_s1.INIT=16'h1000;
  LUT4 n339_s1 (
    .F(n339_5),
    .I0(regaddra[2]),
    .I1(n387_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[0]) 
);
defparam n339_s1.INIT=16'h1000;
  LUT4 n338_s1 (
    .F(n338_5),
    .I0(regaddra[2]),
    .I1(n386_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[0]) 
);
defparam n338_s1.INIT=16'h4000;
  LUT4 n337_s1 (
    .F(n337_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n337_s1.INIT=16'h4000;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(regaddra[2]),
    .I1(n384_6),
    .I2(reg_c0_7_9),
    .I3(regaddra[0]) 
);
defparam n336_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n335_s1.INIT=16'h1000;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n358_6),
    .I3(reg_c0_7_9) 
);
defparam n334_s1.INIT=16'h0100;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n333_s1.INIT=16'h1000;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n356_6),
    .I3(reg_c0_7_9) 
);
defparam n332_s1.INIT=16'h0100;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n387_6),
    .I3(reg_c0_7_9) 
);
defparam n331_s1.INIT=16'h0100;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n386_6),
    .I3(reg_c0_7_9) 
);
defparam n330_s1.INIT=16'h1000;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n329_s1.INIT=16'h1000;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(n384_6),
    .I3(reg_c0_7_9) 
);
defparam n328_s1.INIT=16'h0100;
  LUT2 reg_c0_7_s4 (
    .F(reg_c0_7_9),
    .I0(regaddra[1]),
    .I1(reg_c0_7_10) 
);
defparam reg_c0_7_s4.INIT=4'h4;
  LUT2 reg_l0_7_s4 (
    .F(reg_l0_7_9),
    .I0(regaddra[1]),
    .I1(reg_c0_7_10) 
);
defparam reg_l0_7_s4.INIT=4'h8;
  LUT3 n391_s2 (
    .F(n391_6),
    .I0(regdih_6_8),
    .I1(n1522_6),
    .I2(n391_7) 
);
defparam n391_s2.INIT=8'h70;
  LUT3 n389_s2 (
    .F(n389_6),
    .I0(regdih_6_8),
    .I1(n1520_6),
    .I2(n389_7) 
);
defparam n389_s2.INIT=8'hD0;
  LUT3 n387_s2 (
    .F(n387_6),
    .I0(regdih_6_8),
    .I1(n1518_6),
    .I2(n387_7) 
);
defparam n387_s2.INIT=8'h70;
  LUT4 n386_s2 (
    .F(n386_6),
    .I0(id16[5]),
    .I1(n1517_6),
    .I2(regaddra_2_15),
    .I3(n386_7) 
);
defparam n386_s2.INIT=16'h30AF;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(n385_7),
    .I1(n385_8),
    .I2(id16[6]),
    .I3(regdih_7_12) 
);
defparam n385_s2.INIT=16'hF0BB;
  LUT3 n384_s2 (
    .F(n384_6),
    .I0(regdih_6_8),
    .I1(n1515_6),
    .I2(n384_7) 
);
defparam n384_s2.INIT=8'hD0;
  LUT4 n358_s2 (
    .F(n358_6),
    .I0(regdih_7_12),
    .I1(id16[1]),
    .I2(regdih_1_4),
    .I3(n358_7) 
);
defparam n358_s2.INIT=16'h0700;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(regdih_6_8),
    .I1(n1519_6),
    .I2(n356_10),
    .I3(n356_8) 
);
defparam n356_s2.INIT=16'h0700;
  LUT4 n134_s3 (
    .F(n134_6),
    .I0(regdih_7_12),
    .I1(sp_15_9),
    .I2(n134_7),
    .I3(w_cpu_enable) 
);
defparam n134_s3.INIT=16'h2F00;
  LUT4 reg_c0_7_s5 (
    .F(reg_c0_7_10),
    .I0(regdih_7_12),
    .I1(sp_15_9),
    .I2(reg_c0_7_11),
    .I3(w_cpu_enable) 
);
defparam reg_c0_7_s5.INIT=16'h2F00;
  LUT3 n391_s3 (
    .F(n391_7),
    .I0(regdih_7_12),
    .I1(id16[0]),
    .I2(n391_8) 
);
defparam n391_s3.INIT=8'hD0;
  LUT3 n389_s3 (
    .F(n389_7),
    .I0(regdih_7_12),
    .I1(id16[2]),
    .I2(n389_8) 
);
defparam n389_s3.INIT=8'hD0;
  LUT3 n387_s3 (
    .F(n387_7),
    .I0(regdih_7_12),
    .I1(id16[4]),
    .I2(n387_8) 
);
defparam n387_s3.INIT=8'h70;
  LUT4 n386_s3 (
    .F(n386_7),
    .I0(regdih_7_7),
    .I1(regbusb[5]),
    .I2(n386_10),
    .I3(regdih_7_12) 
);
defparam n386_s3.INIT=16'h0007;
  LUT4 n385_s3 (
    .F(n385_7),
    .I0(busb[6]),
    .I1(n1365_13),
    .I2(n1365_12),
    .I3(regaddra_2_15) 
);
defparam n385_s3.INIT=16'hA300;
  LUT4 n385_s4 (
    .F(n385_8),
    .I0(regbusb[6]),
    .I1(regdih_7_7),
    .I2(regbusa_r[6]),
    .I3(regaddra_1_9) 
);
defparam n385_s4.INIT=16'h0F77;
  LUT3 n384_s3 (
    .F(n384_7),
    .I0(regdih_7_12),
    .I1(id16[7]),
    .I2(n384_8) 
);
defparam n384_s3.INIT=8'h70;
  LUT4 n358_s3 (
    .F(n358_7),
    .I0(regbusb[1]),
    .I1(regdih_7_7),
    .I2(regbusa_r[1]),
    .I3(regaddra_1_9) 
);
defparam n358_s3.INIT=16'h0F77;
  LUT4 n356_s4 (
    .F(n356_8),
    .I0(regbusb[3]),
    .I1(regdih_7_7),
    .I2(regbusa_r[3]),
    .I3(regaddra_1_9) 
);
defparam n356_s4.INIT=16'h0F77;
  LUT4 n134_s4 (
    .F(n134_7),
    .I0(n1524_4),
    .I1(read_to_reg_r_0),
    .I2(n134_8),
    .I3(regaddra_2_15) 
);
defparam n134_s4.INIT=16'hDF00;
  LUT4 reg_c0_7_s6 (
    .F(reg_c0_7_11),
    .I0(n1524_4),
    .I1(read_to_reg_r_0),
    .I2(n134_8),
    .I3(regaddra_2_15) 
);
defparam reg_c0_7_s6.INIT=16'h7F00;
  LUT4 n391_s4 (
    .F(n391_8),
    .I0(regbusa_r[0]),
    .I1(regdih_2_8),
    .I2(regbusb[0]),
    .I3(regaddrb_2_4) 
);
defparam n391_s4.INIT=16'hB0BB;
  LUT4 n389_s4 (
    .F(n389_8),
    .I0(regbusa_r[2]),
    .I1(regdih_2_8),
    .I2(regbusb[2]),
    .I3(regaddrb_2_4) 
);
defparam n389_s4.INIT=16'hB0BB;
  LUT4 n387_s4 (
    .F(n387_8),
    .I0(regbusb[4]),
    .I1(regdih_7_7),
    .I2(regbusa_r[4]),
    .I3(regaddra_1_9) 
);
defparam n387_s4.INIT=16'h0F77;
  LUT4 n384_s4 (
    .F(n384_8),
    .I0(regbusa_r[7]),
    .I1(regaddra_1_9),
    .I2(regbusb[7]),
    .I3(regdih_7_7) 
);
defparam n384_s4.INIT=16'h0777;
  LUT3 n134_s5 (
    .F(n134_8),
    .I0(read_to_reg_r_3),
    .I1(n1515_15),
    .I2(read_to_reg_r_4) 
);
defparam n134_s5.INIT=8'h10;
  LUT4 n166_s2 (
    .F(n166_6),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n166_s2.INIT=16'h4000;
  LUT4 n134_s6 (
    .F(n134_10),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n134_s6.INIT=16'h8000;
  LUT4 n174_s2 (
    .F(n174_6),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(regaddra[1]),
    .I3(n134_6) 
);
defparam n174_s2.INIT=16'h1000;
  LUT4 n142_s3 (
    .F(n142_7),
    .I0(regaddra[2]),
    .I1(regaddra[0]),
    .I2(regaddra[1]),
    .I3(n134_6) 
);
defparam n142_s3.INIT=16'h2000;
  LUT4 n182_s2 (
    .F(n182_6),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n182_s2.INIT=16'h1000;
  LUT4 n150_s3 (
    .F(n150_7),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n150_s3.INIT=16'h2000;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n190_s2.INIT=16'h0100;
  LUT4 n158_s3 (
    .F(n158_7),
    .I0(regaddra[2]),
    .I1(regaddra[1]),
    .I2(regaddra[0]),
    .I3(n134_6) 
);
defparam n158_s3.INIT=16'h0200;
  LUT4 n364_s2 (
    .F(n364_7),
    .I0(regaddra[2]),
    .I1(reg_c0_7_9),
    .I2(regaddra[0]),
    .I3(n356_6) 
);
defparam n364_s2.INIT=16'h0008;
  LUT4 n380_s3 (
    .F(n380_8),
    .I0(regaddra[2]),
    .I1(reg_l0_7_9),
    .I2(regaddra[0]),
    .I3(n356_6) 
);
defparam n380_s3.INIT=16'h0008;
  LUT4 n366_s2 (
    .F(n366_7),
    .I0(regaddra[2]),
    .I1(reg_c0_7_9),
    .I2(regaddra[0]),
    .I3(n358_6) 
);
defparam n366_s2.INIT=16'h0008;
  LUT4 n382_s3 (
    .F(n382_8),
    .I0(regaddra[2]),
    .I1(reg_l0_7_9),
    .I2(regaddra[0]),
    .I3(n358_6) 
);
defparam n382_s3.INIT=16'h0008;
  LUT4 n372_s2 (
    .F(n372_7),
    .I0(regaddra[2]),
    .I1(reg_c0_7_9),
    .I2(n356_6),
    .I3(regaddra[0]) 
);
defparam n372_s2.INIT=16'h0800;
  LUT4 n388_s3 (
    .F(n388_8),
    .I0(regaddra[2]),
    .I1(reg_l0_7_9),
    .I2(n356_6),
    .I3(regaddra[0]) 
);
defparam n388_s3.INIT=16'h0800;
  LUT4 n374_s2 (
    .F(n374_7),
    .I0(regaddra[2]),
    .I1(reg_c0_7_9),
    .I2(n358_6),
    .I3(regaddra[0]) 
);
defparam n374_s2.INIT=16'h0800;
  LUT4 n390_s3 (
    .F(n390_8),
    .I0(regaddra[2]),
    .I1(reg_l0_7_9),
    .I2(n358_6),
    .I3(regaddra[0]) 
);
defparam n390_s3.INIT=16'h0800;
  LUT4 n386_s5 (
    .F(n386_10),
    .I0(regbusa_r[5]),
    .I1(mcycles_d_0_7),
    .I2(n257_7),
    .I3(regaddra_1_16) 
);
defparam n386_s5.INIT=16'h8000;
  LUT4 regbusb_15_s2 (
    .F(rdata_bh_7_17),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s2.INIT=16'hCCCA;
  LUT4 regbusb_15_s3 (
    .F(rdata_bh_7_19),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s3.INIT=16'hCCCA;
  LUT4 regbusb_15_s4 (
    .F(rdata_bh_7_21),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s4.INIT=16'hCCCA;
  LUT4 regbusb_15_s5 (
    .F(rdata_bh_7_23),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s5.INIT=16'hCCCA;
  LUT4 regbusb_14_s2 (
    .F(rdata_bh_6_17),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s2.INIT=16'hCCCA;
  LUT4 regbusb_14_s3 (
    .F(rdata_bh_6_19),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s3.INIT=16'hCCCA;
  LUT4 regbusb_14_s4 (
    .F(rdata_bh_6_21),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s4.INIT=16'hCCCA;
  LUT4 regbusb_14_s5 (
    .F(rdata_bh_6_23),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s5.INIT=16'hCCCA;
  LUT4 regbusb_13_s2 (
    .F(rdata_bh_5_17),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s2.INIT=16'hCCCA;
  LUT4 regbusb_13_s3 (
    .F(rdata_bh_5_19),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s3.INIT=16'hCCCA;
  LUT4 regbusb_13_s4 (
    .F(rdata_bh_5_21),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s4.INIT=16'hCCCA;
  LUT4 regbusb_13_s5 (
    .F(rdata_bh_5_23),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s5.INIT=16'hCCCA;
  LUT4 regbusb_12_s2 (
    .F(rdata_bh_4_17),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s2.INIT=16'hCCCA;
  LUT4 regbusb_12_s3 (
    .F(rdata_bh_4_19),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s3.INIT=16'hCCCA;
  LUT4 regbusb_12_s4 (
    .F(rdata_bh_4_21),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s4.INIT=16'hCCCA;
  LUT4 regbusb_12_s5 (
    .F(rdata_bh_4_23),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s5.INIT=16'hCCCA;
  LUT4 regbusb_11_s2 (
    .F(rdata_bh_3_17),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s2.INIT=16'hCCCA;
  LUT4 regbusb_11_s3 (
    .F(rdata_bh_3_19),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s3.INIT=16'hCCCA;
  LUT4 regbusb_11_s4 (
    .F(rdata_bh_3_21),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s4.INIT=16'hCCCA;
  LUT4 regbusb_11_s5 (
    .F(rdata_bh_3_23),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s5.INIT=16'hCCCA;
  LUT4 regbusb_10_s2 (
    .F(rdata_bh_2_17),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s2.INIT=16'hCCCA;
  LUT4 regbusb_10_s3 (
    .F(rdata_bh_2_19),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s3.INIT=16'hCCCA;
  LUT4 regbusb_10_s4 (
    .F(rdata_bh_2_21),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s4.INIT=16'hCCCA;
  LUT4 regbusb_10_s5 (
    .F(rdata_bh_2_23),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s5.INIT=16'hCCCA;
  LUT4 regbusb_9_s2 (
    .F(rdata_bh_1_17),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s2.INIT=16'hCCCA;
  LUT4 regbusb_9_s3 (
    .F(rdata_bh_1_19),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s3.INIT=16'hCCCA;
  LUT4 regbusb_9_s4 (
    .F(rdata_bh_1_21),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s4.INIT=16'hCCCA;
  LUT4 regbusb_9_s5 (
    .F(rdata_bh_1_23),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s5.INIT=16'hCCCA;
  LUT4 regbusb_8_s2 (
    .F(rdata_bh_0_17),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s2.INIT=16'hCCCA;
  LUT4 regbusb_8_s3 (
    .F(rdata_bh_0_19),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s3.INIT=16'hCCCA;
  LUT4 regbusb_8_s4 (
    .F(rdata_bh_0_21),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s4.INIT=16'hCCCA;
  LUT4 regbusb_8_s5 (
    .F(rdata_bh_0_23),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s5.INIT=16'hCCCA;
  LUT4 regbusb_7_s2 (
    .F(rdata_bl_7_17),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s2.INIT=16'hCCCA;
  LUT4 regbusb_7_s3 (
    .F(rdata_bl_7_19),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s3.INIT=16'hCCCA;
  LUT4 regbusb_7_s4 (
    .F(rdata_bl_7_21),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s4.INIT=16'hCCCA;
  LUT4 regbusb_7_s5 (
    .F(rdata_bl_7_23),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s5.INIT=16'hCCCA;
  LUT4 regbusb_6_s2 (
    .F(rdata_bl_6_17),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s2.INIT=16'hCCCA;
  LUT4 regbusb_6_s3 (
    .F(rdata_bl_6_19),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s3.INIT=16'hCCCA;
  LUT4 regbusb_6_s4 (
    .F(rdata_bl_6_21),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s4.INIT=16'hCCCA;
  LUT4 regbusb_6_s5 (
    .F(rdata_bl_6_23),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s5.INIT=16'hCCCA;
  LUT4 regbusb_5_s2 (
    .F(rdata_bl_5_17),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s2.INIT=16'hCCCA;
  LUT4 regbusb_5_s3 (
    .F(rdata_bl_5_19),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s3.INIT=16'hCCCA;
  LUT4 regbusb_5_s4 (
    .F(rdata_bl_5_21),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s4.INIT=16'hCCCA;
  LUT4 regbusb_5_s5 (
    .F(rdata_bl_5_23),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s5.INIT=16'hCCCA;
  LUT4 regbusb_4_s2 (
    .F(rdata_bl_4_17),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s2.INIT=16'hCCCA;
  LUT4 regbusb_4_s3 (
    .F(rdata_bl_4_19),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s3.INIT=16'hCCCA;
  LUT4 regbusb_4_s4 (
    .F(rdata_bl_4_21),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s4.INIT=16'hCCCA;
  LUT4 regbusb_4_s5 (
    .F(rdata_bl_4_23),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s5.INIT=16'hCCCA;
  LUT4 regbusb_3_s2 (
    .F(rdata_bl_3_17),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s2.INIT=16'hCCCA;
  LUT4 regbusb_3_s3 (
    .F(rdata_bl_3_19),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s3.INIT=16'hCCCA;
  LUT4 regbusb_3_s4 (
    .F(rdata_bl_3_21),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s4.INIT=16'hCCCA;
  LUT4 regbusb_3_s5 (
    .F(rdata_bl_3_23),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s5.INIT=16'hCCCA;
  LUT4 regbusb_2_s2 (
    .F(rdata_bl_2_17),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s2.INIT=16'hCCCA;
  LUT4 regbusb_2_s3 (
    .F(rdata_bl_2_19),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s3.INIT=16'hCCCA;
  LUT4 regbusb_2_s4 (
    .F(rdata_bl_2_21),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s4.INIT=16'hCCCA;
  LUT4 regbusb_2_s5 (
    .F(rdata_bl_2_23),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s5.INIT=16'hCCCA;
  LUT4 regbusb_1_s2 (
    .F(rdata_bl_1_17),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s2.INIT=16'hCCCA;
  LUT4 regbusb_1_s3 (
    .F(rdata_bl_1_19),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s3.INIT=16'hCCCA;
  LUT4 regbusb_1_s4 (
    .F(rdata_bl_1_21),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s4.INIT=16'hCCCA;
  LUT4 regbusb_1_s5 (
    .F(rdata_bl_1_23),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s5.INIT=16'hCCCA;
  LUT4 regbusb_0_s2 (
    .F(rdata_bl_0_17),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s2.INIT=16'hCCCA;
  LUT4 regbusb_0_s3 (
    .F(rdata_bl_0_19),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s3.INIT=16'hCCCA;
  LUT4 regbusb_0_s4 (
    .F(rdata_bl_0_21),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s4.INIT=16'hCCCA;
  LUT4 regbusb_0_s5 (
    .F(rdata_bl_0_23),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s5.INIT=16'hCCCA;
  LUT4 n356_s5 (
    .F(n356_10),
    .I0(n2064_14),
    .I1(n301_17),
    .I2(regaddra_2_13),
    .I3(id16[3]) 
);
defparam n356_s5.INIT=16'h5400;
  DFFRE reg_b0_6_s0 (
    .Q(reg_b0[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_5_s0 (
    .Q(reg_b0[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_4_s0 (
    .Q(reg_b0[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_3_s0 (
    .Q(reg_b0[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_2_s0 (
    .Q(reg_b0[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_1_s0 (
    .Q(reg_b0[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_0_s0 (
    .Q(reg_b0[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_7_s0 (
    .Q(reg_d0[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_6_s0 (
    .Q(reg_d0[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_5_s0 (
    .Q(reg_d0[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_4_s0 (
    .Q(reg_d0[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_3_s0 (
    .Q(reg_d0[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_2_s0 (
    .Q(reg_d0[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_1_s0 (
    .Q(reg_d0[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_0_s0 (
    .Q(reg_d0[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n182_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_7_s0 (
    .Q(reg_h0[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_6_s0 (
    .Q(reg_h0[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_5_s0 (
    .Q(reg_h0[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_4_s0 (
    .Q(reg_h0[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_3_s0 (
    .Q(reg_h0[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_2_s0 (
    .Q(reg_h0[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_1_s0 (
    .Q(reg_h0[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_0_s0 (
    .Q(reg_h0[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n174_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_7_s0 (
    .Q(reg_ixh[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_6_s0 (
    .Q(reg_ixh[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_5_s0 (
    .Q(reg_ixh[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_4_s0 (
    .Q(reg_ixh[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_3_s0 (
    .Q(reg_ixh[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_2_s0 (
    .Q(reg_ixh[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_1_s0 (
    .Q(reg_ixh[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_0_s0 (
    .Q(reg_ixh[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n166_6),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_7_s0 (
    .Q(reg_b1[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_6_s0 (
    .Q(reg_b1[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_5_s0 (
    .Q(reg_b1[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_4_s0 (
    .Q(reg_b1[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_3_s0 (
    .Q(reg_b1[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_2_s0 (
    .Q(reg_b1[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_1_s0 (
    .Q(reg_b1[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_0_s0 (
    .Q(reg_b1[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n158_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_7_s0 (
    .Q(reg_d1[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_6_s0 (
    .Q(reg_d1[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_5_s0 (
    .Q(reg_d1[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_4_s0 (
    .Q(reg_d1[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_3_s0 (
    .Q(reg_d1[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_2_s0 (
    .Q(reg_d1[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_1_s0 (
    .Q(reg_d1[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_0_s0 (
    .Q(reg_d1[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n150_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_7_s0 (
    .Q(reg_h1[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_6_s0 (
    .Q(reg_h1[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_5_s0 (
    .Q(reg_h1[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_4_s0 (
    .Q(reg_h1[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_3_s0 (
    .Q(reg_h1[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_2_s0 (
    .Q(reg_h1[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_1_s0 (
    .Q(reg_h1[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_0_s0 (
    .Q(reg_h1[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n142_7),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_7_s0 (
    .Q(reg_iyh[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_6_s0 (
    .Q(reg_iyh[6]),
    .D(regdih[6]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_5_s0 (
    .Q(reg_iyh[5]),
    .D(regdih[5]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_4_s0 (
    .Q(reg_iyh[4]),
    .D(regdih[4]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_3_s0 (
    .Q(reg_iyh[3]),
    .D(regdih[3]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_2_s0 (
    .Q(reg_iyh[2]),
    .D(regdih[2]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_1_s0 (
    .Q(reg_iyh[1]),
    .D(regdih[1]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_0_s0 (
    .Q(reg_iyh[0]),
    .D(regdih[0]),
    .CLK(lcd_clk_d),
    .CE(n134_10),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_7_s0 (
    .Q(reg_b0[7]),
    .D(regdih[7]),
    .CLK(lcd_clk_d),
    .CE(n190_6),
    .RESET(n1710_5) 
);
  DFFE reg_c0_7_s1 (
    .Q(reg_c0[7]),
    .D(n328_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_7_s1.INIT=1'b0;
  DFFE reg_c0_6_s1 (
    .Q(reg_c0[6]),
    .D(n329_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_6_s1.INIT=1'b0;
  DFFE reg_c0_5_s1 (
    .Q(reg_c0[5]),
    .D(n330_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_5_s1.INIT=1'b0;
  DFFE reg_c0_4_s1 (
    .Q(reg_c0[4]),
    .D(n331_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_4_s1.INIT=1'b0;
  DFFE reg_c0_3_s1 (
    .Q(reg_c0[3]),
    .D(n332_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_3_s1.INIT=1'b0;
  DFFE reg_c0_2_s1 (
    .Q(reg_c0[2]),
    .D(n333_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_2_s1.INIT=1'b0;
  DFFE reg_c0_1_s1 (
    .Q(reg_c0[1]),
    .D(n334_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_1_s1.INIT=1'b0;
  DFFE reg_c0_0_s1 (
    .Q(reg_c0[0]),
    .D(n335_5),
    .CLK(lcd_clk_d),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_0_s1.INIT=1'b0;
  DFFE reg_e0_7_s1 (
    .Q(reg_e0[7]),
    .D(n336_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_7_s1.INIT=1'b0;
  DFFE reg_e0_6_s1 (
    .Q(reg_e0[6]),
    .D(n337_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_6_s1.INIT=1'b0;
  DFFE reg_e0_5_s1 (
    .Q(reg_e0[5]),
    .D(n338_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_5_s1.INIT=1'b0;
  DFFE reg_e0_4_s1 (
    .Q(reg_e0[4]),
    .D(n339_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_4_s1.INIT=1'b0;
  DFFE reg_e0_3_s1 (
    .Q(reg_e0[3]),
    .D(n340_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_3_s1.INIT=1'b0;
  DFFE reg_e0_2_s1 (
    .Q(reg_e0[2]),
    .D(n341_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_2_s1.INIT=1'b0;
  DFFE reg_e0_1_s1 (
    .Q(reg_e0[1]),
    .D(n342_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_1_s1.INIT=1'b0;
  DFFE reg_e0_0_s1 (
    .Q(reg_e0[0]),
    .D(n343_5),
    .CLK(lcd_clk_d),
    .CE(reg_e0_7_8) 
);
defparam reg_e0_0_s1.INIT=1'b0;
  DFFE reg_l0_7_s1 (
    .Q(reg_l0[7]),
    .D(n344_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_7_s1.INIT=1'b0;
  DFFE reg_l0_6_s1 (
    .Q(reg_l0[6]),
    .D(n345_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_6_s1.INIT=1'b0;
  DFFE reg_l0_5_s1 (
    .Q(reg_l0[5]),
    .D(n346_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_5_s1.INIT=1'b0;
  DFFE reg_l0_4_s1 (
    .Q(reg_l0[4]),
    .D(n347_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_4_s1.INIT=1'b0;
  DFFE reg_l0_3_s1 (
    .Q(reg_l0[3]),
    .D(n348_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_3_s1.INIT=1'b0;
  DFFE reg_l0_2_s1 (
    .Q(reg_l0[2]),
    .D(n349_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_2_s1.INIT=1'b0;
  DFFE reg_l0_1_s1 (
    .Q(reg_l0[1]),
    .D(n350_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_1_s1.INIT=1'b0;
  DFFE reg_l0_0_s1 (
    .Q(reg_l0[0]),
    .D(n351_5),
    .CLK(lcd_clk_d),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_0_s1.INIT=1'b0;
  DFFE reg_ixl_7_s1 (
    .Q(reg_ixl[7]),
    .D(n352_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_7_s1.INIT=1'b0;
  DFFE reg_ixl_6_s1 (
    .Q(reg_ixl[6]),
    .D(n353_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_6_s1.INIT=1'b0;
  DFFE reg_ixl_5_s1 (
    .Q(reg_ixl[5]),
    .D(n354_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_5_s1.INIT=1'b0;
  DFFE reg_ixl_4_s1 (
    .Q(reg_ixl[4]),
    .D(n355_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_4_s1.INIT=1'b0;
  DFFE reg_ixl_3_s1 (
    .Q(reg_ixl[3]),
    .D(n356_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_3_s1.INIT=1'b0;
  DFFE reg_ixl_2_s1 (
    .Q(reg_ixl[2]),
    .D(n357_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_2_s1.INIT=1'b0;
  DFFE reg_ixl_1_s1 (
    .Q(reg_ixl[1]),
    .D(n358_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_1_s1.INIT=1'b0;
  DFFE reg_ixl_0_s1 (
    .Q(reg_ixl[0]),
    .D(n359_5),
    .CLK(lcd_clk_d),
    .CE(reg_ixl_7_8) 
);
defparam reg_ixl_0_s1.INIT=1'b0;
  DFFE reg_c1_7_s1 (
    .Q(reg_c1[7]),
    .D(n360_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_7_s1.INIT=1'b0;
  DFFE reg_c1_6_s1 (
    .Q(reg_c1[6]),
    .D(n361_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_6_s1.INIT=1'b0;
  DFFE reg_c1_5_s1 (
    .Q(reg_c1[5]),
    .D(n362_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_5_s1.INIT=1'b0;
  DFFE reg_c1_4_s1 (
    .Q(reg_c1[4]),
    .D(n363_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_4_s1.INIT=1'b0;
  DFFE reg_c1_3_s1 (
    .Q(reg_c1[3]),
    .D(n364_7),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_3_s1.INIT=1'b0;
  DFFE reg_c1_2_s1 (
    .Q(reg_c1[2]),
    .D(n365_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_2_s1.INIT=1'b0;
  DFFE reg_c1_1_s1 (
    .Q(reg_c1[1]),
    .D(n366_7),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_1_s1.INIT=1'b0;
  DFFE reg_c1_0_s1 (
    .Q(reg_c1[0]),
    .D(n367_5),
    .CLK(lcd_clk_d),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_0_s1.INIT=1'b0;
  DFFE reg_e1_7_s1 (
    .Q(reg_e1[7]),
    .D(n368_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_7_s1.INIT=1'b0;
  DFFE reg_e1_6_s1 (
    .Q(reg_e1[6]),
    .D(n369_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_6_s1.INIT=1'b0;
  DFFE reg_e1_5_s1 (
    .Q(reg_e1[5]),
    .D(n370_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_5_s1.INIT=1'b0;
  DFFE reg_e1_4_s1 (
    .Q(reg_e1[4]),
    .D(n371_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_4_s1.INIT=1'b0;
  DFFE reg_e1_3_s1 (
    .Q(reg_e1[3]),
    .D(n372_7),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_3_s1.INIT=1'b0;
  DFFE reg_e1_2_s1 (
    .Q(reg_e1[2]),
    .D(n373_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_2_s1.INIT=1'b0;
  DFFE reg_e1_1_s1 (
    .Q(reg_e1[1]),
    .D(n374_7),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_1_s1.INIT=1'b0;
  DFFE reg_e1_0_s1 (
    .Q(reg_e1[0]),
    .D(n375_5),
    .CLK(lcd_clk_d),
    .CE(reg_e1_7_8) 
);
defparam reg_e1_0_s1.INIT=1'b0;
  DFFE reg_l1_7_s1 (
    .Q(reg_l1[7]),
    .D(n376_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_7_s1.INIT=1'b0;
  DFFE reg_l1_6_s1 (
    .Q(reg_l1[6]),
    .D(n377_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_6_s1.INIT=1'b0;
  DFFE reg_l1_5_s1 (
    .Q(reg_l1[5]),
    .D(n378_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_5_s1.INIT=1'b0;
  DFFE reg_l1_4_s1 (
    .Q(reg_l1[4]),
    .D(n379_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_4_s1.INIT=1'b0;
  DFFE reg_l1_3_s1 (
    .Q(reg_l1[3]),
    .D(n380_8),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_3_s1.INIT=1'b0;
  DFFE reg_l1_2_s1 (
    .Q(reg_l1[2]),
    .D(n381_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_2_s1.INIT=1'b0;
  DFFE reg_l1_1_s1 (
    .Q(reg_l1[1]),
    .D(n382_8),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_1_s1.INIT=1'b0;
  DFFE reg_l1_0_s1 (
    .Q(reg_l1[0]),
    .D(n383_5),
    .CLK(lcd_clk_d),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_0_s1.INIT=1'b0;
  DFFE reg_iyl_7_s1 (
    .Q(reg_iyl[7]),
    .D(n384_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_7_s1.INIT=1'b0;
  DFFE reg_iyl_6_s1 (
    .Q(reg_iyl[6]),
    .D(n385_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_6_s1.INIT=1'b0;
  DFFE reg_iyl_5_s1 (
    .Q(reg_iyl[5]),
    .D(n386_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_5_s1.INIT=1'b0;
  DFFE reg_iyl_4_s1 (
    .Q(reg_iyl[4]),
    .D(n387_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_4_s1.INIT=1'b0;
  DFFE reg_iyl_3_s1 (
    .Q(reg_iyl[3]),
    .D(n388_8),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_3_s1.INIT=1'b0;
  DFFE reg_iyl_2_s1 (
    .Q(reg_iyl[2]),
    .D(n389_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_2_s1.INIT=1'b0;
  DFFE reg_iyl_1_s1 (
    .Q(reg_iyl[1]),
    .D(n390_8),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_1_s1.INIT=1'b0;
  DFFE reg_iyl_0_s1 (
    .Q(reg_iyl[0]),
    .D(n391_5),
    .CLK(lcd_clk_d),
    .CE(reg_iyl_7_8) 
);
defparam reg_iyl_0_s1.INIT=1'b0;
  MUX2_LUT5 regbusa_15_s0 (
    .O(rdata_ah_7_13),
    .I0(rdata_ah_7_8),
    .I1(rdata_ah_7_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_15_s1 (
    .O(rdata_ah_7_15),
    .I0(rdata_ah_7_10),
    .I1(rdata_ah_7_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_14_s0 (
    .O(rdata_ah_6_13),
    .I0(rdata_ah_6_8),
    .I1(rdata_ah_6_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_14_s1 (
    .O(rdata_ah_6_15),
    .I0(rdata_ah_6_10),
    .I1(rdata_ah_6_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_13_s0 (
    .O(rdata_ah_5_13),
    .I0(rdata_ah_5_8),
    .I1(rdata_ah_5_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_13_s1 (
    .O(rdata_ah_5_15),
    .I0(rdata_ah_5_10),
    .I1(rdata_ah_5_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_12_s0 (
    .O(rdata_ah_4_13),
    .I0(rdata_ah_4_8),
    .I1(rdata_ah_4_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_12_s1 (
    .O(rdata_ah_4_15),
    .I0(rdata_ah_4_10),
    .I1(rdata_ah_4_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_11_s0 (
    .O(rdata_ah_3_13),
    .I0(rdata_ah_3_8),
    .I1(rdata_ah_3_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_11_s1 (
    .O(rdata_ah_3_15),
    .I0(rdata_ah_3_10),
    .I1(rdata_ah_3_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_10_s0 (
    .O(rdata_ah_2_13),
    .I0(rdata_ah_2_8),
    .I1(rdata_ah_2_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_10_s1 (
    .O(rdata_ah_2_15),
    .I0(rdata_ah_2_10),
    .I1(rdata_ah_2_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_9_s0 (
    .O(rdata_ah_1_13),
    .I0(rdata_ah_1_8),
    .I1(rdata_ah_1_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_9_s1 (
    .O(rdata_ah_1_15),
    .I0(rdata_ah_1_10),
    .I1(rdata_ah_1_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_8_s0 (
    .O(rdata_ah_0_13),
    .I0(rdata_ah_0_8),
    .I1(rdata_ah_0_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_8_s1 (
    .O(rdata_ah_0_15),
    .I0(rdata_ah_0_10),
    .I1(rdata_ah_0_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_7_s0 (
    .O(rdata_al_7_13),
    .I0(rdata_al_7_8),
    .I1(rdata_al_7_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_7_s1 (
    .O(rdata_al_7_15),
    .I0(rdata_al_7_10),
    .I1(rdata_al_7_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_6_s0 (
    .O(rdata_al_6_13),
    .I0(rdata_al_6_8),
    .I1(rdata_al_6_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_6_s1 (
    .O(rdata_al_6_15),
    .I0(rdata_al_6_10),
    .I1(rdata_al_6_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_5_s0 (
    .O(rdata_al_5_13),
    .I0(rdata_al_5_8),
    .I1(rdata_al_5_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_5_s1 (
    .O(rdata_al_5_15),
    .I0(rdata_al_5_10),
    .I1(rdata_al_5_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_4_s0 (
    .O(rdata_al_4_13),
    .I0(rdata_al_4_8),
    .I1(rdata_al_4_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_4_s1 (
    .O(rdata_al_4_15),
    .I0(rdata_al_4_10),
    .I1(rdata_al_4_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_3_s0 (
    .O(rdata_al_3_13),
    .I0(rdata_al_3_8),
    .I1(rdata_al_3_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_3_s1 (
    .O(rdata_al_3_15),
    .I0(rdata_al_3_10),
    .I1(rdata_al_3_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_2_s0 (
    .O(rdata_al_2_13),
    .I0(rdata_al_2_8),
    .I1(rdata_al_2_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_2_s1 (
    .O(rdata_al_2_15),
    .I0(rdata_al_2_10),
    .I1(rdata_al_2_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_1_s0 (
    .O(rdata_al_1_13),
    .I0(rdata_al_1_8),
    .I1(rdata_al_1_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_1_s1 (
    .O(rdata_al_1_15),
    .I0(rdata_al_1_10),
    .I1(rdata_al_1_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_0_s0 (
    .O(rdata_al_0_13),
    .I0(rdata_al_0_8),
    .I1(rdata_al_0_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_0_s1 (
    .O(rdata_al_0_15),
    .I0(rdata_al_0_10),
    .I1(rdata_al_0_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusb_15_s0 (
    .O(rdata_bh_7_13),
    .I0(rdata_bh_7_17),
    .I1(rdata_bh_7_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_15_s1 (
    .O(rdata_bh_7_15),
    .I0(rdata_bh_7_21),
    .I1(rdata_bh_7_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_14_s0 (
    .O(rdata_bh_6_13),
    .I0(rdata_bh_6_17),
    .I1(rdata_bh_6_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_14_s1 (
    .O(rdata_bh_6_15),
    .I0(rdata_bh_6_21),
    .I1(rdata_bh_6_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_13_s0 (
    .O(rdata_bh_5_13),
    .I0(rdata_bh_5_17),
    .I1(rdata_bh_5_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_13_s1 (
    .O(rdata_bh_5_15),
    .I0(rdata_bh_5_21),
    .I1(rdata_bh_5_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_12_s0 (
    .O(rdata_bh_4_13),
    .I0(rdata_bh_4_17),
    .I1(rdata_bh_4_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_12_s1 (
    .O(rdata_bh_4_15),
    .I0(rdata_bh_4_21),
    .I1(rdata_bh_4_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_11_s0 (
    .O(rdata_bh_3_13),
    .I0(rdata_bh_3_17),
    .I1(rdata_bh_3_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_11_s1 (
    .O(rdata_bh_3_15),
    .I0(rdata_bh_3_21),
    .I1(rdata_bh_3_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_10_s0 (
    .O(rdata_bh_2_13),
    .I0(rdata_bh_2_17),
    .I1(rdata_bh_2_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_10_s1 (
    .O(rdata_bh_2_15),
    .I0(rdata_bh_2_21),
    .I1(rdata_bh_2_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_9_s0 (
    .O(rdata_bh_1_13),
    .I0(rdata_bh_1_17),
    .I1(rdata_bh_1_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_9_s1 (
    .O(rdata_bh_1_15),
    .I0(rdata_bh_1_21),
    .I1(rdata_bh_1_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_8_s0 (
    .O(rdata_bh_0_13),
    .I0(rdata_bh_0_17),
    .I1(rdata_bh_0_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_8_s1 (
    .O(rdata_bh_0_15),
    .I0(rdata_bh_0_21),
    .I1(rdata_bh_0_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_7_s0 (
    .O(rdata_bl_7_13),
    .I0(rdata_bl_7_17),
    .I1(rdata_bl_7_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_7_s1 (
    .O(rdata_bl_7_15),
    .I0(rdata_bl_7_21),
    .I1(rdata_bl_7_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_6_s0 (
    .O(rdata_bl_6_13),
    .I0(rdata_bl_6_17),
    .I1(rdata_bl_6_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_6_s1 (
    .O(rdata_bl_6_15),
    .I0(rdata_bl_6_21),
    .I1(rdata_bl_6_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_5_s0 (
    .O(rdata_bl_5_13),
    .I0(rdata_bl_5_17),
    .I1(rdata_bl_5_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_5_s1 (
    .O(rdata_bl_5_15),
    .I0(rdata_bl_5_21),
    .I1(rdata_bl_5_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_4_s0 (
    .O(rdata_bl_4_13),
    .I0(rdata_bl_4_17),
    .I1(rdata_bl_4_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_4_s1 (
    .O(rdata_bl_4_15),
    .I0(rdata_bl_4_21),
    .I1(rdata_bl_4_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_3_s0 (
    .O(rdata_bl_3_13),
    .I0(rdata_bl_3_17),
    .I1(rdata_bl_3_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_3_s1 (
    .O(rdata_bl_3_15),
    .I0(rdata_bl_3_21),
    .I1(rdata_bl_3_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_2_s0 (
    .O(rdata_bl_2_13),
    .I0(rdata_bl_2_17),
    .I1(rdata_bl_2_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_2_s1 (
    .O(rdata_bl_2_15),
    .I0(rdata_bl_2_21),
    .I1(rdata_bl_2_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_1_s0 (
    .O(rdata_bl_1_13),
    .I0(rdata_bl_1_17),
    .I1(rdata_bl_1_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_1_s1 (
    .O(rdata_bl_1_15),
    .I0(rdata_bl_1_21),
    .I1(rdata_bl_1_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_0_s0 (
    .O(rdata_bl_0_13),
    .I0(rdata_bl_0_17),
    .I1(rdata_bl_0_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_0_s1 (
    .O(rdata_bl_0_15),
    .I0(rdata_bl_0_21),
    .I1(rdata_bl_0_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusc_15_s0 (
    .O(rdata_ch_7_13),
    .I0(rdata_ch_7_8),
    .I1(rdata_ch_7_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_15_s1 (
    .O(rdata_ch_7_15),
    .I0(rdata_ch_7_10),
    .I1(rdata_ch_7_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_14_s0 (
    .O(rdata_ch_6_13),
    .I0(rdata_ch_6_8),
    .I1(rdata_ch_6_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_14_s1 (
    .O(rdata_ch_6_15),
    .I0(rdata_ch_6_10),
    .I1(rdata_ch_6_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_13_s0 (
    .O(rdata_ch_5_13),
    .I0(rdata_ch_5_8),
    .I1(rdata_ch_5_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_13_s1 (
    .O(rdata_ch_5_15),
    .I0(rdata_ch_5_10),
    .I1(rdata_ch_5_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_12_s0 (
    .O(rdata_ch_4_13),
    .I0(rdata_ch_4_8),
    .I1(rdata_ch_4_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_12_s1 (
    .O(rdata_ch_4_15),
    .I0(rdata_ch_4_10),
    .I1(rdata_ch_4_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_11_s0 (
    .O(rdata_ch_3_13),
    .I0(rdata_ch_3_8),
    .I1(rdata_ch_3_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_11_s1 (
    .O(rdata_ch_3_15),
    .I0(rdata_ch_3_10),
    .I1(rdata_ch_3_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_10_s0 (
    .O(rdata_ch_2_13),
    .I0(rdata_ch_2_8),
    .I1(rdata_ch_2_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_10_s1 (
    .O(rdata_ch_2_15),
    .I0(rdata_ch_2_10),
    .I1(rdata_ch_2_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_9_s0 (
    .O(rdata_ch_1_13),
    .I0(rdata_ch_1_8),
    .I1(rdata_ch_1_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_9_s1 (
    .O(rdata_ch_1_15),
    .I0(rdata_ch_1_10),
    .I1(rdata_ch_1_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_8_s0 (
    .O(rdata_ch_0_13),
    .I0(rdata_ch_0_8),
    .I1(rdata_ch_0_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_8_s1 (
    .O(rdata_ch_0_15),
    .I0(rdata_ch_0_10),
    .I1(rdata_ch_0_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_7_s0 (
    .O(rdata_cl_7_13),
    .I0(rdata_cl_7_8),
    .I1(rdata_cl_7_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_7_s1 (
    .O(rdata_cl_7_15),
    .I0(rdata_cl_7_10),
    .I1(rdata_cl_7_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_6_s0 (
    .O(rdata_cl_6_13),
    .I0(rdata_cl_6_8),
    .I1(rdata_cl_6_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_6_s1 (
    .O(rdata_cl_6_15),
    .I0(rdata_cl_6_10),
    .I1(rdata_cl_6_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_5_s0 (
    .O(rdata_cl_5_13),
    .I0(rdata_cl_5_8),
    .I1(rdata_cl_5_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_5_s1 (
    .O(rdata_cl_5_15),
    .I0(rdata_cl_5_10),
    .I1(rdata_cl_5_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_4_s0 (
    .O(rdata_cl_4_13),
    .I0(rdata_cl_4_8),
    .I1(rdata_cl_4_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_4_s1 (
    .O(rdata_cl_4_15),
    .I0(rdata_cl_4_10),
    .I1(rdata_cl_4_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_3_s0 (
    .O(rdata_cl_3_13),
    .I0(rdata_cl_3_8),
    .I1(rdata_cl_3_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_3_s1 (
    .O(rdata_cl_3_15),
    .I0(rdata_cl_3_10),
    .I1(rdata_cl_3_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_2_s0 (
    .O(rdata_cl_2_13),
    .I0(rdata_cl_2_8),
    .I1(rdata_cl_2_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_2_s1 (
    .O(rdata_cl_2_15),
    .I0(rdata_cl_2_10),
    .I1(rdata_cl_2_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_1_s0 (
    .O(rdata_cl_1_13),
    .I0(rdata_cl_1_8),
    .I1(rdata_cl_1_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_1_s1 (
    .O(rdata_cl_1_15),
    .I0(rdata_cl_1_10),
    .I1(rdata_cl_1_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_0_s0 (
    .O(rdata_cl_0_13),
    .I0(rdata_cl_0_8),
    .I1(rdata_cl_0_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_0_s1 (
    .O(rdata_cl_0_15),
    .I0(rdata_cl_0_10),
    .I1(rdata_cl_0_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT6 regbusa_15_s (
    .O(regbusa[15]),
    .I0(rdata_ah_7_13),
    .I1(rdata_ah_7_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_14_s (
    .O(regbusa[14]),
    .I0(rdata_ah_6_13),
    .I1(rdata_ah_6_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_13_s (
    .O(regbusa[13]),
    .I0(rdata_ah_5_13),
    .I1(rdata_ah_5_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_12_s (
    .O(regbusa[12]),
    .I0(rdata_ah_4_13),
    .I1(rdata_ah_4_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_11_s (
    .O(regbusa[11]),
    .I0(rdata_ah_3_13),
    .I1(rdata_ah_3_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_10_s (
    .O(regbusa[10]),
    .I0(rdata_ah_2_13),
    .I1(rdata_ah_2_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_9_s (
    .O(regbusa[9]),
    .I0(rdata_ah_1_13),
    .I1(rdata_ah_1_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_8_s (
    .O(regbusa[8]),
    .I0(rdata_ah_0_13),
    .I1(rdata_ah_0_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_7_s (
    .O(regbusa[7]),
    .I0(rdata_al_7_13),
    .I1(rdata_al_7_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_6_s (
    .O(regbusa[6]),
    .I0(rdata_al_6_13),
    .I1(rdata_al_6_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_5_s (
    .O(regbusa[5]),
    .I0(rdata_al_5_13),
    .I1(rdata_al_5_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_4_s (
    .O(regbusa[4]),
    .I0(rdata_al_4_13),
    .I1(rdata_al_4_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_3_s (
    .O(regbusa[3]),
    .I0(rdata_al_3_13),
    .I1(rdata_al_3_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_2_s (
    .O(regbusa[2]),
    .I0(rdata_al_2_13),
    .I1(rdata_al_2_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_1_s (
    .O(regbusa[1]),
    .I0(rdata_al_1_13),
    .I1(rdata_al_1_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_0_s (
    .O(regbusa[0]),
    .I0(rdata_al_0_13),
    .I1(rdata_al_0_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusb_15_s (
    .O(regbusb[15]),
    .I0(rdata_bh_7_13),
    .I1(rdata_bh_7_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_14_s (
    .O(regbusb[14]),
    .I0(rdata_bh_6_13),
    .I1(rdata_bh_6_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_13_s (
    .O(regbusb[13]),
    .I0(rdata_bh_5_13),
    .I1(rdata_bh_5_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_12_s (
    .O(regbusb[12]),
    .I0(rdata_bh_4_13),
    .I1(rdata_bh_4_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_11_s (
    .O(regbusb[11]),
    .I0(rdata_bh_3_13),
    .I1(rdata_bh_3_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_10_s (
    .O(regbusb[10]),
    .I0(rdata_bh_2_13),
    .I1(rdata_bh_2_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_9_s (
    .O(regbusb[9]),
    .I0(rdata_bh_1_13),
    .I1(rdata_bh_1_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_8_s (
    .O(regbusb[8]),
    .I0(rdata_bh_0_13),
    .I1(rdata_bh_0_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_7_s (
    .O(regbusb[7]),
    .I0(rdata_bl_7_13),
    .I1(rdata_bl_7_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_6_s (
    .O(regbusb[6]),
    .I0(rdata_bl_6_13),
    .I1(rdata_bl_6_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_5_s (
    .O(regbusb[5]),
    .I0(rdata_bl_5_13),
    .I1(rdata_bl_5_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_4_s (
    .O(regbusb[4]),
    .I0(rdata_bl_4_13),
    .I1(rdata_bl_4_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_3_s (
    .O(regbusb[3]),
    .I0(rdata_bl_3_13),
    .I1(rdata_bl_3_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_2_s (
    .O(regbusb[2]),
    .I0(rdata_bl_2_13),
    .I1(rdata_bl_2_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_1_s (
    .O(regbusb[1]),
    .I0(rdata_bl_1_13),
    .I1(rdata_bl_1_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_0_s (
    .O(regbusb[0]),
    .I0(rdata_bl_0_13),
    .I1(rdata_bl_0_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusc_15_s (
    .O(regbusc[15]),
    .I0(rdata_ch_7_13),
    .I1(rdata_ch_7_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_14_s (
    .O(regbusc[14]),
    .I0(rdata_ch_6_13),
    .I1(rdata_ch_6_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_13_s (
    .O(regbusc[13]),
    .I0(rdata_ch_5_13),
    .I1(rdata_ch_5_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_12_s (
    .O(regbusc[12]),
    .I0(rdata_ch_4_13),
    .I1(rdata_ch_4_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_11_s (
    .O(regbusc[11]),
    .I0(rdata_ch_3_13),
    .I1(rdata_ch_3_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_10_s (
    .O(regbusc[10]),
    .I0(rdata_ch_2_13),
    .I1(rdata_ch_2_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_9_s (
    .O(regbusc[9]),
    .I0(rdata_ch_1_13),
    .I1(rdata_ch_1_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_8_s (
    .O(regbusc[8]),
    .I0(rdata_ch_0_13),
    .I1(rdata_ch_0_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_7_s (
    .O(regbusc[7]),
    .I0(rdata_cl_7_13),
    .I1(rdata_cl_7_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_6_s (
    .O(regbusc[6]),
    .I0(rdata_cl_6_13),
    .I1(rdata_cl_6_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_5_s (
    .O(regbusc[5]),
    .I0(rdata_cl_5_13),
    .I1(rdata_cl_5_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_4_s (
    .O(regbusc[4]),
    .I0(rdata_cl_4_13),
    .I1(rdata_cl_4_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_3_s (
    .O(regbusc[3]),
    .I0(rdata_cl_3_13),
    .I1(rdata_cl_3_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_2_s (
    .O(regbusc[2]),
    .I0(rdata_cl_2_13),
    .I1(rdata_cl_2_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_1_s (
    .O(regbusc[1]),
    .I0(rdata_cl_1_13),
    .I1(rdata_cl_1_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_0_s (
    .O(regbusc[0]),
    .I0(rdata_cl_0_13),
    .I1(rdata_cl_0_15),
    .S0(regaddrc[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_registers */
module cz80 (
  lcd_clk_d,
  w_cpu_enable,
  n222_5,
  n162_5,
  req_hsync_int_n,
  w_hsync_en,
  reg_r0_hsync_int_en_Z,
  n189_5,
  n222_4,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  n189_11,
  ff_iorq_n_i_16,
  n279_13,
  n279_26,
  n279_23,
  w_cpu_freeze,
  ff_sdr_ready,
  n977_6,
  n222_7,
  i2s_audio_en_d,
  n189_9,
  n189_10,
  n189_12,
  ff_di_reg,
  ff_dinst,
  w_rfsh_n_i,
  intcycle,
  n332_4,
  n1321_8,
  n256_7,
  n2717_8,
  n1138_6,
  n154_8,
  n3366_5,
  regaddrb_2_6,
  n2503_13,
  n1321_10,
  incdecz_8,
  n154_9,
  n1098_11,
  regaddra_1_13,
  n2511_21,
  n1085_21,
  n290_18,
  n1321_13,
  regaddrb_2_8,
  n290_20,
  n154_11,
  n2662_9,
  n154_13,
  n1710_5,
  mcycles_d_1_7,
  mcycles_d_0_7,
  mcycles_d_2_11,
  mcycles_d_2_14,
  mcycles_d_2_15,
  mcycles_d_1_32,
  arith16_Z_8,
  mcycles_d_1_34,
  mcycles_d_1_36,
  mcycles_d_1_38,
  mcycles_d_2_20,
  arith16_Z_12,
  w_a_i,
  ir_0,
  ir_1,
  ir_2,
  ir_3,
  ir_5,
  ir_6,
  ir_7,
  iset,
  w_do,
  w_m_cycle,
  w_t_state
)
;
input lcd_clk_d;
input w_cpu_enable;
input n222_5;
input n162_5;
input req_hsync_int_n;
input w_hsync_en;
input reg_r0_hsync_int_en_Z;
input n189_5;
input n222_4;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input n189_11;
input ff_iorq_n_i_16;
input n279_13;
input n279_26;
input n279_23;
input w_cpu_freeze;
input ff_sdr_ready;
input n977_6;
input n222_7;
input i2s_audio_en_d;
input n189_9;
input n189_10;
input n189_12;
input [7:0] ff_di_reg;
input [7:0] ff_dinst;
output w_rfsh_n_i;
output intcycle;
output n332_4;
output n1321_8;
output n256_7;
output n2717_8;
output n1138_6;
output n154_8;
output n3366_5;
output regaddrb_2_6;
output n2503_13;
output n1321_10;
output incdecz_8;
output n154_9;
output n1098_11;
output regaddra_1_13;
output n2511_21;
output n1085_21;
output n290_18;
output n1321_13;
output regaddrb_2_8;
output n290_20;
output n154_11;
output n2662_9;
output n154_13;
output n1710_5;
output mcycles_d_1_7;
output mcycles_d_0_7;
output mcycles_d_2_11;
output mcycles_d_2_14;
output mcycles_d_2_15;
output mcycles_d_1_32;
output arith16_Z_8;
output mcycles_d_1_34;
output mcycles_d_1_36;
output mcycles_d_1_38;
output mcycles_d_2_20;
output arith16_Z_12;
output [15:0] w_a_i;
output ir_0;
output ir_1;
output ir_2;
output ir_3;
output ir_5;
output ir_6;
output ir_7;
output [1:0] iset;
output [7:0] w_do;
output [2:0] w_m_cycle;
output [2:0] w_t_state;
wire n1057_3;
wire n1058_4;
wire n1059_3;
wire n1060_4;
wire n1061_3;
wire n1062_3;
wire n1063_3;
wire n1248_6;
wire n1249_6;
wire n1250_6;
wire n1251_6;
wire n1252_6;
wire n1253_6;
wire n1254_6;
wire n154_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n299_3;
wire n300_3;
wire n301_3;
wire n302_3;
wire n303_3;
wire n1099_3;
wire n1100_3;
wire n1101_3;
wire n1102_3;
wire n1103_3;
wire n1104_3;
wire n1105_3;
wire n332_3;
wire n354_4;
wire n355_4;
wire n356_4;
wire n357_4;
wire n358_4;
wire n359_4;
wire n360_4;
wire n361_4;
wire n362_4;
wire n363_4;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n1083_3;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1088_3;
wire n1089_3;
wire n1090_3;
wire n1091_3;
wire n1092_3;
wire n1093_3;
wire n1094_3;
wire n1095_3;
wire n1096_3;
wire n1097_3;
wire n1098_3;
wire n1121_7;
wire n1122_3;
wire n1123_3;
wire n1124_3;
wire n1125_3;
wire n1126_3;
wire n1127_3;
wire n1128_3;
wire n1129_3;
wire n1297_6;
wire n1298_5;
wire n1299_5;
wire n1300_5;
wire n1301_5;
wire n1302_5;
wire n1303_5;
wire n1304_5;
wire n1289_6;
wire n1290_5;
wire n1291_5;
wire n1292_5;
wire n1293_5;
wire n1294_5;
wire n1295_5;
wire n1296_5;
wire n1365_4;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1531_6;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_6;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1549_7;
wire n1550_9;
wire n1551_7;
wire n1552_6;
wire n1553_7;
wire n1554_7;
wire n1523_3;
wire n1524_3;
wire n1525_3;
wire n1526_3;
wire n1527_3;
wire n1528_3;
wire n1529_3;
wire n1530_3;
wire n3350_3;
wire n3366_3;
wire n2024_3;
wire n2033_3;
wire n2046_3;
wire n2064_3;
wire n2503_3;
wire n2504_3;
wire n2505_3;
wire n2506_3;
wire n2507_3;
wire n2508_3;
wire n2509_3;
wire n2510_3;
wire n2511_3;
wire n2512_3;
wire n2513_3;
wire n2514_3;
wire n2515_3;
wire n2516_3;
wire n2517_3;
wire n2518_3;
wire n2625_3;
wire n2687_3;
wire n3430_3;
wire n3507_3;
wire n3510_3;
wire n1321_7;
wire n1693_4;
wire n2047_4;
wire n2564_4;
wire n2597_4;
wire pc_14_6;
wire ff_a_15_5;
wire ir_7_6;
wire iset_1_6;
wire xy_state_1_6;
wire f_6_6;
wire r_6_6;
wire xy_ind_6;
wire incdecz_6;
wire tstate_2_6;
wire inte_ff2_6;
wire pc_0_7;
wire tmpaddr_15_7;
wire tmpaddr_7_7;
wire acc_7_7;
wire f_7_7;
wire sp_15_7;
wire sp_7_7;
wire inte_ff1_7;
wire f_2_8;
wire f_5_9;
wire f_1_9;
wire f_0_9;
wire f_4_11;
wire n2757_6;
wire n2756_6;
wire n1130_5;
wire n2717_6;
wire n2662_6;
wire n2660_6;
wire n2800_8;
wire n2611_6;
wire n1410_5;
wire n1409_5;
wire n1408_5;
wire n1406_5;
wire n1141_5;
wire n1140_5;
wire n1139_5;
wire n1138_5;
wire n1137_5;
wire n1136_5;
wire n2632_6;
wire n2758_6;
wire n1131_6;
wire n2716_5;
wire n2715_5;
wire n2661_5;
wire n420_16;
wire n421_16;
wire n422_16;
wire n423_16;
wire n424_16;
wire n425_16;
wire n426_16;
wire n427_16;
wire n428_16;
wire n429_16;
wire n430_16;
wire n431_16;
wire n432_16;
wire n433_16;
wire n434_16;
wire n435_16;
wire n154_4;
wire n154_5;
wire n289_4;
wire n289_5;
wire n289_6;
wire n290_4;
wire n290_5;
wire n291_4;
wire n291_5;
wire n291_6;
wire n292_4;
wire n292_5;
wire n292_6;
wire n293_4;
wire n293_5;
wire n294_5;
wire n294_6;
wire n294_7;
wire n295_5;
wire n295_6;
wire n296_4;
wire n296_5;
wire n296_6;
wire n297_5;
wire n297_6;
wire n298_4;
wire n298_5;
wire n299_4;
wire n299_5;
wire n300_4;
wire n300_5;
wire n300_6;
wire n301_4;
wire n301_5;
wire n301_6;
wire n302_4;
wire n302_5;
wire n302_6;
wire n303_4;
wire n303_5;
wire n303_6;
wire n1099_4;
wire n1099_5;
wire n1100_4;
wire n1101_4;
wire n1102_4;
wire n1103_4;
wire n354_5;
wire n1083_4;
wire n1083_5;
wire n1083_6;
wire n1083_7;
wire n1084_4;
wire n1084_5;
wire n1084_6;
wire n1084_7;
wire n1085_4;
wire n1085_6;
wire n1085_7;
wire n1086_4;
wire n1086_5;
wire n1086_6;
wire n1086_7;
wire n1087_4;
wire n1087_5;
wire n1087_6;
wire n1088_4;
wire n1088_5;
wire n1088_6;
wire n1088_7;
wire n1089_4;
wire n1089_5;
wire n1089_6;
wire n1089_7;
wire n1090_4;
wire n1090_5;
wire n1090_6;
wire n1090_7;
wire n1091_4;
wire n1091_6;
wire n1092_4;
wire n1092_5;
wire n1092_7;
wire n1093_5;
wire n1093_6;
wire n1094_4;
wire n1094_6;
wire n1095_4;
wire n1095_6;
wire n1096_5;
wire n1096_6;
wire n1097_4;
wire n1097_6;
wire n1098_4;
wire n1098_5;
wire n1098_6;
wire n1121_8;
wire n1121_9;
wire n1122_4;
wire n1122_5;
wire n1297_8;
wire n1299_6;
wire n1300_6;
wire n1301_6;
wire n1289_7;
wire n1365_5;
wire n1365_6;
wire n1365_7;
wire n1365_8;
wire n1515_6;
wire n1515_7;
wire n1515_8;
wire n1517_6;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1531_7;
wire n1531_8;
wire n1532_6;
wire n1533_6;
wire n1534_6;
wire n1535_6;
wire n1536_6;
wire n1537_6;
wire n1538_6;
wire n1539_7;
wire n1539_8;
wire n1540_6;
wire n1541_6;
wire n1542_6;
wire n1543_6;
wire n1544_6;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1547_7;
wire n1549_8;
wire n1550_10;
wire n1550_11;
wire n1551_8;
wire n1552_7;
wire n1552_8;
wire n1552_9;
wire n1553_8;
wire n1554_8;
wire n1523_4;
wire n1523_6;
wire n1523_7;
wire n1524_4;
wire n1524_5;
wire n1524_6;
wire n1525_4;
wire n1525_5;
wire n1526_4;
wire n1526_5;
wire n1527_4;
wire n1527_5;
wire n1528_4;
wire n1528_5;
wire n1529_4;
wire n1529_5;
wire n1530_4;
wire n1530_5;
wire n3349_4;
wire n2024_4;
wire n2046_4;
wire n2046_5;
wire n2064_4;
wire n2064_5;
wire n2064_6;
wire n2064_7;
wire regaddra_2_5;
wire regaddra_2_6;
wire regaddra_2_7;
wire regaddra_1_4;
wire regaddra_1_5;
wire regaddra_0_4;
wire regaddra_0_6;
wire regaddrb_2_4;
wire regdih_7_5;
wire regdih_6_4;
wire regdih_5_4;
wire regdih_4_4;
wire regdih_4_5;
wire regdih_3_5;
wire regdih_2_4;
wire regdih_2_5;
wire regdih_1_4;
wire regdih_1_5;
wire regdih_0_4;
wire regdih_0_5;
wire n2503_4;
wire n2503_5;
wire n2504_4;
wire n2504_5;
wire n2505_4;
wire n2505_5;
wire n2506_4;
wire n2506_5;
wire n2507_4;
wire n2507_5;
wire n2508_4;
wire n2508_5;
wire n2509_4;
wire n2509_5;
wire n2510_4;
wire n2510_5;
wire n2511_4;
wire n2511_5;
wire n2511_6;
wire n2511_7;
wire n2512_4;
wire n2512_5;
wire n2513_4;
wire n2513_5;
wire n2513_6;
wire n2514_4;
wire n2514_5;
wire n2514_6;
wire n2515_4;
wire n2515_5;
wire n2515_6;
wire n2516_4;
wire n2516_5;
wire n2516_6;
wire n2517_4;
wire n2517_5;
wire n2517_6;
wire n2518_4;
wire n2518_5;
wire n2625_4;
wire n2687_5;
wire n2047_5;
wire n2597_5;
wire pc_14_7;
wire incdecz_7;
wire tstate_2_7;
wire inte_ff2_7;
wire inte_ff2_8;
wire tmpaddr_15_8;
wire acc_7_8;
wire f_7_8;
wire f_7_9;
wire sp_15_8;
wire inte_ff1_8;
wire f_5_10;
wire f_5_11;
wire f_1_10;
wire f_1_11;
wire f_1_12;
wire f_0_10;
wire f_4_12;
wire n257_7;
wire n256_8;
wire n1130_6;
wire n2717_7;
wire n2800_9;
wire n2800_10;
wire n2038_6;
wire n1410_6;
wire n1410_7;
wire n1406_6;
wire n1141_6;
wire n1140_6;
wire n1140_7;
wire n1139_6;
wire n1139_7;
wire n1138_7;
wire n1136_6;
wire n1136_7;
wire n2716_6;
wire n2716_7;
wire n2716_8;
wire n2715_6;
wire n2715_7;
wire n289_7;
wire n289_9;
wire n289_10;
wire n289_11;
wire n289_12;
wire n290_7;
wire n290_8;
wire n290_10;
wire n291_7;
wire n291_8;
wire n291_9;
wire n291_10;
wire n292_7;
wire n292_8;
wire n292_9;
wire n292_10;
wire n292_11;
wire n293_7;
wire n293_8;
wire n294_8;
wire n294_9;
wire n294_10;
wire n295_7;
wire n295_8;
wire n295_9;
wire n296_7;
wire n296_8;
wire n296_9;
wire n296_10;
wire n296_11;
wire n297_7;
wire n297_8;
wire n297_9;
wire n298_7;
wire n298_8;
wire n298_9;
wire n298_10;
wire n299_6;
wire n299_7;
wire n299_8;
wire n300_7;
wire n300_8;
wire n300_9;
wire n300_10;
wire n301_8;
wire n301_9;
wire n301_10;
wire n301_11;
wire n302_7;
wire n302_8;
wire n303_7;
wire n303_8;
wire n354_6;
wire n354_7;
wire n1083_8;
wire n1083_9;
wire n1083_10;
wire n1083_11;
wire n1083_12;
wire n1084_8;
wire n1084_9;
wire n1084_10;
wire n1084_11;
wire n1085_8;
wire n1085_9;
wire n1085_10;
wire n1085_11;
wire n1086_8;
wire n1086_9;
wire n1086_10;
wire n1087_7;
wire n1087_8;
wire n1087_9;
wire n1087_10;
wire n1088_8;
wire n1088_9;
wire n1088_10;
wire n1088_11;
wire n1089_8;
wire n1089_9;
wire n1089_10;
wire n1090_9;
wire n1090_10;
wire n1090_11;
wire n1090_12;
wire n1091_7;
wire n1091_8;
wire n1091_9;
wire n1092_8;
wire n1092_9;
wire n1092_10;
wire n1093_7;
wire n1093_8;
wire n1093_9;
wire n1094_7;
wire n1094_8;
wire n1094_9;
wire n1095_7;
wire n1095_8;
wire n1095_9;
wire n1096_7;
wire n1096_8;
wire n1096_9;
wire n1097_7;
wire n1097_8;
wire n1097_9;
wire n1098_7;
wire n1098_8;
wire n1098_9;
wire n1121_10;
wire n1121_11;
wire n1122_6;
wire n1297_9;
wire n1297_10;
wire n1289_8;
wire n1365_9;
wire n1365_10;
wire n1365_11;
wire n1365_12;
wire n1365_13;
wire n1365_14;
wire n1515_9;
wire n1515_10;
wire n1515_11;
wire n1515_12;
wire n1515_13;
wire n1515_14;
wire n1515_15;
wire n1517_7;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1531_9;
wire n1539_9;
wire n1547_8;
wire n1547_9;
wire n1549_9;
wire n1549_10;
wire n1550_12;
wire n1550_13;
wire n1551_9;
wire n1551_10;
wire n1552_11;
wire n1552_12;
wire n1552_13;
wire n1552_14;
wire n1552_15;
wire n1553_11;
wire n1554_9;
wire n1554_10;
wire n1554_11;
wire n1523_8;
wire n1523_9;
wire n1523_10;
wire n1524_7;
wire n1524_8;
wire n1524_9;
wire n1524_10;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1526_7;
wire n1527_6;
wire n1527_7;
wire n1528_6;
wire n1528_7;
wire n1529_6;
wire n1530_6;
wire n1530_7;
wire n2033_5;
wire n2064_8;
wire n2064_9;
wire n2064_10;
wire n2064_11;
wire n2064_12;
wire n2064_13;
wire n2064_14;
wire n2064_15;
wire regaddra_1_6;
wire regaddra_1_7;
wire regaddra_1_8;
wire regaddra_1_9;
wire regdih_7_7;
wire regdih_7_8;
wire regdih_6_6;
wire regdih_5_5;
wire regdih_1_6;
wire n2503_8;
wire n2503_9;
wire n2503_10;
wire n2503_11;
wire n2503_12;
wire n2504_6;
wire n2504_7;
wire n2505_6;
wire n2505_7;
wire n2506_6;
wire n2506_7;
wire n2507_6;
wire n2507_7;
wire n2508_6;
wire n2508_7;
wire n2509_6;
wire n2509_7;
wire n2510_6;
wire n2510_7;
wire n2511_8;
wire n2511_10;
wire n2511_11;
wire n2511_12;
wire n2511_13;
wire n2511_14;
wire n2511_15;
wire n2511_16;
wire n2511_17;
wire n2512_6;
wire n2512_7;
wire n2512_8;
wire n2512_9;
wire n2512_10;
wire n2513_7;
wire n2513_8;
wire n2513_9;
wire n2514_7;
wire n2514_8;
wire n2514_9;
wire n2515_7;
wire n2515_8;
wire n2515_9;
wire n2516_7;
wire n2516_8;
wire n2516_9;
wire n2517_7;
wire n2517_8;
wire n2517_9;
wire n2518_6;
wire n2518_7;
wire n2518_8;
wire n2518_9;
wire n2518_10;
wire n2518_11;
wire n2687_6;
wire n3430_5;
wire n1321_11;
wire n1693_6;
wire incdecz_9;
wire inte_ff2_9;
wire tmpaddr_15_9;
wire acc_7_9;
wire f_7_11;
wire sp_15_9;
wire sp_15_10;
wire inte_ff1_9;
wire f_5_13;
wire f_1_13;
wire f_0_11;
wire f_0_12;
wire f_4_13;
wire n256_10;
wire n2038_7;
wire n2038_8;
wire n1410_8;
wire n1410_9;
wire n1410_10;
wire n1410_11;
wire n1406_7;
wire n1406_8;
wire n1406_9;
wire n1407_7;
wire n1141_7;
wire n1141_8;
wire n1140_8;
wire n1140_9;
wire n1140_10;
wire n1140_11;
wire n1140_13;
wire n1139_9;
wire n1139_10;
wire n1139_11;
wire n1138_8;
wire n1136_9;
wire n2716_9;
wire n289_13;
wire n289_14;
wire n289_15;
wire n289_16;
wire n289_17;
wire n289_18;
wire n290_14;
wire n291_11;
wire n292_12;
wire n293_9;
wire n294_11;
wire n294_12;
wire n294_13;
wire n295_10;
wire n295_11;
wire n295_12;
wire n295_13;
wire n296_12;
wire n296_13;
wire n296_14;
wire n296_15;
wire n296_16;
wire n297_10;
wire n297_11;
wire n298_11;
wire n298_12;
wire n298_13;
wire n298_14;
wire n299_9;
wire n299_10;
wire n300_11;
wire n301_13;
wire n302_9;
wire n302_10;
wire n302_11;
wire n303_9;
wire n354_9;
wire n354_10;
wire n354_11;
wire n1083_13;
wire n1083_14;
wire n1083_15;
wire n1083_16;
wire n1083_18;
wire n1084_12;
wire n1084_13;
wire n1085_13;
wire n1085_15;
wire n1085_16;
wire n1086_11;
wire n1086_12;
wire n1087_11;
wire n1087_12;
wire n1088_12;
wire n1088_13;
wire n1088_14;
wire n1089_11;
wire n1089_12;
wire n1089_13;
wire n1090_13;
wire n1091_11;
wire n1091_12;
wire n1091_13;
wire n1092_11;
wire n1093_10;
wire n1093_11;
wire n1093_12;
wire n1093_13;
wire n1094_10;
wire n1095_10;
wire n1096_10;
wire n1096_11;
wire n1096_12;
wire n1096_13;
wire n1121_12;
wire n1297_11;
wire n1297_12;
wire n1289_9;
wire n1365_15;
wire n1365_16;
wire n1365_17;
wire n1515_16;
wire n1515_17;
wire n1519_8;
wire n1519_9;
wire n1549_11;
wire n1549_12;
wire n1549_14;
wire n1549_15;
wire n1549_16;
wire n1550_14;
wire n1550_15;
wire n1550_17;
wire n1550_18;
wire n1551_11;
wire n1551_12;
wire n1552_16;
wire n1552_17;
wire n1552_18;
wire n1552_19;
wire n1552_20;
wire n1554_13;
wire n1554_14;
wire n1554_15;
wire n1554_16;
wire n1523_11;
wire n1523_12;
wire n1524_11;
wire n1524_12;
wire n1524_13;
wire n1524_14;
wire n1525_8;
wire n1525_9;
wire n1525_10;
wire n1525_11;
wire n1526_8;
wire n1526_9;
wire n1526_10;
wire n1526_11;
wire n1527_8;
wire n1528_9;
wire n1528_10;
wire n1528_11;
wire n1528_12;
wire n1529_7;
wire n1530_8;
wire n1530_9;
wire n1530_10;
wire n1530_11;
wire n2064_16;
wire n2064_17;
wire n2064_18;
wire n2064_19;
wire n2064_20;
wire n2064_21;
wire regaddra_1_10;
wire regaddra_1_11;
wire regaddra_1_14;
wire regaddra_1_15;
wire regaddra_1_16;
wire n2511_19;
wire n2511_20;
wire n2511_22;
wire n2511_23;
wire n2511_24;
wire n2511_25;
wire n2511_26;
wire n2518_12;
wire n2518_13;
wire f_7_12;
wire f_5_15;
wire n2038_9;
wire n2038_10;
wire n2038_11;
wire n2038_12;
wire n2038_13;
wire n1410_12;
wire n1410_14;
wire n1410_15;
wire n1410_16;
wire n1410_17;
wire n1410_18;
wire n1406_11;
wire n1406_12;
wire n1407_9;
wire n1140_14;
wire n1140_16;
wire n1140_17;
wire n1139_15;
wire n1136_12;
wire n1136_13;
wire n1136_14;
wire n1136_15;
wire n289_19;
wire n289_20;
wire n289_21;
wire n291_12;
wire n292_13;
wire n297_12;
wire n300_12;
wire n302_13;
wire n354_12;
wire n354_13;
wire n1083_19;
wire n1083_20;
wire n1083_21;
wire n1083_22;
wire n1083_23;
wire n1083_24;
wire n1083_25;
wire n1083_26;
wire n1084_14;
wire n1084_15;
wire n1085_17;
wire n1086_13;
wire n1087_14;
wire n1088_16;
wire n1089_14;
wire n1090_14;
wire n1091_14;
wire n1093_14;
wire n1094_11;
wire n1096_14;
wire n1297_13;
wire n1365_18;
wire n1515_19;
wire n1515_20;
wire n1515_21;
wire n1515_22;
wire n1519_10;
wire n1519_11;
wire n1519_12;
wire n1519_13;
wire n1519_14;
wire n1531_11;
wire n1549_17;
wire n1549_18;
wire n1549_19;
wire n1549_20;
wire n1549_21;
wire n1549_22;
wire n1550_19;
wire n1550_20;
wire n1551_13;
wire n1552_21;
wire n1554_17;
wire n1554_18;
wire n1523_13;
wire n1524_15;
wire n1524_16;
wire n1524_17;
wire n1524_18;
wire n1524_19;
wire n1525_12;
wire n1525_13;
wire n1525_14;
wire n1525_15;
wire n1526_12;
wire n1526_13;
wire n1526_14;
wire n1526_15;
wire n1528_13;
wire n1528_14;
wire n1528_15;
wire n1528_16;
wire n1530_12;
wire n1530_13;
wire n1530_14;
wire n2064_22;
wire n2064_23;
wire n2064_24;
wire n2064_25;
wire regaddra_1_17;
wire regaddra_1_18;
wire regaddra_1_19;
wire regaddra_1_20;
wire n2511_27;
wire n2511_28;
wire n2511_29;
wire n2511_30;
wire n2511_31;
wire n2511_34;
wire n2511_35;
wire n2511_37;
wire n2038_15;
wire n2038_16;
wire n2038_17;
wire n2038_18;
wire n2038_20;
wire n2038_21;
wire n2038_22;
wire n1410_19;
wire n1410_21;
wire n1410_22;
wire n1410_23;
wire n1410_24;
wire n1410_25;
wire n1406_13;
wire n1406_14;
wire n1406_15;
wire n1406_16;
wire n289_22;
wire n1084_16;
wire n1086_14;
wire n1087_15;
wire n1089_15;
wire n1090_15;
wire n1365_19;
wire n1365_20;
wire n1515_23;
wire n1515_24;
wire n1515_25;
wire n1515_26;
wire n1519_15;
wire n1519_16;
wire n1519_17;
wire n1549_23;
wire n1524_20;
wire n1524_21;
wire n1524_22;
wire n1524_23;
wire n1525_16;
wire n1525_17;
wire n1526_16;
wire n1526_17;
wire n1526_18;
wire n1528_17;
wire n1530_15;
wire n1530_16;
wire n2064_28;
wire n2511_38;
wire n2511_39;
wire n2511_40;
wire n2511_41;
wire n2511_42;
wire n2511_43;
wire n1410_26;
wire n1406_17;
wire n1365_21;
wire n1365_22;
wire n1365_23;
wire n1515_27;
wire n1515_28;
wire n1515_29;
wire n2511_44;
wire n2511_45;
wire n2511_46;
wire n1087_17;
wire n1515_31;
wire n1523_15;
wire n1085_19;
wire n301_15;
wire n3344_5;
wire f_2_11;
wire f_5_17;
wire n1088_18;
wire n1550_22;
wire n354_16;
wire n1139_17;
wire n1693_8;
wire n293_11;
wire n290_16;
wire n1549_25;
wire f_7_14;
wire n1406_19;
wire n1136_17;
wire n1139_19;
wire n1531_13;
wire n1528_19;
wire n2064_30;
wire n1136_19;
wire f_5_19;
wire n2033_7;
wire regdih_3_7;
wire n1552_23;
wire n1297_15;
wire n1410_28;
wire n2687_9;
wire n1140_19;
wire n1410_30;
wire n3366_7;
wire n257_10;
wire n1139_21;
wire n2038_24;
wire ir_7_9;
wire n2503_15;
wire n257_12;
wire n354_18;
wire regaddra_0_8;
wire regaddra_2_11;
wire n435_19;
wire n2048_6;
wire n1138_11;
wire n2687_11;
wire n1553_13;
wire n1407_11;
wire n256_12;
wire iset_1_9;
wire regaddra_2_13;
wire n2511_50;
wire n1407_13;
wire n1137_8;
wire f_6_10;
wire n2511_52;
wire n3510_6;
wire n1554_20;
wire f_6_12;
wire regaddra_2_15;
wire regdih_7_10;
wire regaddra_1_22;
wire n256_14;
wire n1098_13;
wire n1091_16;
wire n1097_12;
wire n1096_16;
wire n1095_12;
wire n1094_13;
wire n1093_16;
wire n1092_13;
wire n298_16;
wire n301_17;
wire n2038_26;
wire n2064_32;
wire n289_24;
wire n297_14;
wire n295_15;
wire n294_15;
wire n290_22;
wire n1097_14;
wire regdih_2_8;
wire n3430_7;
wire n1136_21;
wire n2511_54;
wire n1140_21;
wire n2511_56;
wire n1083_28;
wire n302_15;
wire n1091_18;
wire n1085_23;
wire n1134_8;
wire n1090_17;
wire n2038_28;
wire ff_a_15_8;
wire mcycle_2_7;
wire n2034_6;
wire n2025_6;
wire n1590_6;
wire n3349_6;
wire n2518_17;
wire n1407_15;
wire halt_ff_8;
wire regdih_6_8;
wire regdih_7_12;
wire n2511_58;
wire n290_24;
wire n298_18;
wire n2503_17;
wire n1139_23;
wire n1553_15;
wire arith16_r;
wire btr_r;
wire z16_r;
wire alu_cpi_r;
wire save_alu_r;
wire preservec_r;
wire xy_ind;
wire incdecz;
wire int_s;
wire halt_ff;
wire inte_ff1;
wire inte_ff2;
wire no_btr;
wire auto_wait_t1;
wire auto_wait_t2;
wire alternate;
wire n997_2;
wire n997_1_1;
wire n996_2;
wire n996_1_1;
wire n995_2;
wire n995_1_1;
wire n994_2;
wire n994_1_1;
wire n993_2;
wire n993_1_1;
wire n992_2;
wire n992_1_1;
wire n991_2;
wire n991_1_1;
wire n990_2;
wire n990_1_1;
wire n989_2;
wire n989_1_1;
wire n988_2;
wire n988_1_1;
wire n987_2;
wire n987_1_1;
wire n986_2;
wire n986_1_1;
wire n985_2;
wire n985_1_1;
wire n984_2;
wire n984_1_1;
wire n983_2;
wire n983_1_1;
wire n982_2;
wire n982_1_0_COUT;
wire \id16[0]_1_1 ;
wire \id16[1]_1_1 ;
wire \id16[2]_1_1 ;
wire \id16[3]_1_1 ;
wire \id16[4]_1_1 ;
wire \id16[5]_1_1 ;
wire \id16[6]_1_1 ;
wire \id16[7]_1_1 ;
wire \id16[8]_1_1 ;
wire \id16[9]_1_1 ;
wire \id16[10]_1_1 ;
wire \id16[11]_1_1 ;
wire \id16[12]_1_1 ;
wire \id16[13]_1_1 ;
wire \id16[14]_1_1 ;
wire \id16[15]_1_0_COUT ;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_2;
wire n714_1;
wire n714_2;
wire n713_1;
wire n713_2;
wire n712_1;
wire n712_2;
wire n711_1;
wire n711_2;
wire n710_1;
wire n710_2;
wire n709_1;
wire n709_2;
wire n708_1;
wire n708_2;
wire n707_1;
wire n707_2;
wire n706_1;
wire n706_2;
wire n705_1;
wire n705_0_COUT;
wire n900_1;
wire n900_2;
wire n899_1;
wire n899_2;
wire n898_1;
wire n898_2;
wire n897_1;
wire n897_2;
wire n896_1;
wire n896_2;
wire n895_1;
wire n895_2;
wire n894_1;
wire n894_2;
wire n893_1;
wire n893_2;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_2;
wire n888_1;
wire n888_2;
wire n887_1;
wire n887_2;
wire n886_1;
wire n886_2;
wire n885_1;
wire n885_0_COUT;
wire n92_1_SUM;
wire n92_3;
wire n93_1_SUM;
wire n93_3;
wire n94_1_SUM;
wire n94_3;
wire n338_1_SUM;
wire n338_3;
wire n339_1_SUM;
wire n339_3;
wire n340_1_SUM;
wire n340_3;
wire n1322_6;
wire n1323_6;
wire n1324_6;
wire n1325_6;
wire n1326_6;
wire n1327_6;
wire n1328_6;
wire n420_14;
wire n421_14;
wire n422_14;
wire n423_14;
wire n424_14;
wire n425_14;
wire n426_14;
wire n427_14;
wire n428_14;
wire n429_14;
wire n430_14;
wire n431_14;
wire n432_14;
wire n433_14;
wire n434_14;
wire n435_14;
wire n1692_5;
wire n99_22;
wire arith16_Z;
wire exchangeaf_Z;
wire preservec_Z;
wire \incdec_16_Z[3]_2_3 ;
wire set_busb_to_Z_1_4;
wire exchangeaf_Z_3;
wire exchangeaf_Z_4;
wire imode_Z_0_4;
wire set_busb_to_Z_2_11;
wire set_busb_to_Z_1_8;
wire arith16_Z_5;
wire arith16_Z_6;
wire mcycles_d_1_11;
wire mcycles_d_1_12;
wire mcycles_d_0_8;
wire set_busa_to_Z_2_9;
wire set_busa_to_Z_1_12;
wire mcycles_d_2_8;
wire \incdec_16_Z[3]_2_6 ;
wire set_addr_to_Z_1_12;
wire set_addr_to_Z_1_13;
wire set_busb_to_Z_2_19;
wire set_busb_to_Z_2_24;
wire set_busb_to_Z_2_25;
wire mcycles_d_1_17;
wire set_busa_to_Z_2_16;
wire set_busa_to_Z_2_21;
wire mcycles_d_2_16;
wire set_busa_to_Z_1_21;
wire set_busa_to_Z_1_22;
wire set_addr_to_Z_1_32;
wire mcycles_d_1_28;
wire tstates_Z_1_23;
wire set_busb_to_Z_2_34;
wire set_addr_to_Z_1_40;
wire set_addr_to_Z_1_42;
wire set_addr_to_Z_1_44;
wire set_busa_to_Z_1_29;
wire preservec_Z_10;
wire set_busb_to_Z_2_38;
wire set_busb_to_Z_2_40;
wire mcycles_d_0_21;
wire set_busa_to_Z_2_25;
wire imode_Z_1_6;
wire tstates_Z_1_25;
wire mcycles_d_2_22;
wire exchangeaf_Z_9;
wire set_busb_to_Z_2_42;
wire n282_17;
wire [2:0] regaddra;
wire [2:1] regaddrb;
wire [7:0] regdih;
wire [15:0] pc;
wire [15:0] tmpaddr;
wire [4:4] ir_4;
wire [1:0] xy_state;
wire [1:0] istatus;
wire [2:0] mcycles;
wire [7:0] acc;
wire [7:0] f;
wire [7:0] ap;
wire [7:0] fp;
wire [7:0] i;
wire [7:0] r;
wire [15:0] sp;
wire [4:0] read_to_reg_r;
wire [3:0] alu_op_r;
wire [2:0] regaddra_r;
wire [2:0] regaddrb_r;
wire [2:0] regaddrc;
wire [15:0] regbusa_r;
wire [7:0] busb;
wire [7:0] busa;
wire [2:0] pre_xy_f_m;
wire [15:0] id16;
wire [2:1] set_busb_to_Z;
wire [2:0] mcycles_d;
wire [2:1] set_busa_to_Z;
wire [0:0] special_ld_Z;
wire [2:0] tstates_Z;
wire [1:0] imode_Z;
wire [1:1] set_addr_to_Z;
wire [3:3] incdec_16_Z;
wire [5:1] w_addsub_l;
wire [4:1] w_addsub_m;
wire [4:2] w_addsub_s;
wire [15:0] regbusa;
wire [15:0] regbusb;
wire [15:0] regbusc;
wire VCC;
wire GND;
  LUT3 n1322_s4 (
    .F(n1057_3),
    .I0(acc[6]),
    .I1(ap[6]),
    .I2(exchangeaf_Z) 
);
defparam n1322_s4.INIT=8'hC5;
  LUT3 n1323_s4 (
    .F(n1058_4),
    .I0(acc[5]),
    .I1(ap[5]),
    .I2(exchangeaf_Z) 
);
defparam n1323_s4.INIT=8'hC5;
  LUT3 n1324_s4 (
    .F(n1059_3),
    .I0(acc[4]),
    .I1(ap[4]),
    .I2(exchangeaf_Z) 
);
defparam n1324_s4.INIT=8'hC5;
  LUT3 n1325_s4 (
    .F(n1060_4),
    .I0(acc[3]),
    .I1(ap[3]),
    .I2(exchangeaf_Z) 
);
defparam n1325_s4.INIT=8'hC5;
  LUT3 n1326_s4 (
    .F(n1061_3),
    .I0(acc[2]),
    .I1(ap[2]),
    .I2(exchangeaf_Z) 
);
defparam n1326_s4.INIT=8'hC5;
  LUT3 n1327_s4 (
    .F(n1062_3),
    .I0(acc[1]),
    .I1(ap[1]),
    .I2(exchangeaf_Z) 
);
defparam n1327_s4.INIT=8'hC5;
  LUT3 n1328_s4 (
    .F(n1063_3),
    .I0(acc[0]),
    .I1(ap[0]),
    .I2(exchangeaf_Z) 
);
defparam n1328_s4.INIT=8'hC5;
  LUT3 n1322_s5 (
    .F(n1248_6),
    .I0(i[6]),
    .I1(r[6]),
    .I2(special_ld_Z[0]) 
);
defparam n1322_s5.INIT=8'hCA;
  LUT3 n1323_s5 (
    .F(n1249_6),
    .I0(i[5]),
    .I1(r[5]),
    .I2(special_ld_Z[0]) 
);
defparam n1323_s5.INIT=8'hCA;
  LUT3 n1324_s5 (
    .F(n1250_6),
    .I0(i[4]),
    .I1(r[4]),
    .I2(special_ld_Z[0]) 
);
defparam n1324_s5.INIT=8'hCA;
  LUT3 n1325_s5 (
    .F(n1251_6),
    .I0(i[3]),
    .I1(r[3]),
    .I2(special_ld_Z[0]) 
);
defparam n1325_s5.INIT=8'hCA;
  LUT3 n1326_s5 (
    .F(n1252_6),
    .I0(i[2]),
    .I1(r[2]),
    .I2(special_ld_Z[0]) 
);
defparam n1326_s5.INIT=8'hCA;
  LUT3 n1327_s5 (
    .F(n1253_6),
    .I0(i[1]),
    .I1(r[1]),
    .I2(special_ld_Z[0]) 
);
defparam n1327_s5.INIT=8'hCA;
  LUT3 n1328_s5 (
    .F(n1254_6),
    .I0(i[0]),
    .I1(r[0]),
    .I2(special_ld_Z[0]) 
);
defparam n1328_s5.INIT=8'hCA;
  LUT4 n154_s0 (
    .F(n154_3),
    .I0(n154_4),
    .I1(iset[0]),
    .I2(n154_5),
    .I3(n154_11) 
);
defparam n154_s0.INIT=16'h0100;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(n289_4),
    .I1(n289_5),
    .I2(n289_6),
    .I3(n1134_8) 
);
defparam n289_s0.INIT=16'hEE0F;
  LUT3 n290_s0 (
    .F(n290_3),
    .I0(n290_4),
    .I1(n290_5),
    .I2(n290_22) 
);
defparam n290_s0.INIT=8'h5C;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n291_4),
    .I1(n291_5),
    .I2(n291_6),
    .I3(n290_22) 
);
defparam n291_s0.INIT=16'h0FEE;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(n292_4),
    .I1(n292_5),
    .I2(n292_6),
    .I3(n290_22) 
);
defparam n292_s0.INIT=16'h0FEE;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(n293_4),
    .I1(n293_5),
    .I2(n290_22) 
);
defparam n293_s0.INIT=8'h3A;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(n294_15),
    .I1(n294_5),
    .I2(n294_6),
    .I3(n294_7) 
);
defparam n294_s0.INIT=16'hE0FF;
  LUT4 n295_s0 (
    .F(n295_3),
    .I0(n295_15),
    .I1(n295_5),
    .I2(n294_6),
    .I3(n295_6) 
);
defparam n295_s0.INIT=16'hE0FF;
  LUT4 n296_s0 (
    .F(n296_3),
    .I0(btr_r),
    .I1(n296_4),
    .I2(n296_5),
    .I3(n296_6) 
);
defparam n296_s0.INIT=16'h004F;
  LUT4 n297_s0 (
    .F(n297_3),
    .I0(n297_14),
    .I1(n297_5),
    .I2(n294_6),
    .I3(n297_6) 
);
defparam n297_s0.INIT=16'hEF00;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(n299_4),
    .I1(n299_5),
    .I2(n290_22) 
);
defparam n299_s0.INIT=8'h35;
  LUT3 n300_s0 (
    .F(n300_3),
    .I0(n300_4),
    .I1(n300_5),
    .I2(n300_6) 
);
defparam n300_s0.INIT=8'hD0;
  LUT4 n301_s0 (
    .F(n301_3),
    .I0(n301_4),
    .I1(n301_5),
    .I2(n301_6),
    .I3(n301_17) 
);
defparam n301_s0.INIT=16'hBB0F;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(n222_5),
    .I1(n302_4),
    .I2(n302_5),
    .I3(n302_6) 
);
defparam n302_s0.INIT=16'hFFD0;
  LUT4 n303_s0 (
    .F(n303_3),
    .I0(n303_4),
    .I1(n301_17),
    .I2(n303_5),
    .I3(n303_6) 
);
defparam n303_s0.INIT=16'hBF00;
  LUT4 n1099_s0 (
    .F(n1099_3),
    .I0(acc[6]),
    .I1(n1099_4),
    .I2(r[6]),
    .I3(n1099_5) 
);
defparam n1099_s0.INIT=16'hAA3C;
  LUT4 n1100_s0 (
    .F(n1100_3),
    .I0(acc[5]),
    .I1(n1100_4),
    .I2(r[5]),
    .I3(n1099_5) 
);
defparam n1100_s0.INIT=16'hAA3C;
  LUT4 n1101_s0 (
    .F(n1101_3),
    .I0(acc[4]),
    .I1(r[4]),
    .I2(n1101_4),
    .I3(n1099_5) 
);
defparam n1101_s0.INIT=16'hAA3C;
  LUT4 n1102_s0 (
    .F(n1102_3),
    .I0(acc[3]),
    .I1(n1102_4),
    .I2(r[3]),
    .I3(n1099_5) 
);
defparam n1102_s0.INIT=16'hAA3C;
  LUT4 n1103_s0 (
    .F(n1103_3),
    .I0(acc[2]),
    .I1(n1103_4),
    .I2(r[2]),
    .I3(n1099_5) 
);
defparam n1103_s0.INIT=16'hAA3C;
  LUT4 n1104_s0 (
    .F(n1104_3),
    .I0(acc[1]),
    .I1(r[0]),
    .I2(r[1]),
    .I3(n1099_5) 
);
defparam n1104_s0.INIT=16'hAA3C;
  LUT3 n1105_s0 (
    .F(n1105_3),
    .I0(acc[0]),
    .I1(r[0]),
    .I2(n1099_5) 
);
defparam n1105_s0.INIT=8'hA3;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(no_btr),
    .I1(n332_4),
    .I2(n154_11) 
);
defparam n332_s0.INIT=8'h40;
  LUT3 n420_s15 (
    .F(n354_4),
    .I0(pc[15]),
    .I1(tmpaddr[15]),
    .I2(n354_5) 
);
defparam n420_s15.INIT=8'hAC;
  LUT3 n421_s14 (
    .F(n355_4),
    .I0(pc[14]),
    .I1(tmpaddr[14]),
    .I2(n354_5) 
);
defparam n421_s14.INIT=8'hAC;
  LUT3 n422_s14 (
    .F(n356_4),
    .I0(pc[13]),
    .I1(tmpaddr[13]),
    .I2(n354_5) 
);
defparam n422_s14.INIT=8'hAC;
  LUT3 n423_s14 (
    .F(n357_4),
    .I0(pc[12]),
    .I1(tmpaddr[12]),
    .I2(n354_5) 
);
defparam n423_s14.INIT=8'hAC;
  LUT3 n424_s14 (
    .F(n358_4),
    .I0(pc[11]),
    .I1(tmpaddr[11]),
    .I2(n354_5) 
);
defparam n424_s14.INIT=8'hAC;
  LUT3 n425_s14 (
    .F(n359_4),
    .I0(pc[10]),
    .I1(tmpaddr[10]),
    .I2(n354_5) 
);
defparam n425_s14.INIT=8'hAC;
  LUT3 n426_s14 (
    .F(n360_4),
    .I0(pc[9]),
    .I1(tmpaddr[9]),
    .I2(n354_5) 
);
defparam n426_s14.INIT=8'hAC;
  LUT3 n427_s14 (
    .F(n361_4),
    .I0(pc[8]),
    .I1(tmpaddr[8]),
    .I2(n354_5) 
);
defparam n427_s14.INIT=8'hAC;
  LUT3 n428_s14 (
    .F(n362_4),
    .I0(pc[7]),
    .I1(tmpaddr[7]),
    .I2(n354_5) 
);
defparam n428_s14.INIT=8'hAC;
  LUT3 n429_s14 (
    .F(n363_4),
    .I0(pc[6]),
    .I1(tmpaddr[6]),
    .I2(n354_5) 
);
defparam n429_s14.INIT=8'hAC;
  LUT3 n430_s14 (
    .F(n364_4),
    .I0(pc[5]),
    .I1(tmpaddr[5]),
    .I2(n354_5) 
);
defparam n430_s14.INIT=8'hAC;
  LUT3 n431_s14 (
    .F(n365_4),
    .I0(pc[4]),
    .I1(tmpaddr[4]),
    .I2(n354_5) 
);
defparam n431_s14.INIT=8'hAC;
  LUT3 n432_s14 (
    .F(n366_4),
    .I0(pc[3]),
    .I1(tmpaddr[3]),
    .I2(n354_5) 
);
defparam n432_s14.INIT=8'hAC;
  LUT3 n433_s14 (
    .F(n367_4),
    .I0(pc[2]),
    .I1(tmpaddr[2]),
    .I2(n354_5) 
);
defparam n433_s14.INIT=8'hAC;
  LUT3 n434_s14 (
    .F(n368_4),
    .I0(pc[1]),
    .I1(tmpaddr[1]),
    .I2(n354_5) 
);
defparam n434_s14.INIT=8'hAC;
  LUT3 n435_s15 (
    .F(n369_4),
    .I0(pc[0]),
    .I1(tmpaddr[0]),
    .I2(n354_5) 
);
defparam n435_s15.INIT=8'hAC;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(n1083_4),
    .I1(n1083_5),
    .I2(n1083_6),
    .I3(n1083_7) 
);
defparam n1083_s0.INIT=16'h008F;
  LUT4 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_4),
    .I1(n1084_5),
    .I2(n1084_6),
    .I3(n1084_7) 
);
defparam n1084_s0.INIT=16'hFFB0;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_4),
    .I1(n1085_23),
    .I2(n1085_6),
    .I3(n1085_7) 
);
defparam n1085_s0.INIT=16'hFF70;
  LUT4 n1086_s0 (
    .F(n1086_3),
    .I0(n1086_4),
    .I1(n1086_5),
    .I2(n1086_6),
    .I3(n1086_7) 
);
defparam n1086_s0.INIT=16'h004F;
  LUT4 n1087_s0 (
    .F(n1087_3),
    .I0(n1085_23),
    .I1(n1087_4),
    .I2(n1087_5),
    .I3(n1087_6) 
);
defparam n1087_s0.INIT=16'h2F00;
  LUT4 n1088_s0 (
    .F(n1088_3),
    .I0(n1088_4),
    .I1(n1088_5),
    .I2(n1088_6),
    .I3(n1088_7) 
);
defparam n1088_s0.INIT=16'hFFB0;
  LUT4 n1089_s0 (
    .F(n1089_3),
    .I0(n1089_4),
    .I1(n1089_5),
    .I2(n1089_6),
    .I3(n1089_7) 
);
defparam n1089_s0.INIT=16'hB0FF;
  LUT4 n1090_s0 (
    .F(n1090_3),
    .I0(n1090_4),
    .I1(n1090_5),
    .I2(n1090_6),
    .I3(n1090_7) 
);
defparam n1090_s0.INIT=16'hB0FF;
  LUT3 n1091_s0 (
    .F(n1091_3),
    .I0(n1091_4),
    .I1(n1091_18),
    .I2(n1091_6) 
);
defparam n1091_s0.INIT=8'h4F;
  LUT4 n1092_s0 (
    .F(n1092_3),
    .I0(n1092_4),
    .I1(n1092_5),
    .I2(n1092_13),
    .I3(n1092_7) 
);
defparam n1092_s0.INIT=16'h8F00;
  LUT4 n1093_s0 (
    .F(n1093_3),
    .I0(n1093_16),
    .I1(n1093_5),
    .I2(n1091_18),
    .I3(n1093_6) 
);
defparam n1093_s0.INIT=16'h1F00;
  LUT4 n1094_s0 (
    .F(n1094_3),
    .I0(n1092_5),
    .I1(n1094_4),
    .I2(n1094_13),
    .I3(n1094_6) 
);
defparam n1094_s0.INIT=16'hD0FF;
  LUT4 n1095_s0 (
    .F(n1095_3),
    .I0(n1095_4),
    .I1(n1092_5),
    .I2(n1095_12),
    .I3(n1095_6) 
);
defparam n1095_s0.INIT=16'h70FF;
  LUT4 n1096_s0 (
    .F(n1096_3),
    .I0(n1096_16),
    .I1(n1096_5),
    .I2(n1091_18),
    .I3(n1096_6) 
);
defparam n1096_s0.INIT=16'h1F00;
  LUT4 n1097_s0 (
    .F(n1097_3),
    .I0(n1092_5),
    .I1(n1097_4),
    .I2(n1097_12),
    .I3(n1097_6) 
);
defparam n1097_s0.INIT=16'hD0FF;
  LUT4 n1098_s0 (
    .F(n1098_3),
    .I0(n1098_4),
    .I1(n1092_5),
    .I2(n1098_5),
    .I3(n1098_6) 
);
defparam n1098_s0.INIT=16'h70FF;
  LUT4 n1121_s4 (
    .F(n1121_7),
    .I0(n1121_8),
    .I1(n1121_9),
    .I2(pc[0]),
    .I3(n1134_8) 
);
defparam n1121_s4.INIT=16'h110F;
  LUT3 n1122_s0 (
    .F(n1122_3),
    .I0(n1122_4),
    .I1(ff_dinst[7]),
    .I2(n1122_5) 
);
defparam n1122_s0.INIT=8'hF4;
  LUT3 n1123_s0 (
    .F(n1123_3),
    .I0(n1122_4),
    .I1(ff_dinst[6]),
    .I2(n1122_5) 
);
defparam n1123_s0.INIT=8'hF4;
  LUT3 n1124_s0 (
    .F(n1124_3),
    .I0(n1122_4),
    .I1(ff_dinst[5]),
    .I2(n1122_5) 
);
defparam n1124_s0.INIT=8'hF4;
  LUT3 n1125_s0 (
    .F(n1125_3),
    .I0(n1122_4),
    .I1(ff_dinst[4]),
    .I2(n1122_5) 
);
defparam n1125_s0.INIT=8'hF4;
  LUT3 n1126_s0 (
    .F(n1126_3),
    .I0(n1122_4),
    .I1(ff_dinst[3]),
    .I2(n1122_5) 
);
defparam n1126_s0.INIT=8'hF4;
  LUT3 n1127_s0 (
    .F(n1127_3),
    .I0(n1122_4),
    .I1(ff_dinst[2]),
    .I2(n1122_5) 
);
defparam n1127_s0.INIT=8'hF4;
  LUT3 n1128_s0 (
    .F(n1128_3),
    .I0(n1122_4),
    .I1(ff_dinst[1]),
    .I2(n1122_5) 
);
defparam n1128_s0.INIT=8'hF4;
  LUT3 n1129_s0 (
    .F(n1129_3),
    .I0(n1122_4),
    .I1(ff_dinst[0]),
    .I2(n1122_5) 
);
defparam n1129_s0.INIT=8'hF4;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(n1297_15),
    .I1(n893_1),
    .I2(ff_di_reg[7]),
    .I3(n1297_8) 
);
defparam n1297_s3.INIT=16'hF888;
  LUT4 n1298_s2 (
    .F(n1298_5),
    .I0(n1297_15),
    .I1(n894_1),
    .I2(ff_di_reg[6]),
    .I3(n1297_8) 
);
defparam n1298_s2.INIT=16'hF888;
  LUT3 n1299_s2 (
    .F(n1299_5),
    .I0(ff_di_reg[5]),
    .I1(n1299_6),
    .I2(n1297_8) 
);
defparam n1299_s2.INIT=8'hA3;
  LUT3 n1300_s2 (
    .F(n1300_5),
    .I0(ff_di_reg[4]),
    .I1(n1300_6),
    .I2(n1297_8) 
);
defparam n1300_s2.INIT=8'hA3;
  LUT3 n1301_s2 (
    .F(n1301_5),
    .I0(ff_di_reg[3]),
    .I1(n1301_6),
    .I2(n1297_8) 
);
defparam n1301_s2.INIT=8'hA3;
  LUT4 n1302_s2 (
    .F(n1302_5),
    .I0(n1297_15),
    .I1(n898_1),
    .I2(ff_di_reg[2]),
    .I3(n1297_8) 
);
defparam n1302_s2.INIT=16'hF888;
  LUT4 n1303_s2 (
    .F(n1303_5),
    .I0(n1297_15),
    .I1(n899_1),
    .I2(ff_di_reg[1]),
    .I3(n1297_8) 
);
defparam n1303_s2.INIT=16'hF888;
  LUT4 n1304_s2 (
    .F(n1304_5),
    .I0(n1297_15),
    .I1(n900_1),
    .I2(ff_di_reg[0]),
    .I3(n1297_8) 
);
defparam n1304_s2.INIT=16'hF888;
  LUT4 n1289_s3 (
    .F(n1289_6),
    .I0(n1297_15),
    .I1(n885_1),
    .I2(ff_di_reg[7]),
    .I3(n1289_7) 
);
defparam n1289_s3.INIT=16'hF888;
  LUT4 n1290_s2 (
    .F(n1290_5),
    .I0(n1297_15),
    .I1(n886_1),
    .I2(ff_di_reg[6]),
    .I3(n1289_7) 
);
defparam n1290_s2.INIT=16'hF888;
  LUT4 n1291_s2 (
    .F(n1291_5),
    .I0(n1297_15),
    .I1(n887_1),
    .I2(ff_di_reg[5]),
    .I3(n1289_7) 
);
defparam n1291_s2.INIT=16'hF888;
  LUT4 n1292_s2 (
    .F(n1292_5),
    .I0(n1297_15),
    .I1(n888_1),
    .I2(ff_di_reg[4]),
    .I3(n1289_7) 
);
defparam n1292_s2.INIT=16'hF888;
  LUT4 n1293_s2 (
    .F(n1293_5),
    .I0(n1297_15),
    .I1(n889_1),
    .I2(ff_di_reg[3]),
    .I3(n1289_7) 
);
defparam n1293_s2.INIT=16'hF888;
  LUT4 n1294_s2 (
    .F(n1294_5),
    .I0(n1297_15),
    .I1(n890_1),
    .I2(ff_di_reg[2]),
    .I3(n1289_7) 
);
defparam n1294_s2.INIT=16'hF888;
  LUT4 n1295_s2 (
    .F(n1295_5),
    .I0(n1297_15),
    .I1(n891_1),
    .I2(ff_di_reg[1]),
    .I3(n1289_7) 
);
defparam n1295_s2.INIT=16'hF888;
  LUT4 n1296_s2 (
    .F(n1296_5),
    .I0(n1297_15),
    .I1(n892_1),
    .I2(ff_di_reg[0]),
    .I3(n1289_7) 
);
defparam n1296_s2.INIT=16'hF888;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_5),
    .I1(n1365_6),
    .I2(n1365_7),
    .I3(n1365_8) 
);
defparam n1365_s1.INIT=16'h0F11;
  LUT3 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(n1515_7),
    .I2(n1515_8) 
);
defparam n1515_s2.INIT=8'h53;
  LUT3 n1516_s2 (
    .F(n1516_5),
    .I0(n1365_7),
    .I1(n1322_6),
    .I2(n1515_8) 
);
defparam n1516_s2.INIT=8'h5C;
  LUT3 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1323_6),
    .I2(n1515_8) 
);
defparam n1517_s2.INIT=8'h5C;
  LUT3 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1324_6),
    .I2(n1515_8) 
);
defparam n1518_s2.INIT=8'hAC;
  LUT3 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1325_6),
    .I2(n1515_8) 
);
defparam n1519_s2.INIT=8'hAC;
  LUT3 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(n1326_6),
    .I2(n1515_8) 
);
defparam n1520_s2.INIT=8'hAC;
  LUT3 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(n1327_6),
    .I2(n1515_8) 
);
defparam n1521_s2.INIT=8'hAC;
  LUT3 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(n1328_6),
    .I2(n1515_8) 
);
defparam n1522_s2.INIT=8'h5C;
  LUT3 n1531_s3 (
    .F(n1531_6),
    .I0(n1515_6),
    .I1(n1531_7),
    .I2(n1531_8) 
);
defparam n1531_s3.INIT=8'h53;
  LUT3 n1532_s2 (
    .F(n1532_5),
    .I0(n1365_7),
    .I1(n1532_6),
    .I2(n1531_8) 
);
defparam n1532_s2.INIT=8'h53;
  LUT3 n1533_s2 (
    .F(n1533_5),
    .I0(n1517_6),
    .I1(n1533_6),
    .I2(n1531_8) 
);
defparam n1533_s2.INIT=8'h53;
  LUT3 n1534_s2 (
    .F(n1534_5),
    .I0(n1518_6),
    .I1(n1534_6),
    .I2(n1531_8) 
);
defparam n1534_s2.INIT=8'hA3;
  LUT3 n1535_s2 (
    .F(n1535_5),
    .I0(n1519_6),
    .I1(n1535_6),
    .I2(n1531_8) 
);
defparam n1535_s2.INIT=8'hA3;
  LUT3 n1536_s2 (
    .F(n1536_5),
    .I0(n1520_6),
    .I1(n1536_6),
    .I2(n1531_8) 
);
defparam n1536_s2.INIT=8'hA3;
  LUT3 n1537_s2 (
    .F(n1537_5),
    .I0(n1521_6),
    .I1(n1537_6),
    .I2(n1531_8) 
);
defparam n1537_s2.INIT=8'hA3;
  LUT3 n1538_s2 (
    .F(n1538_5),
    .I0(n1522_6),
    .I1(n1538_6),
    .I2(n1531_8) 
);
defparam n1538_s2.INIT=8'h53;
  LUT3 n1539_s3 (
    .F(n1539_6),
    .I0(n1515_6),
    .I1(n1539_7),
    .I2(n1539_8) 
);
defparam n1539_s3.INIT=8'h53;
  LUT3 n1540_s2 (
    .F(n1540_5),
    .I0(n1365_7),
    .I1(n1540_6),
    .I2(n1539_8) 
);
defparam n1540_s2.INIT=8'h53;
  LUT3 n1541_s2 (
    .F(n1541_5),
    .I0(n1517_6),
    .I1(n1541_6),
    .I2(n1539_8) 
);
defparam n1541_s2.INIT=8'h53;
  LUT3 n1542_s2 (
    .F(n1542_5),
    .I0(n1518_6),
    .I1(n1542_6),
    .I2(n1539_8) 
);
defparam n1542_s2.INIT=8'hA3;
  LUT3 n1543_s2 (
    .F(n1543_5),
    .I0(n1519_6),
    .I1(n1543_6),
    .I2(n1539_8) 
);
defparam n1543_s2.INIT=8'hA3;
  LUT3 n1544_s2 (
    .F(n1544_5),
    .I0(n1520_6),
    .I1(n1544_6),
    .I2(n1539_8) 
);
defparam n1544_s2.INIT=8'hA3;
  LUT3 n1545_s2 (
    .F(n1545_5),
    .I0(n1521_6),
    .I1(n1545_6),
    .I2(n1539_8) 
);
defparam n1545_s2.INIT=8'hA3;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(n1522_6),
    .I1(n1546_6),
    .I2(n1539_8) 
);
defparam n1546_s2.INIT=8'h53;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(n1547_7),
    .I2(n1515_6),
    .I3(n1365_8) 
);
defparam n1547_s2.INIT=16'h0FEE;
  LUT3 n1549_s4 (
    .F(n1549_7),
    .I0(n1517_6),
    .I1(n1549_8),
    .I2(n1365_8) 
);
defparam n1549_s4.INIT=8'h53;
  LUT4 n1550_s6 (
    .F(n1550_9),
    .I0(n1550_10),
    .I1(n1550_11),
    .I2(n1518_6),
    .I3(n1365_8) 
);
defparam n1550_s6.INIT=16'hF444;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_8),
    .I1(n1519_6),
    .I2(n1365_8) 
);
defparam n1551_s4.INIT=8'hC5;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_7),
    .I1(n1552_8),
    .I2(n1552_9),
    .I3(n1552_23) 
);
defparam n1552_s3.INIT=16'hFFB0;
  LUT4 n1553_s4 (
    .F(n1553_7),
    .I0(n1553_8),
    .I1(n1550_11),
    .I2(n1365_8),
    .I3(n1521_6) 
);
defparam n1553_s4.INIT=16'hF444;
  LUT3 n1554_s4 (
    .F(n1554_7),
    .I0(n1554_8),
    .I1(n1522_6),
    .I2(n1365_8) 
);
defparam n1554_s4.INIT=8'h3A;
  LUT4 n1523_s0 (
    .F(n1523_3),
    .I0(n1523_4),
    .I1(n1523_15),
    .I2(n1523_6),
    .I3(n1523_7) 
);
defparam n1523_s0.INIT=16'h110F;
  LUT3 n1524_s0 (
    .F(n1524_3),
    .I0(n1524_4),
    .I1(n1524_5),
    .I2(n1524_6) 
);
defparam n1524_s0.INIT=8'h0D;
  LUT3 n1525_s0 (
    .F(n1525_3),
    .I0(n1524_4),
    .I1(n1525_4),
    .I2(n1525_5) 
);
defparam n1525_s0.INIT=8'h0D;
  LUT3 n1526_s0 (
    .F(n1526_3),
    .I0(n1524_4),
    .I1(n1526_4),
    .I2(n1526_5) 
);
defparam n1526_s0.INIT=8'h0D;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(n1524_4),
    .I1(n1527_4),
    .I2(n1527_5) 
);
defparam n1527_s0.INIT=8'h0D;
  LUT3 n1528_s0 (
    .F(n1528_3),
    .I0(n1524_4),
    .I1(n1528_4),
    .I2(n1528_5) 
);
defparam n1528_s0.INIT=8'h0D;
  LUT3 n1529_s0 (
    .F(n1529_3),
    .I0(n1524_4),
    .I1(n1529_4),
    .I2(n1529_5) 
);
defparam n1529_s0.INIT=8'h0D;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n1524_4),
    .I1(n1530_4),
    .I2(n1530_5) 
);
defparam n1530_s0.INIT=8'h0D;
  LUT3 n3350_s0 (
    .F(n3350_3),
    .I0(w_cpu_enable),
    .I1(n1134_8),
    .I2(exchangeaf_Z) 
);
defparam n3350_s0.INIT=8'h80;
  LUT4 n3366_s0 (
    .F(n3366_3),
    .I0(n3366_7),
    .I1(ir_3),
    .I2(w_cpu_enable),
    .I3(n1134_8) 
);
defparam n3366_s0.INIT=16'h8000;
  LUT3 n2024_s0 (
    .F(n2024_3),
    .I0(xy_state[1]),
    .I1(alternate),
    .I2(n2024_4) 
);
defparam n2024_s0.INIT=8'hAC;
  LUT3 n2033_s0 (
    .F(n2033_3),
    .I0(xy_state[1]),
    .I1(alternate),
    .I2(n2033_7) 
);
defparam n2033_s0.INIT=8'hAC;
  LUT4 n2046_s0 (
    .F(n2046_3),
    .I0(xy_state[0]),
    .I1(n2046_4),
    .I2(n2046_5),
    .I3(xy_state[1]) 
);
defparam n2046_s0.INIT=16'hF34C;
  LUT4 n2064_s0 (
    .F(n2064_3),
    .I0(n2064_4),
    .I1(n2064_5),
    .I2(n2064_6),
    .I3(n2064_7) 
);
defparam n2064_s0.INIT=16'h0F11;
  LUT4 regaddra_2_s0 (
    .F(regaddra[2]),
    .I0(regaddra_2_11),
    .I1(regaddra_2_5),
    .I2(regaddra_2_6),
    .I3(regaddra_2_7) 
);
defparam regaddra_2_s0.INIT=16'h03FB;
  LUT4 regaddra_1_s0 (
    .F(regaddra[1]),
    .I0(regaddra_1_4),
    .I1(regaddra_1_5),
    .I2(regaddra_2_6),
    .I3(regaddra_2_11) 
);
defparam regaddra_1_s0.INIT=16'h3335;
  LUT4 regaddra_0_s0 (
    .F(regaddra[0]),
    .I0(regaddra_0_4),
    .I1(regaddra_0_8),
    .I2(regaddra_2_6),
    .I3(regaddra_0_6) 
);
defparam regaddra_0_s0.INIT=16'hF703;
  LUT3 regaddrb_2_s0 (
    .F(regaddrb[2]),
    .I0(regaddrb_r[2]),
    .I1(alternate),
    .I2(regaddrb_2_4) 
);
defparam regaddrb_2_s0.INIT=8'hCA;
  LUT4 regdih_7_s0 (
    .F(regdih[7]),
    .I0(regdih_7_10),
    .I1(regdih_7_5),
    .I2(id16[15]),
    .I3(regdih_7_12) 
);
defparam regdih_7_s0.INIT=16'hF0BB;
  LUT3 regdih_6_s0 (
    .F(regdih[6]),
    .I0(n1365_7),
    .I1(regdih_6_4),
    .I2(regdih_6_8) 
);
defparam regdih_6_s0.INIT=8'h5C;
  LUT3 regdih_5_s0 (
    .F(regdih[5]),
    .I0(regdih_5_4),
    .I1(id16[13]),
    .I2(regdih_7_12) 
);
defparam regdih_5_s0.INIT=8'hC5;
  LUT4 regdih_4_s0 (
    .F(regdih[4]),
    .I0(regdih_6_8),
    .I1(n1518_6),
    .I2(regdih_4_4),
    .I3(regdih_4_5) 
);
defparam regdih_4_s0.INIT=16'hF8FF;
  LUT4 regdih_3_s0 (
    .F(regdih[3]),
    .I0(id16[11]),
    .I1(regdih_3_7),
    .I2(regdih_7_12),
    .I3(regdih_3_5) 
);
defparam regdih_3_s0.INIT=16'hACFF;
  LUT4 regdih_2_s0 (
    .F(regdih[2]),
    .I0(regdih_6_8),
    .I1(n1520_6),
    .I2(regdih_2_4),
    .I3(regdih_2_5) 
);
defparam regdih_2_s0.INIT=16'h0D00;
  LUT4 regdih_1_s0 (
    .F(regdih[1]),
    .I0(regdih_7_12),
    .I1(id16[9]),
    .I2(regdih_1_4),
    .I3(regdih_1_5) 
);
defparam regdih_1_s0.INIT=16'hF8FF;
  LUT4 regdih_0_s0 (
    .F(regdih[0]),
    .I0(regdih_6_8),
    .I1(n1522_6),
    .I2(regdih_0_4),
    .I3(regdih_0_5) 
);
defparam regdih_0_s0.INIT=16'hF2FF;
  LUT4 n2503_s0 (
    .F(n2503_3),
    .I0(n2503_4),
    .I1(n2503_5),
    .I2(ff_di_reg[7]),
    .I3(n2503_15) 
);
defparam n2503_s0.INIT=16'hF0EE;
  LUT4 n2504_s0 (
    .F(n2504_3),
    .I0(n2504_4),
    .I1(n2504_5),
    .I2(ff_di_reg[6]),
    .I3(n2503_15) 
);
defparam n2504_s0.INIT=16'hF0EE;
  LUT4 n2505_s0 (
    .F(n2505_3),
    .I0(n2505_4),
    .I1(n2505_5),
    .I2(ff_di_reg[5]),
    .I3(n2503_15) 
);
defparam n2505_s0.INIT=16'hF0EE;
  LUT4 n2506_s0 (
    .F(n2506_3),
    .I0(n2506_4),
    .I1(n2506_5),
    .I2(ff_di_reg[4]),
    .I3(n2503_15) 
);
defparam n2506_s0.INIT=16'hF0EE;
  LUT4 n2507_s0 (
    .F(n2507_3),
    .I0(n2507_4),
    .I1(n2507_5),
    .I2(ff_di_reg[3]),
    .I3(n2503_15) 
);
defparam n2507_s0.INIT=16'hF0EE;
  LUT4 n2508_s0 (
    .F(n2508_3),
    .I0(n2508_4),
    .I1(n2508_5),
    .I2(ff_di_reg[2]),
    .I3(n2503_15) 
);
defparam n2508_s0.INIT=16'hF0EE;
  LUT4 n2509_s0 (
    .F(n2509_3),
    .I0(n2509_4),
    .I1(n2509_5),
    .I2(ff_di_reg[1]),
    .I3(n2503_15) 
);
defparam n2509_s0.INIT=16'hF0EE;
  LUT4 n2510_s0 (
    .F(n2510_3),
    .I0(n2510_4),
    .I1(n2510_5),
    .I2(ff_di_reg[0]),
    .I3(n2503_15) 
);
defparam n2510_s0.INIT=16'hF0EE;
  LUT4 n2511_s0 (
    .F(n2511_3),
    .I0(n2511_4),
    .I1(n2511_5),
    .I2(n2511_6),
    .I3(n2511_7) 
);
defparam n2511_s0.INIT=16'h0FBB;
  LUT3 n2512_s0 (
    .F(n2512_3),
    .I0(n2512_4),
    .I1(n2512_5),
    .I2(n2511_7) 
);
defparam n2512_s0.INIT=8'hC5;
  LUT4 n2513_s0 (
    .F(n2513_3),
    .I0(n2513_4),
    .I1(n2513_5),
    .I2(n2513_6),
    .I3(n2511_7) 
);
defparam n2513_s0.INIT=16'h0FBB;
  LUT4 n2514_s0 (
    .F(n2514_3),
    .I0(n2514_4),
    .I1(n2514_5),
    .I2(n2514_6),
    .I3(n2511_7) 
);
defparam n2514_s0.INIT=16'h0FBB;
  LUT4 n2515_s0 (
    .F(n2515_3),
    .I0(n2515_4),
    .I1(n2515_5),
    .I2(n2515_6),
    .I3(n2511_7) 
);
defparam n2515_s0.INIT=16'h0FEE;
  LUT4 n2516_s0 (
    .F(n2516_3),
    .I0(n2516_4),
    .I1(n2516_5),
    .I2(n2516_6),
    .I3(n2511_7) 
);
defparam n2516_s0.INIT=16'h0FEE;
  LUT4 n2517_s0 (
    .F(n2517_3),
    .I0(n2517_4),
    .I1(n2517_5),
    .I2(n2517_6),
    .I3(n2511_7) 
);
defparam n2517_s0.INIT=16'h0FBB;
  LUT4 n2518_s0 (
    .F(n2518_3),
    .I0(n2518_4),
    .I1(n2518_5),
    .I2(ff_di_reg[0]),
    .I3(n2503_15) 
);
defparam n2518_s0.INIT=16'hF0EE;
  LUT4 n2625_s0 (
    .F(n2625_3),
    .I0(ir_4[4]),
    .I1(n2625_4),
    .I2(n332_4),
    .I3(n154_11) 
);
defparam n2625_s0.INIT=16'h7000;
  LUT4 n2687_s0 (
    .F(n2687_3),
    .I0(n2687_9),
    .I1(inte_ff1),
    .I2(int_s),
    .I3(n2687_5) 
);
defparam n2687_s0.INIT=16'h4000;
  LUT2 n3430_s0 (
    .F(n3430_3),
    .I0(n94_3),
    .I1(n3430_7) 
);
defparam n3430_s0.INIT=4'h4;
  LUT2 n3507_s0 (
    .F(n3507_3),
    .I0(n354_5),
    .I1(mcycle_2_7) 
);
defparam n3507_s0.INIT=4'h8;
  LUT3 n3510_s0 (
    .F(n3510_3),
    .I0(n354_5),
    .I1(mcycle_2_7),
    .I2(n3510_6) 
);
defparam n3510_s0.INIT=8'h40;
  LUT4 n1321_s4 (
    .F(n1321_7),
    .I0(iset[1]),
    .I1(n162_5),
    .I2(n1321_8),
    .I3(n1321_13) 
);
defparam n1321_s4.INIT=16'h8000;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(ir_5),
    .I1(n1693_8),
    .I2(w_cpu_enable),
    .I3(n1321_13) 
);
defparam n1693_s1.INIT=16'h4000;
  LUT3 n2047_s1 (
    .F(n2047_4),
    .I0(n2046_5),
    .I1(n2047_5),
    .I2(w_cpu_enable) 
);
defparam n2047_s1.INIT=8'hE0;
  LUT2 n2564_s1 (
    .F(n2564_4),
    .I0(n1134_8),
    .I1(w_t_state[1]) 
);
defparam n2564_s1.INIT=4'hB;
  LUT4 n2597_s1 (
    .F(n2597_4),
    .I0(req_hsync_int_n),
    .I1(w_hsync_en),
    .I2(reg_r0_hsync_int_en_Z),
    .I3(n2597_5) 
);
defparam n2597_s1.INIT=16'hFF40;
  LUT3 pc_14_s2 (
    .F(pc_14_6),
    .I0(n1134_8),
    .I1(pc_14_7),
    .I2(w_cpu_enable) 
);
defparam pc_14_s2.INIT=8'hE0;
  LUT2 ff_a_15_s2 (
    .F(ff_a_15_5),
    .I0(n3349_6),
    .I1(ff_a_15_8) 
);
defparam ff_a_15_s2.INIT=4'hE;
  LUT4 ir_7_s2 (
    .F(ir_7_6),
    .I0(n1134_8),
    .I1(ir_7_9),
    .I2(n222_5),
    .I3(w_cpu_enable) 
);
defparam ir_7_s2.INIT=16'hD000;
  LUT4 iset_1_s2 (
    .F(iset_1_6),
    .I0(n2047_5),
    .I1(w_cpu_enable),
    .I2(iset_1_9),
    .I3(ff_a_15_8) 
);
defparam iset_1_s2.INIT=16'hFF80;
  LUT2 xy_state_1_s2 (
    .F(xy_state_1_6),
    .I0(iset_1_9),
    .I1(ff_a_15_8) 
);
defparam xy_state_1_s2.INIT=4'h4;
  LUT4 f_6_s2 (
    .F(f_6_6),
    .I0(f_6_10),
    .I1(f_6_12),
    .I2(w_cpu_enable),
    .I3(n3350_3) 
);
defparam f_6_s2.INIT=16'hFF70;
  LUT2 r_6_s2 (
    .F(r_6_6),
    .I0(n1590_6),
    .I1(ff_a_15_8) 
);
defparam r_6_s2.INIT=4'hE;
  LUT4 xy_ind_s2 (
    .F(xy_ind_6),
    .I0(n2687_9),
    .I1(ff_a_15_8),
    .I2(w_cpu_enable),
    .I3(n2047_5) 
);
defparam xy_ind_s2.INIT=16'hF444;
  LUT4 incdecz_s2 (
    .F(incdecz_6),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n2064_7),
    .I3(w_cpu_enable) 
);
defparam incdecz_s2.INIT=16'hF800;
  LUT4 tstate_2_s3 (
    .F(tstate_2_6),
    .I0(auto_wait_t1),
    .I1(n189_5),
    .I2(tstate_2_7),
    .I3(mcycle_2_7) 
);
defparam tstate_2_s3.INIT=16'hFFE0;
  LUT4 inte_ff2_s2 (
    .F(inte_ff2_6),
    .I0(n354_5),
    .I1(inte_ff2_7),
    .I2(inte_ff2_8),
    .I3(w_cpu_enable) 
);
defparam inte_ff2_s2.INIT=16'h4F00;
  LUT3 pc_0_s3 (
    .F(pc_0_7),
    .I0(n301_17),
    .I1(btr_r),
    .I2(pc_14_6) 
);
defparam pc_0_s3.INIT=8'h70;
  LUT3 tmpaddr_15_s3 (
    .F(tmpaddr_15_7),
    .I0(tmpaddr_15_8),
    .I1(n1289_7),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_15_s3.INIT=8'hD0;
  LUT3 tmpaddr_7_s3 (
    .F(tmpaddr_7_7),
    .I0(tmpaddr_15_8),
    .I1(n1297_8),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_7_s3.INIT=8'hD0;
  LUT4 acc_7_s3 (
    .F(acc_7_7),
    .I0(acc_7_8),
    .I1(n1321_7),
    .I2(n1515_8),
    .I3(w_cpu_enable) 
);
defparam acc_7_s3.INIT=16'hFE00;
  LUT4 f_7_s3 (
    .F(f_7_7),
    .I0(f_7_8),
    .I1(f_6_10),
    .I2(f_7_9),
    .I3(f_6_6) 
);
defparam f_7_s3.INIT=16'hFB00;
  LUT3 sp_15_s3 (
    .F(sp_15_7),
    .I0(sp_15_8),
    .I1(n1531_8),
    .I2(w_cpu_enable) 
);
defparam sp_15_s3.INIT=8'hD0;
  LUT3 sp_7_s3 (
    .F(sp_7_7),
    .I0(sp_15_8),
    .I1(n1539_8),
    .I2(w_cpu_enable) 
);
defparam sp_7_s3.INIT=8'hD0;
  LUT4 inte_ff1_s3 (
    .F(inte_ff1_7),
    .I0(n354_5),
    .I1(inte_ff2_7),
    .I2(inte_ff1_8),
    .I3(w_cpu_enable) 
);
defparam inte_ff1_s3.INIT=16'h4F00;
  LUT3 f_2_s4 (
    .F(f_2_8),
    .I0(f_2_11),
    .I1(w_cpu_enable),
    .I2(f_7_7) 
);
defparam f_2_s4.INIT=8'hF8;
  LUT4 f_5_s5 (
    .F(f_5_9),
    .I0(n1365_8),
    .I1(f_5_10),
    .I2(f_5_11),
    .I3(w_cpu_enable) 
);
defparam f_5_s5.INIT=16'hEF00;
  LUT4 f_1_s5 (
    .F(f_1_9),
    .I0(f_1_10),
    .I1(f_1_11),
    .I2(n1550_11),
    .I3(f_1_12) 
);
defparam f_1_s5.INIT=16'h1F00;
  LUT3 f_0_s5 (
    .F(f_0_9),
    .I0(f_0_10),
    .I1(n1365_8),
    .I2(w_cpu_enable) 
);
defparam f_0_s5.INIT=8'hE0;
  LUT2 f_4_s7 (
    .F(f_4_11),
    .I0(f_4_12),
    .I1(f_1_9) 
);
defparam f_4_s7.INIT=4'hE;
  LUT3 n2757_s2 (
    .F(n2757_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(n94_3) 
);
defparam n2757_s2.INIT=8'h60;
  LUT4 n2756_s2 (
    .F(n2756_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n94_3) 
);
defparam n2756_s2.INIT=16'h7800;
  LUT3 n1130_s1 (
    .F(n1130_5),
    .I0(ir_4[4]),
    .I1(n1134_8),
    .I2(n1130_6) 
);
defparam n1130_s1.INIT=8'h10;
  LUT4 n2717_s2 (
    .F(n2717_6),
    .I0(pre_xy_f_m[0]),
    .I1(n2717_7),
    .I2(n354_5),
    .I3(n2717_8) 
);
defparam n2717_s2.INIT=16'h0503;
  LUT2 n2662_s2 (
    .F(n2662_6),
    .I0(n2662_9),
    .I1(w_m_cycle[0]) 
);
defparam n2662_s2.INIT=4'h4;
  LUT2 n2660_s2 (
    .F(n2660_6),
    .I0(n2662_9),
    .I1(w_m_cycle[2]) 
);
defparam n2660_s2.INIT=4'h4;
  LUT4 n2800_s4 (
    .F(n2800_8),
    .I0(inte_ff2_7),
    .I1(n354_5),
    .I2(n2800_9),
    .I3(n2800_10) 
);
defparam n2800_s4.INIT=16'h000D;
  LUT4 n2611_s2 (
    .F(n2611_6),
    .I0(n222_4),
    .I1(intcycle),
    .I2(n189_5),
    .I3(n94_3) 
);
defparam n2611_s2.INIT=16'h8F00;
  LUT2 regaddrb_1_s2 (
    .F(regaddrb[1]),
    .I0(regaddrb_2_4),
    .I1(regaddrb_r[1]) 
);
defparam regaddrb_1_s2.INIT=4'h4;
  LUT3 n1410_s1 (
    .F(n1410_5),
    .I0(n1410_6),
    .I1(n1410_7),
    .I2(n94_3) 
);
defparam n1410_s1.INIT=8'h0D;
  LUT3 n1409_s1 (
    .F(n1409_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[1]),
    .I2(n94_3) 
);
defparam n1409_s1.INIT=8'h0D;
  LUT3 n1408_s1 (
    .F(n1408_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[2]),
    .I2(n94_3) 
);
defparam n1408_s1.INIT=8'h0D;
  LUT3 n1406_s1 (
    .F(n1406_5),
    .I0(n1406_6),
    .I1(n1410_6),
    .I2(n94_3) 
);
defparam n1406_s1.INIT=8'h0B;
  LUT4 n1141_s1 (
    .F(n1141_5),
    .I0(n1141_6),
    .I1(n154_5),
    .I2(iset[1]),
    .I3(n3349_4) 
);
defparam n1141_s1.INIT=16'h3500;
  LUT4 n1140_s1 (
    .F(n1140_5),
    .I0(n1140_6),
    .I1(n1140_7),
    .I2(iset[1]),
    .I3(n3349_4) 
);
defparam n1140_s1.INIT=16'h5C00;
  LUT4 n1139_s1 (
    .F(n1139_5),
    .I0(n1139_6),
    .I1(n1139_7),
    .I2(iset[1]),
    .I3(n1139_23) 
);
defparam n1139_s1.INIT=16'h3A00;
  LUT4 n1138_s1 (
    .F(n1138_5),
    .I0(n1138_6),
    .I1(n154_11),
    .I2(n1138_7),
    .I3(n3349_4) 
);
defparam n1138_s1.INIT=16'h8F00;
  LUT4 n1137_s1 (
    .F(n1137_5),
    .I0(iset[1]),
    .I1(n332_4),
    .I2(n3349_4),
    .I3(n1137_8) 
);
defparam n1137_s1.INIT=16'h8000;
  LUT4 n1136_s1 (
    .F(n1136_5),
    .I0(n1136_6),
    .I1(n1136_7),
    .I2(iset[1]),
    .I3(n3349_4) 
);
defparam n1136_s1.INIT=16'h3A00;
  LUT3 n2632_s2 (
    .F(n2632_6),
    .I0(inte_ff2_7),
    .I1(n354_5),
    .I2(n2800_9) 
);
defparam n2632_s2.INIT=8'h0D;
  LUT2 n2758_s2 (
    .F(n2758_6),
    .I0(w_t_state[0]),
    .I1(n94_3) 
);
defparam n2758_s2.INIT=4'h7;
  LUT2 n1131_s2 (
    .F(n1131_6),
    .I0(n1134_8),
    .I1(iset_1_9) 
);
defparam n1131_s2.INIT=4'hE;
  LUT4 n2716_s1 (
    .F(n2716_5),
    .I0(n2716_6),
    .I1(n2716_7),
    .I2(n354_5),
    .I3(n2716_8) 
);
defparam n2716_s1.INIT=16'hFFF2;
  LUT4 n2715_s1 (
    .F(n2715_5),
    .I0(n2715_6),
    .I1(n2715_7),
    .I2(n3510_6),
    .I3(n354_5) 
);
defparam n2715_s1.INIT=16'hFF01;
  LUT2 n2661_s1 (
    .F(n2661_5),
    .I0(w_m_cycle[1]),
    .I1(n2662_9) 
);
defparam n2661_s1.INIT=4'hE;
  LUT3 n420_s14 (
    .F(n420_16),
    .I0(regbusc[15]),
    .I1(pc[15]),
    .I2(n2038_6) 
);
defparam n420_s14.INIT=8'hAC;
  LUT3 n421_s13 (
    .F(n421_16),
    .I0(regbusc[14]),
    .I1(pc[14]),
    .I2(n2038_6) 
);
defparam n421_s13.INIT=8'hAC;
  LUT3 n422_s13 (
    .F(n422_16),
    .I0(regbusc[13]),
    .I1(pc[13]),
    .I2(n2038_6) 
);
defparam n422_s13.INIT=8'hAC;
  LUT3 n423_s13 (
    .F(n423_16),
    .I0(regbusc[12]),
    .I1(pc[12]),
    .I2(n2038_6) 
);
defparam n423_s13.INIT=8'hAC;
  LUT3 n424_s13 (
    .F(n424_16),
    .I0(regbusc[11]),
    .I1(pc[11]),
    .I2(n2038_6) 
);
defparam n424_s13.INIT=8'hAC;
  LUT3 n425_s13 (
    .F(n425_16),
    .I0(regbusc[10]),
    .I1(pc[10]),
    .I2(n2038_6) 
);
defparam n425_s13.INIT=8'hAC;
  LUT3 n426_s13 (
    .F(n426_16),
    .I0(regbusc[9]),
    .I1(pc[9]),
    .I2(n2038_6) 
);
defparam n426_s13.INIT=8'hAC;
  LUT3 n427_s13 (
    .F(n427_16),
    .I0(regbusc[8]),
    .I1(pc[8]),
    .I2(n2038_6) 
);
defparam n427_s13.INIT=8'hAC;
  LUT3 n428_s13 (
    .F(n428_16),
    .I0(regbusc[7]),
    .I1(pc[7]),
    .I2(n2038_6) 
);
defparam n428_s13.INIT=8'hAC;
  LUT3 n429_s13 (
    .F(n429_16),
    .I0(regbusc[6]),
    .I1(pc[6]),
    .I2(n2038_6) 
);
defparam n429_s13.INIT=8'hAC;
  LUT3 n430_s13 (
    .F(n430_16),
    .I0(regbusc[5]),
    .I1(pc[5]),
    .I2(n2038_6) 
);
defparam n430_s13.INIT=8'hAC;
  LUT3 n431_s13 (
    .F(n431_16),
    .I0(regbusc[4]),
    .I1(pc[4]),
    .I2(n2038_6) 
);
defparam n431_s13.INIT=8'hAC;
  LUT3 n432_s13 (
    .F(n432_16),
    .I0(regbusc[3]),
    .I1(pc[3]),
    .I2(n2038_6) 
);
defparam n432_s13.INIT=8'hAC;
  LUT3 n433_s13 (
    .F(n433_16),
    .I0(regbusc[2]),
    .I1(pc[2]),
    .I2(n2038_6) 
);
defparam n433_s13.INIT=8'hAC;
  LUT3 n434_s13 (
    .F(n434_16),
    .I0(regbusc[1]),
    .I1(pc[1]),
    .I2(n2038_6) 
);
defparam n434_s13.INIT=8'hAC;
  LUT3 n435_s14 (
    .F(n435_16),
    .I0(regbusc[0]),
    .I1(pc[0]),
    .I2(n2038_6) 
);
defparam n435_s14.INIT=8'hAC;
  LUT2 n154_s1 (
    .F(n154_4),
    .I0(n1139_7),
    .I1(ir_5) 
);
defparam n154_s1.INIT=4'h4;
  LUT4 n154_s2 (
    .F(n154_5),
    .I0(preservec_Z_10),
    .I1(n1139_7),
    .I2(n154_13),
    .I3(ir_3) 
);
defparam n154_s2.INIT=16'h0C05;
  LUT4 n289_s1 (
    .F(n289_4),
    .I0(n289_7),
    .I1(n289_24),
    .I2(n222_5),
    .I3(n289_9) 
);
defparam n289_s1.INIT=16'h008F;
  LUT4 n289_s2 (
    .F(n289_5),
    .I0(n289_10),
    .I1(n289_11),
    .I2(btr_r),
    .I3(n222_5) 
);
defparam n289_s2.INIT=16'h5300;
  LUT4 n289_s3 (
    .F(n289_6),
    .I0(pc[14]),
    .I1(pc[13]),
    .I2(n289_12),
    .I3(pc[15]) 
);
defparam n289_s3.INIT=16'h807F;
  LUT4 n290_s1 (
    .F(n290_4),
    .I0(n706_1),
    .I1(n290_7),
    .I2(pc[14]),
    .I3(n290_8) 
);
defparam n290_s1.INIT=16'h55C3;
  LUT4 n290_s2 (
    .F(n290_5),
    .I0(n290_16),
    .I1(n290_10),
    .I2(pc[14]),
    .I3(n290_24) 
);
defparam n290_s2.INIT=16'hC355;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(n291_7),
    .I1(n291_8),
    .I2(n290_24),
    .I3(n291_9) 
);
defparam n291_s1.INIT=16'h0503;
  LUT3 n291_s2 (
    .F(n291_5),
    .I0(n291_10),
    .I1(pc[13]),
    .I2(n290_24) 
);
defparam n291_s2.INIT=8'h90;
  LUT4 n291_s3 (
    .F(n291_6),
    .I0(n707_1),
    .I1(pc[13]),
    .I2(n289_12),
    .I3(n290_8) 
);
defparam n291_s3.INIT=16'h55C3;
  LUT4 n292_s1 (
    .F(n292_4),
    .I0(n292_7),
    .I1(n292_8),
    .I2(pc[12]),
    .I3(n290_24) 
);
defparam n292_s1.INIT=16'h1E00;
  LUT4 n292_s2 (
    .F(n292_5),
    .I0(n292_9),
    .I1(n292_10),
    .I2(n290_24),
    .I3(n291_9) 
);
defparam n292_s2.INIT=16'h0503;
  LUT4 n292_s3 (
    .F(n292_6),
    .I0(n708_1),
    .I1(n292_11),
    .I2(pc[12]),
    .I3(n290_8) 
);
defparam n292_s3.INIT=16'h55C3;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(n293_11),
    .I1(n293_7),
    .I2(pc[11]),
    .I3(n290_24) 
);
defparam n293_s1.INIT=16'hC355;
  LUT4 n293_s2 (
    .F(n293_5),
    .I0(n709_1),
    .I1(n293_8),
    .I2(pc[11]),
    .I3(n290_8) 
);
defparam n293_s2.INIT=16'h55C3;
  LUT4 n294_s2 (
    .F(n294_5),
    .I0(n294_8),
    .I1(n294_9),
    .I2(n290_8),
    .I3(n289_7) 
);
defparam n294_s2.INIT=16'h0503;
  LUT2 n294_s3 (
    .F(n294_6),
    .I0(btr_r),
    .I1(n301_17) 
);
defparam n294_s3.INIT=4'h4;
  LUT4 n294_s4 (
    .F(n294_7),
    .I0(n294_8),
    .I1(n294_10),
    .I2(n222_5),
    .I3(n1134_8) 
);
defparam n294_s4.INIT=16'hCACC;
  LUT4 n295_s2 (
    .F(n295_5),
    .I0(n295_7),
    .I1(n295_8),
    .I2(n290_8),
    .I3(n289_7) 
);
defparam n295_s2.INIT=16'h0503;
  LUT4 n295_s3 (
    .F(n295_6),
    .I0(n222_5),
    .I1(n295_7),
    .I2(n1134_8),
    .I3(n295_9) 
);
defparam n295_s3.INIT=16'h00EF;
  LUT4 n296_s1 (
    .F(n296_4),
    .I0(n296_7),
    .I1(n296_8),
    .I2(n712_1),
    .I3(n290_8) 
);
defparam n296_s1.INIT=16'hF0BB;
  LUT4 n296_s2 (
    .F(n296_5),
    .I0(btr_r),
    .I1(pc[8]),
    .I2(n296_9),
    .I3(n301_17) 
);
defparam n296_s2.INIT=16'hD700;
  LUT4 n296_s3 (
    .F(n296_6),
    .I0(n296_10),
    .I1(n296_11),
    .I2(n301_17),
    .I3(n3349_4) 
);
defparam n296_s3.INIT=16'h0A0C;
  LUT4 n297_s2 (
    .F(n297_5),
    .I0(n297_7),
    .I1(n297_8),
    .I2(n290_8),
    .I3(n289_7) 
);
defparam n297_s2.INIT=16'h050C;
  LUT4 n297_s3 (
    .F(n297_6),
    .I0(n222_5),
    .I1(n297_7),
    .I2(n1134_8),
    .I3(n297_9) 
);
defparam n297_s3.INIT=16'h00BF;
  LUT4 n298_s1 (
    .F(n298_4),
    .I0(n298_16),
    .I1(n298_7),
    .I2(n1134_8),
    .I3(n298_8) 
);
defparam n298_s1.INIT=16'h702F;
  LUT4 n298_s2 (
    .F(n298_5),
    .I0(n714_1),
    .I1(n298_9),
    .I2(n298_10),
    .I3(n290_8) 
);
defparam n298_s2.INIT=16'h553C;
  LUT4 n299_s1 (
    .F(n299_4),
    .I0(n299_6),
    .I1(pc[5]),
    .I2(n299_7),
    .I3(n290_24) 
);
defparam n299_s1.INIT=16'h3C55;
  LUT4 n299_s2 (
    .F(n299_5),
    .I0(n715_1),
    .I1(n299_8),
    .I2(pc[5]),
    .I3(n290_8) 
);
defparam n299_s2.INIT=16'h55C3;
  LUT4 n300_s1 (
    .F(n300_4),
    .I0(regbusc[4]),
    .I1(n300_7),
    .I2(n94_3),
    .I3(n300_8) 
);
defparam n300_s1.INIT=16'h3533;
  LUT4 n300_s2 (
    .F(n300_5),
    .I0(n289_7),
    .I1(n300_9),
    .I2(n222_5),
    .I3(n1134_8) 
);
defparam n300_s2.INIT=16'h7077;
  LUT4 n300_s3 (
    .F(n300_6),
    .I0(n289_24),
    .I1(n1134_8),
    .I2(n300_10),
    .I3(n300_9) 
);
defparam n300_s3.INIT=16'h0ACF;
  LUT4 n301_s1 (
    .F(n301_4),
    .I0(n289_7),
    .I1(n301_8),
    .I2(n301_9),
    .I3(n289_24) 
);
defparam n301_s1.INIT=16'hB400;
  LUT4 n301_s2 (
    .F(n301_5),
    .I0(n717_1),
    .I1(n290_8),
    .I2(n301_10),
    .I3(btr_r) 
);
defparam n301_s2.INIT=16'hF077;
  LUT4 n301_s3 (
    .F(n301_6),
    .I0(n301_11),
    .I1(n301_15),
    .I2(pc[3]),
    .I3(n3349_4) 
);
defparam n301_s3.INIT=16'hAAC3;
  LUT4 n302_s1 (
    .F(n302_4),
    .I0(n302_7),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(btr_r) 
);
defparam n302_s1.INIT=16'hC355;
  LUT3 n302_s2 (
    .F(n302_5),
    .I0(n302_8),
    .I1(n222_5),
    .I2(n1134_8) 
);
defparam n302_s2.INIT=8'hE0;
  LUT4 n302_s3 (
    .F(n302_6),
    .I0(pc[1]),
    .I1(pc[0]),
    .I2(n1134_8),
    .I3(pc[2]) 
);
defparam n302_s3.INIT=16'h0708;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(n303_7),
    .I1(n303_8),
    .I2(n289_7),
    .I3(n289_24) 
);
defparam n303_s1.INIT=16'h3500;
  LUT4 n303_s2 (
    .F(n303_5),
    .I0(n719_1),
    .I1(n290_8),
    .I2(pc[1]),
    .I3(btr_r) 
);
defparam n303_s2.INIT=16'hF077;
  LUT4 n303_s3 (
    .F(n303_6),
    .I0(n222_5),
    .I1(n303_8),
    .I2(n303_7),
    .I3(n1134_8) 
);
defparam n303_s3.INIT=16'hBB0F;
  LUT3 n1099_s1 (
    .F(n1099_4),
    .I0(r[5]),
    .I1(r[4]),
    .I2(n1101_4) 
);
defparam n1099_s1.INIT=8'h80;
  LUT4 n1099_s2 (
    .F(n1099_5),
    .I0(iset[1]),
    .I1(exchangeaf_Z_3),
    .I2(n162_5),
    .I3(n1321_13) 
);
defparam n1099_s2.INIT=16'h8000;
  LUT2 n1100_s1 (
    .F(n1100_4),
    .I0(r[4]),
    .I1(n1101_4) 
);
defparam n1100_s1.INIT=4'h8;
  LUT4 n1101_s1 (
    .F(n1101_4),
    .I0(r[0]),
    .I1(r[3]),
    .I2(r[2]),
    .I3(r[1]) 
);
defparam n1101_s1.INIT=16'h8000;
  LUT3 n1102_s1 (
    .F(n1102_4),
    .I0(r[0]),
    .I1(r[2]),
    .I2(r[1]) 
);
defparam n1102_s1.INIT=8'h80;
  LUT2 n1103_s1 (
    .F(n1103_4),
    .I0(r[0]),
    .I1(r[1]) 
);
defparam n1103_s1.INIT=4'h8;
  LUT4 n332_s1 (
    .F(n332_4),
    .I0(ir_2),
    .I1(ir_6),
    .I2(ir_5),
    .I3(ir_7) 
);
defparam n332_s1.INIT=16'h1000;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(set_addr_to_Z[1]),
    .I2(n354_7),
    .I3(n354_18) 
);
defparam n354_s2.INIT=16'hF800;
  LUT4 n1083_s1 (
    .F(n1083_4),
    .I0(n1083_8),
    .I1(set_addr_to_Z[1]),
    .I2(n1083_9),
    .I3(n354_6) 
);
defparam n1083_s1.INIT=16'h0F77;
  LUT4 n1083_s2 (
    .F(n1083_5),
    .I0(set_addr_to_Z[1]),
    .I1(n1083_10),
    .I2(n1085_23),
    .I3(n1083_11) 
);
defparam n1083_s2.INIT=16'hB000;
  LUT3 n1083_s3 (
    .F(n1083_6),
    .I0(n222_4),
    .I1(w_t_state[2]),
    .I2(n1083_12) 
);
defparam n1083_s3.INIT=8'h0D;
  LUT2 n1083_s4 (
    .F(n1083_7),
    .I0(i[7]),
    .I1(n1134_8) 
);
defparam n1083_s4.INIT=4'h1;
  LUT3 n1084_s1 (
    .F(n1084_4),
    .I0(n354_6),
    .I1(set_addr_to_Z[1]),
    .I2(n1084_8) 
);
defparam n1084_s1.INIT=8'h04;
  LUT4 n1084_s2 (
    .F(n1084_5),
    .I0(n1084_9),
    .I1(n1084_10),
    .I2(n354_6),
    .I3(n1085_23) 
);
defparam n1084_s2.INIT=16'h3E00;
  LUT4 n1084_s3 (
    .F(n1084_6),
    .I0(n1084_11),
    .I1(n1085_23),
    .I2(n1134_8),
    .I3(n1083_11) 
);
defparam n1084_s3.INIT=16'hD000;
  LUT4 n1084_s4 (
    .F(n1084_7),
    .I0(i[6]),
    .I1(ff_di_reg[6]),
    .I2(n1134_8),
    .I3(n1083_11) 
);
defparam n1084_s4.INIT=16'h0ACF;
  LUT4 n1085_s1 (
    .F(n1085_4),
    .I0(n1085_8),
    .I1(n1085_9),
    .I2(n354_6),
    .I3(n1085_10) 
);
defparam n1085_s1.INIT=16'hFA0C;
  LUT3 n1085_s3 (
    .F(n1085_6),
    .I0(n1085_19),
    .I1(n1134_8),
    .I2(n1083_11) 
);
defparam n1085_s3.INIT=8'h40;
  LUT4 n1085_s4 (
    .F(n1085_7),
    .I0(i[5]),
    .I1(ff_di_reg[5]),
    .I2(n1134_8),
    .I3(n1083_11) 
);
defparam n1085_s4.INIT=16'h0ACF;
  LUT4 n1086_s1 (
    .F(n1086_4),
    .I0(n1086_8),
    .I1(n1086_9),
    .I2(n1086_10),
    .I3(n1085_23) 
);
defparam n1086_s1.INIT=16'h0E00;
  LUT3 n1086_s2 (
    .F(n1086_5),
    .I0(n292_9),
    .I1(n1085_23),
    .I2(n1134_8) 
);
defparam n1086_s2.INIT=8'hD0;
  LUT3 n1086_s3 (
    .F(n1086_6),
    .I0(n1134_8),
    .I1(i[4]),
    .I2(n1083_11) 
);
defparam n1086_s3.INIT=8'hB0;
  LUT2 n1086_s4 (
    .F(n1086_7),
    .I0(ff_di_reg[4]),
    .I1(n1083_11) 
);
defparam n1086_s4.INIT=4'h1;
  LUT4 n1087_s1 (
    .F(n1087_4),
    .I0(n1087_7),
    .I1(n1087_8),
    .I2(n354_6),
    .I3(n1087_9) 
);
defparam n1087_s1.INIT=16'hFA0C;
  LUT4 n1087_s2 (
    .F(n1087_5),
    .I0(n1087_10),
    .I1(n1085_23),
    .I2(n1134_8),
    .I3(n1083_11) 
);
defparam n1087_s2.INIT=16'hE000;
  LUT4 n1087_s3 (
    .F(n1087_6),
    .I0(i[3]),
    .I1(n1134_8),
    .I2(ff_di_reg[3]),
    .I3(n1083_11) 
);
defparam n1087_s3.INIT=16'hEEE0;
  LUT4 n1088_s1 (
    .F(n1088_4),
    .I0(set_addr_to_Z[1]),
    .I1(n1088_8),
    .I2(n1088_9),
    .I3(n1085_11) 
);
defparam n1088_s1.INIT=16'h0D00;
  LUT4 n1088_s2 (
    .F(n1088_5),
    .I0(tmpaddr[10]),
    .I1(n1088_10),
    .I2(n300_8),
    .I3(n1088_11) 
);
defparam n1088_s2.INIT=16'h0305;
  LUT4 n1088_s3 (
    .F(n1088_6),
    .I0(n300_8),
    .I1(regbusc[10]),
    .I2(n1083_11),
    .I3(n1134_8) 
);
defparam n1088_s3.INIT=16'hD000;
  LUT4 n1088_s4 (
    .F(n1088_7),
    .I0(i[2]),
    .I1(ff_di_reg[2]),
    .I2(n1134_8),
    .I3(n1083_11) 
);
defparam n1088_s4.INIT=16'h0ACF;
  LUT4 n1089_s1 (
    .F(n1089_4),
    .I0(n1089_8),
    .I1(n1089_9),
    .I2(n354_6),
    .I3(n1085_11) 
);
defparam n1089_s1.INIT=16'hCA00;
  LUT4 n1089_s2 (
    .F(n1089_5),
    .I0(tmpaddr[9]),
    .I1(n1089_10),
    .I2(n300_8),
    .I3(n1088_11) 
);
defparam n1089_s2.INIT=16'h0305;
  LUT4 n1089_s3 (
    .F(n1089_6),
    .I0(n300_8),
    .I1(regbusc[9]),
    .I2(n1083_11),
    .I3(n1134_8) 
);
defparam n1089_s3.INIT=16'hD000;
  LUT4 n1089_s4 (
    .F(n1089_7),
    .I0(i[1]),
    .I1(ff_di_reg[1]),
    .I2(n1083_11),
    .I3(n1134_8) 
);
defparam n1089_s4.INIT=16'hF350;
  LUT4 n1090_s1 (
    .F(n1090_4),
    .I0(n1090_17),
    .I1(n1090_9),
    .I2(n1090_10),
    .I3(n1085_11) 
);
defparam n1090_s1.INIT=16'hE000;
  LUT4 n1090_s2 (
    .F(n1090_5),
    .I0(n354_6),
    .I1(n1090_11),
    .I2(n300_8),
    .I3(n1090_12) 
);
defparam n1090_s2.INIT=16'h0700;
  LUT4 n1090_s3 (
    .F(n1090_6),
    .I0(n300_8),
    .I1(regbusc[8]),
    .I2(n1083_11),
    .I3(n1134_8) 
);
defparam n1090_s3.INIT=16'hD000;
  LUT4 n1090_s4 (
    .F(n1090_7),
    .I0(i[0]),
    .I1(ff_di_reg[0]),
    .I2(n1083_11),
    .I3(n1134_8) 
);
defparam n1090_s4.INIT=16'hF350;
  LUT4 n1091_s1 (
    .F(n1091_4),
    .I0(n1091_7),
    .I1(n1091_8),
    .I2(n1091_9),
    .I3(n1091_16) 
);
defparam n1091_s1.INIT=16'h00EF;
  LUT4 n1091_s3 (
    .F(n1091_6),
    .I0(regbusc[7]),
    .I1(n300_8),
    .I2(r[7]),
    .I3(n1134_8) 
);
defparam n1091_s3.INIT=16'h770F;
  LUT4 n1092_s1 (
    .F(n1092_4),
    .I0(n1092_8),
    .I1(n1092_9),
    .I2(n354_6),
    .I3(n1092_10) 
);
defparam n1092_s1.INIT=16'h03F5;
  LUT2 n1092_s2 (
    .F(n1092_5),
    .I0(n1083_11),
    .I1(n1085_11) 
);
defparam n1092_s2.INIT=4'h8;
  LUT4 n1092_s4 (
    .F(n1092_7),
    .I0(regbusc[6]),
    .I1(n300_8),
    .I2(r[6]),
    .I3(n1134_8) 
);
defparam n1092_s4.INIT=16'hBBF0;
  LUT4 n1093_s2 (
    .F(n1093_5),
    .I0(n1093_7),
    .I1(n1093_8),
    .I2(n1093_9),
    .I3(n1092_5) 
);
defparam n1093_s2.INIT=16'h0100;
  LUT4 n1093_s3 (
    .F(n1093_6),
    .I0(regbusc[5]),
    .I1(n300_8),
    .I2(r[5]),
    .I3(n1134_8) 
);
defparam n1093_s3.INIT=16'hBBF0;
  LUT4 n1094_s1 (
    .F(n1094_4),
    .I0(n1094_7),
    .I1(n1094_8),
    .I2(n354_6),
    .I3(n1094_9) 
);
defparam n1094_s1.INIT=16'h03F5;
  LUT4 n1094_s3 (
    .F(n1094_6),
    .I0(regbusc[4]),
    .I1(n300_8),
    .I2(r[4]),
    .I3(n1134_8) 
);
defparam n1094_s3.INIT=16'h770F;
  LUT4 n1095_s1 (
    .F(n1095_4),
    .I0(n1095_7),
    .I1(n1095_8),
    .I2(n354_6),
    .I3(n1095_9) 
);
defparam n1095_s1.INIT=16'hFA0C;
  LUT4 n1095_s3 (
    .F(n1095_6),
    .I0(regbusc[3]),
    .I1(n300_8),
    .I2(r[3]),
    .I3(n1134_8) 
);
defparam n1095_s3.INIT=16'h770F;
  LUT4 n1096_s2 (
    .F(n1096_5),
    .I0(n1096_7),
    .I1(n1096_8),
    .I2(n1096_9),
    .I3(n1092_5) 
);
defparam n1096_s2.INIT=16'h0100;
  LUT4 n1096_s3 (
    .F(n1096_6),
    .I0(regbusc[2]),
    .I1(n300_8),
    .I2(r[2]),
    .I3(n1134_8) 
);
defparam n1096_s3.INIT=16'hBBF0;
  LUT4 n1097_s1 (
    .F(n1097_4),
    .I0(n1097_7),
    .I1(n1097_8),
    .I2(n354_6),
    .I3(n1097_9) 
);
defparam n1097_s1.INIT=16'h03F5;
  LUT4 n1097_s3 (
    .F(n1097_6),
    .I0(regbusc[1]),
    .I1(n300_8),
    .I2(r[1]),
    .I3(n1134_8) 
);
defparam n1097_s3.INIT=16'h770F;
  LUT4 n1098_s1 (
    .F(n1098_4),
    .I0(n1098_7),
    .I1(n1098_8),
    .I2(n354_6),
    .I3(n1098_9) 
);
defparam n1098_s1.INIT=16'hFA0C;
  LUT3 n1098_s2 (
    .F(n1098_5),
    .I0(n300_8),
    .I1(n1098_13),
    .I2(n1134_8) 
);
defparam n1098_s2.INIT=8'h10;
  LUT4 n1098_s3 (
    .F(n1098_6),
    .I0(regbusc[0]),
    .I1(n300_8),
    .I2(r[0]),
    .I3(n1134_8) 
);
defparam n1098_s3.INIT=16'h770F;
  LUT4 n1121_s5 (
    .F(n1121_8),
    .I0(n289_7),
    .I1(n222_5),
    .I2(n1121_10),
    .I3(n290_8) 
);
defparam n1121_s5.INIT=16'h30B0;
  LUT4 n1121_s6 (
    .F(n1121_9),
    .I0(n720_1),
    .I1(n1121_11),
    .I2(n290_8),
    .I3(n222_5) 
);
defparam n1121_s6.INIT=16'h5C00;
  LUT3 n1122_s1 (
    .F(n1122_4),
    .I0(n1122_6),
    .I1(halt_ff),
    .I2(n1134_8) 
);
defparam n1122_s1.INIT=8'h0E;
  LUT4 n1122_s2 (
    .F(n1122_5),
    .I0(istatus[1]),
    .I1(n1134_8),
    .I2(intcycle),
    .I3(istatus[0]) 
);
defparam n1122_s2.INIT=16'h1000;
  LUT3 n1297_s5 (
    .F(n1297_8),
    .I0(n1297_9),
    .I1(n1297_10),
    .I2(n162_5) 
);
defparam n1297_s5.INIT=8'hE0;
  LUT3 n1299_s3 (
    .F(n1299_6),
    .I0(n895_1),
    .I1(ir_5),
    .I2(n1297_15) 
);
defparam n1299_s3.INIT=8'h53;
  LUT3 n1300_s3 (
    .F(n1300_6),
    .I0(n896_1),
    .I1(ir_4[4]),
    .I2(n1297_15) 
);
defparam n1300_s3.INIT=8'h53;
  LUT3 n1301_s3 (
    .F(n1301_6),
    .I0(n897_1),
    .I1(ir_3),
    .I2(n1297_15) 
);
defparam n1301_s3.INIT=8'h53;
  LUT3 n1289_s4 (
    .F(n1289_7),
    .I0(n1289_8),
    .I1(n162_5),
    .I2(n154_8) 
);
defparam n1289_s4.INIT=8'h40;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n2064_4),
    .I1(f_7_8),
    .I2(n2064_5),
    .I3(n1365_9) 
);
defparam n1365_s2.INIT=16'hFE00;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_di_reg[4]),
    .I1(ff_di_reg[5]),
    .I2(n1365_10),
    .I3(n1365_11) 
);
defparam n1365_s3.INIT=16'hEF00;
  LUT3 n1365_s4 (
    .F(n1365_7),
    .I0(busb[6]),
    .I1(n1365_12),
    .I2(n1365_13) 
);
defparam n1365_s4.INIT=8'h74;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(n1524_4),
    .I1(read_to_reg_r[1]),
    .I2(n1365_14) 
);
defparam n1365_s5.INIT=8'h80;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_9),
    .I1(n1515_10),
    .I2(n1515_11),
    .I3(n1515_12) 
);
defparam n1515_s3.INIT=16'h004F;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(n1515_13),
    .I1(n1515_14),
    .I2(n1321_7) 
);
defparam n1515_s4.INIT=8'hCA;
  LUT3 n1515_s5 (
    .F(n1515_8),
    .I0(n1524_4),
    .I1(read_to_reg_r[0]),
    .I2(n1515_15) 
);
defparam n1515_s5.INIT=8'h80;
  LUT3 n1517_s3 (
    .F(n1517_6),
    .I0(busb[5]),
    .I1(n1517_7),
    .I2(n1365_12) 
);
defparam n1517_s3.INIT=8'h53;
  LUT3 n1518_s3 (
    .F(n1518_6),
    .I0(busb[4]),
    .I1(n1518_7),
    .I2(n1365_12) 
);
defparam n1518_s3.INIT=8'hA3;
  LUT3 n1519_s3 (
    .F(n1519_6),
    .I0(busb[3]),
    .I1(n1519_7),
    .I2(n1365_12) 
);
defparam n1519_s3.INIT=8'hAC;
  LUT3 n1520_s3 (
    .F(n1520_6),
    .I0(busb[2]),
    .I1(n1520_7),
    .I2(n1365_12) 
);
defparam n1520_s3.INIT=8'hA3;
  LUT3 n1521_s3 (
    .F(n1521_6),
    .I0(n1365_12),
    .I1(busb[1]),
    .I2(n1521_7) 
);
defparam n1521_s3.INIT=8'h0D;
  LUT3 n1522_s3 (
    .F(n1522_6),
    .I0(busb[0]),
    .I1(n1522_7),
    .I2(n1365_12) 
);
defparam n1522_s3.INIT=8'h53;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(n982_2),
    .I1(regbusc[15]),
    .I2(n1531_9) 
);
defparam n1531_s4.INIT=8'h35;
  LUT3 n1531_s5 (
    .F(n1531_8),
    .I0(read_to_reg_r[1]),
    .I1(n1524_4),
    .I2(n1365_14) 
);
defparam n1531_s5.INIT=8'h40;
  LUT3 n1532_s3 (
    .F(n1532_6),
    .I0(n983_2),
    .I1(regbusc[14]),
    .I2(n1531_9) 
);
defparam n1532_s3.INIT=8'h35;
  LUT3 n1533_s3 (
    .F(n1533_6),
    .I0(n984_2),
    .I1(regbusc[13]),
    .I2(n1531_9) 
);
defparam n1533_s3.INIT=8'h35;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(n985_2),
    .I1(regbusc[12]),
    .I2(n1531_9) 
);
defparam n1534_s3.INIT=8'h35;
  LUT3 n1535_s3 (
    .F(n1535_6),
    .I0(n986_2),
    .I1(regbusc[11]),
    .I2(n1531_9) 
);
defparam n1535_s3.INIT=8'h35;
  LUT3 n1536_s3 (
    .F(n1536_6),
    .I0(n987_2),
    .I1(regbusc[10]),
    .I2(n1531_9) 
);
defparam n1536_s3.INIT=8'h35;
  LUT3 n1537_s3 (
    .F(n1537_6),
    .I0(n988_2),
    .I1(regbusc[9]),
    .I2(n1531_9) 
);
defparam n1537_s3.INIT=8'h35;
  LUT3 n1538_s3 (
    .F(n1538_6),
    .I0(n989_2),
    .I1(regbusc[8]),
    .I2(n1531_9) 
);
defparam n1538_s3.INIT=8'h35;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(n990_2),
    .I1(regbusc[7]),
    .I2(n1531_9) 
);
defparam n1539_s4.INIT=8'h35;
  LUT4 n1539_s5 (
    .F(n1539_8),
    .I0(read_to_reg_r[0]),
    .I1(read_to_reg_r[1]),
    .I2(n1524_4),
    .I3(n1539_9) 
);
defparam n1539_s5.INIT=16'h1000;
  LUT3 n1540_s3 (
    .F(n1540_6),
    .I0(n991_2),
    .I1(regbusc[6]),
    .I2(n1531_9) 
);
defparam n1540_s3.INIT=8'h35;
  LUT3 n1541_s3 (
    .F(n1541_6),
    .I0(n992_2),
    .I1(regbusc[5]),
    .I2(n1531_9) 
);
defparam n1541_s3.INIT=8'h35;
  LUT3 n1542_s3 (
    .F(n1542_6),
    .I0(n993_2),
    .I1(regbusc[4]),
    .I2(n1531_9) 
);
defparam n1542_s3.INIT=8'h35;
  LUT3 n1543_s3 (
    .F(n1543_6),
    .I0(n994_2),
    .I1(regbusc[3]),
    .I2(n1531_9) 
);
defparam n1543_s3.INIT=8'h35;
  LUT3 n1544_s3 (
    .F(n1544_6),
    .I0(n995_2),
    .I1(regbusc[2]),
    .I2(n1531_9) 
);
defparam n1544_s3.INIT=8'h35;
  LUT3 n1545_s3 (
    .F(n1545_6),
    .I0(n996_2),
    .I1(regbusc[1]),
    .I2(n1531_9) 
);
defparam n1545_s3.INIT=8'h35;
  LUT3 n1546_s3 (
    .F(n1546_6),
    .I0(n997_2),
    .I1(regbusc[0]),
    .I2(n1531_9) 
);
defparam n1546_s3.INIT=8'h35;
  LUT2 n1547_s3 (
    .F(n1547_6),
    .I0(ff_di_reg[7]),
    .I1(n1365_11) 
);
defparam n1547_s3.INIT=4'h8;
  LUT4 n1547_s4 (
    .F(n1547_7),
    .I0(n1547_8),
    .I1(n1547_9),
    .I2(n1365_11),
    .I3(f_7_8) 
);
defparam n1547_s4.INIT=16'h0305;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(n1549_9),
    .I1(n1549_10),
    .I2(f_5_10) 
);
defparam n1549_s5.INIT=8'h35;
  LUT4 n1550_s7 (
    .F(n1550_10),
    .I0(n1321_7),
    .I1(n1550_12),
    .I2(n1550_13),
    .I3(f_7_8) 
);
defparam n1550_s7.INIT=16'hBB0F;
  LUT2 n1550_s8 (
    .F(n1550_11),
    .I0(f_5_10),
    .I1(f_6_10) 
);
defparam n1550_s8.INIT=4'h4;
  LUT4 n1551_s5 (
    .F(n1551_8),
    .I0(n1551_9),
    .I1(n1551_10),
    .I2(f_5_10),
    .I3(f_7_8) 
);
defparam n1551_s5.INIT=16'h3533;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(n1552_11),
    .I1(f_7_8),
    .I2(alu_op_r[3]),
    .I3(n1552_12) 
);
defparam n1552_s4.INIT=16'hEF00;
  LUT4 n1552_s5 (
    .F(n1552_8),
    .I0(n1552_13),
    .I1(n1547_8),
    .I2(n1552_14),
    .I3(n1552_15) 
);
defparam n1552_s5.INIT=16'h7D00;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(f_2_11),
    .I1(incdecz),
    .I2(n1365_8) 
);
defparam n1552_s6.INIT=8'h0D;
  LUT4 n1553_s5 (
    .F(n1553_8),
    .I0(n1553_13),
    .I1(n1553_15),
    .I2(f_6_12),
    .I3(n1553_11) 
);
defparam n1553_s5.INIT=16'h00EF;
  LUT4 n1554_s5 (
    .F(n1554_8),
    .I0(n1554_9),
    .I1(n1554_10),
    .I2(n1554_11),
    .I3(n1554_20) 
);
defparam n1554_s5.INIT=16'hEEF0;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(save_alu_r),
    .I1(n1523_8),
    .I2(n2503_15),
    .I3(n1547_8) 
);
defparam n1523_s1.INIT=16'hF800;
  LUT3 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_9),
    .I1(w_do[7]),
    .I2(n1523_10) 
);
defparam n1523_s3.INIT=8'hA3;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(read_to_reg_r[0]),
    .I1(n1515_15),
    .I2(n2503_15),
    .I3(n1524_4) 
);
defparam n1523_s4.INIT=16'hF400;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(n1523_10),
    .I1(n1524_7),
    .I2(save_alu_r) 
);
defparam n1524_s1.INIT=8'h3A;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1365_7),
    .I1(n1524_8),
    .I2(n1524_9),
    .I3(n2503_15) 
);
defparam n1524_s2.INIT=16'h7077;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_10),
    .I1(w_do[6]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1524_s3.INIT=16'h0A03;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1517_6),
    .I1(n1524_8),
    .I2(n1525_6),
    .I3(n2503_15) 
);
defparam n1525_s1.INIT=16'h7077;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_7),
    .I1(w_do[5]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1525_s2.INIT=16'h0A03;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1518_6),
    .I1(n1524_8),
    .I2(n1526_6),
    .I3(n2503_15) 
);
defparam n1526_s1.INIT=16'h0BBB;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_7),
    .I1(w_do[4]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1526_s2.INIT=16'h0A03;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1519_6),
    .I1(n1524_8),
    .I2(n1527_6),
    .I3(n2503_15) 
);
defparam n1527_s1.INIT=16'h0BBB;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_7),
    .I1(w_do[3]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1527_s2.INIT=16'h0A03;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1520_6),
    .I1(n1524_8),
    .I2(n1528_6),
    .I3(n2503_15) 
);
defparam n1528_s1.INIT=16'h0BBB;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(n1528_7),
    .I1(w_do[2]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1528_s2.INIT=16'h0A03;
  LUT4 n1529_s1 (
    .F(n1529_4),
    .I0(n1521_6),
    .I1(n1524_8),
    .I2(n1549_10),
    .I3(n2503_15) 
);
defparam n1529_s1.INIT=16'hB0BB;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(w_do[1]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1529_s2.INIT=16'h0A03;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1522_6),
    .I1(n1524_8),
    .I2(n1530_6),
    .I3(n2503_15) 
);
defparam n1530_s1.INIT=16'h7077;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_7),
    .I1(w_do[0]),
    .I2(n1523_7),
    .I3(n1523_10) 
);
defparam n1530_s2.INIT=16'h0A03;
  LUT2 n3349_s1 (
    .F(n3349_4),
    .I0(n94_3),
    .I1(n1134_8) 
);
defparam n3349_s1.INIT=4'h4;
  LUT4 n2024_s1 (
    .F(n2024_4),
    .I0(xy_ind),
    .I1(regaddra_0_4),
    .I2(set_busa_to_Z[1]),
    .I3(set_busa_to_Z[2]) 
);
defparam n2024_s1.INIT=16'h0100;
  LUT3 n2046_s1 (
    .F(n2046_4),
    .I0(n2047_5),
    .I1(xy_state[1]),
    .I2(alternate) 
);
defparam n2046_s1.INIT=8'h14;
  LUT4 n2046_s2 (
    .F(n2046_5),
    .I0(ir_3),
    .I1(ir_5),
    .I2(n3366_5),
    .I3(n257_7) 
);
defparam n2046_s2.INIT=16'h8000;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(alu_op_r[3]),
    .I1(z16_r),
    .I2(f_7_9),
    .I3(f[6]) 
);
defparam n2064_s1.INIT=16'h004F;
  LUT4 n2064_s2 (
    .F(n2064_5),
    .I0(n1515_9),
    .I1(n2064_8),
    .I2(n2064_9),
    .I3(f_7_9) 
);
defparam n2064_s2.INIT=16'hBF00;
  LUT4 n2064_s3 (
    .F(n2064_6),
    .I0(n2064_10),
    .I1(n2064_11),
    .I2(n2064_12),
    .I3(n2064_13) 
);
defparam n2064_s3.INIT=16'h8000;
  LUT4 n2064_s4 (
    .F(n2064_7),
    .I0(n2064_14),
    .I1(regaddra_2_6),
    .I2(regaddra_1_4),
    .I3(n2064_15) 
);
defparam n2064_s4.INIT=16'h1000;
  LUT4 regaddra_2_s2 (
    .F(regaddra_2_5),
    .I0(xy_state[0]),
    .I1(alternate),
    .I2(regaddra_2_11),
    .I3(xy_state[1]) 
);
defparam regaddra_2_s2.INIT=16'hF0BB;
  LUT3 regaddra_2_s3 (
    .F(regaddra_2_6),
    .I0(regaddra_2_13),
    .I1(n2064_14),
    .I2(n222_5) 
);
defparam regaddra_2_s3.INIT=8'h0D;
  LUT3 regaddra_2_s4 (
    .F(regaddra_2_7),
    .I0(regaddra_r[2]),
    .I1(alternate),
    .I2(regaddra_2_15) 
);
defparam regaddra_2_s4.INIT=8'h53;
  LUT4 regaddra_1_s1 (
    .F(regaddra_1_4),
    .I0(regaddra_1_6),
    .I1(regaddra_1_7),
    .I2(mcycles_d_1_7),
    .I3(regaddra_1_8) 
);
defparam regaddra_1_s1.INIT=16'h004F;
  LUT3 regaddra_1_s2 (
    .F(regaddra_1_5),
    .I0(regaddra_1_9),
    .I1(regaddra_r[1]),
    .I2(regaddrb_2_4) 
);
defparam regaddra_1_s2.INIT=8'h0B;
  LUT2 regaddra_0_s1 (
    .F(regaddra_0_4),
    .I0(xy_state[1]),
    .I1(xy_state[0]) 
);
defparam regaddra_0_s1.INIT=4'h1;
  LUT3 regaddra_0_s3 (
    .F(regaddra_0_6),
    .I0(regaddra_1_9),
    .I1(regaddra_r[0]),
    .I2(regaddrb_2_4) 
);
defparam regaddra_0_s3.INIT=8'h0E;
  LUT4 regaddrb_2_s1 (
    .F(regaddrb_2_4),
    .I0(regaddrb_2_8),
    .I1(mcycles_d_1_7),
    .I2(n162_5),
    .I3(regaddrb_2_6) 
);
defparam regaddrb_2_s1.INIT=16'h8000;
  LUT4 regdih_7_s2 (
    .F(regdih_7_5),
    .I0(regdih_7_7),
    .I1(regbusb[15]),
    .I2(regaddra_1_9),
    .I3(n1515_6) 
);
defparam regdih_7_s2.INIT=16'h7772;
  LUT3 regdih_6_s1 (
    .F(regdih_6_4),
    .I0(regdih_6_6),
    .I1(id16[14]),
    .I2(regdih_7_12) 
);
defparam regdih_6_s1.INIT=8'hC5;
  LUT3 regdih_5_s1 (
    .F(regdih_5_4),
    .I0(regaddra_2_15),
    .I1(n1517_6),
    .I2(regdih_5_5) 
);
defparam regdih_5_s1.INIT=8'hD0;
  LUT2 regdih_4_s1 (
    .F(regdih_4_4),
    .I0(id16[12]),
    .I1(regdih_7_12) 
);
defparam regdih_4_s1.INIT=4'h8;
  LUT4 regdih_4_s2 (
    .F(regdih_4_5),
    .I0(regbusb[12]),
    .I1(regdih_7_7),
    .I2(regbusa_r[12]),
    .I3(regaddra_1_9) 
);
defparam regdih_4_s2.INIT=16'h0F77;
  LUT4 regdih_3_s2 (
    .F(regdih_3_5),
    .I0(regbusb[11]),
    .I1(regdih_7_7),
    .I2(regbusa_r[11]),
    .I3(regaddra_1_9) 
);
defparam regdih_3_s2.INIT=16'h0F77;
  LUT2 regdih_2_s1 (
    .F(regdih_2_4),
    .I0(id16[10]),
    .I1(regdih_7_12) 
);
defparam regdih_2_s1.INIT=4'h4;
  LUT4 regdih_2_s2 (
    .F(regdih_2_5),
    .I0(regbusa_r[10]),
    .I1(regdih_2_8),
    .I2(regbusb[10]),
    .I3(regaddrb_2_4) 
);
defparam regdih_2_s2.INIT=16'hB0BB;
  LUT4 regdih_1_s1 (
    .F(regdih_1_4),
    .I0(regdih_7_8),
    .I1(n2064_14),
    .I2(n1521_7),
    .I3(regdih_1_6) 
);
defparam regdih_1_s1.INIT=16'h0E00;
  LUT4 regdih_1_s2 (
    .F(regdih_1_5),
    .I0(regbusb[9]),
    .I1(regdih_7_7),
    .I2(regbusa_r[9]),
    .I3(regaddra_1_9) 
);
defparam regdih_1_s2.INIT=16'h0F77;
  LUT2 regdih_0_s1 (
    .F(regdih_0_4),
    .I0(id16[8]),
    .I1(regdih_7_12) 
);
defparam regdih_0_s1.INIT=4'h8;
  LUT4 regdih_0_s2 (
    .F(regdih_0_5),
    .I0(regbusa_r[8]),
    .I1(regdih_2_8),
    .I2(regbusb[8]),
    .I3(regaddrb_2_4) 
);
defparam regdih_0_s2.INIT=16'h0777;
  LUT4 n2503_s1 (
    .F(n2503_4),
    .I0(sp[7]),
    .I1(sp[15]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2503_s1.INIT=16'hCA00;
  LUT4 n2503_s2 (
    .F(n2503_5),
    .I0(n2503_8),
    .I1(n2503_9),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2503_s2.INIT=16'h5300;
  LUT4 n2504_s1 (
    .F(n2504_4),
    .I0(sp[6]),
    .I1(sp[14]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2504_s1.INIT=16'hCA00;
  LUT4 n2504_s2 (
    .F(n2504_5),
    .I0(n2504_6),
    .I1(n2504_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2504_s2.INIT=16'h5300;
  LUT4 n2505_s1 (
    .F(n2505_4),
    .I0(sp[5]),
    .I1(sp[13]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2505_s1.INIT=16'hCA00;
  LUT4 n2505_s2 (
    .F(n2505_5),
    .I0(n2505_6),
    .I1(n2505_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2505_s2.INIT=16'h5300;
  LUT4 n2506_s1 (
    .F(n2506_4),
    .I0(sp[4]),
    .I1(sp[12]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2506_s1.INIT=16'hCA00;
  LUT4 n2506_s2 (
    .F(n2506_5),
    .I0(n2506_6),
    .I1(n2506_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2506_s2.INIT=16'h5300;
  LUT4 n2507_s1 (
    .F(n2507_4),
    .I0(sp[3]),
    .I1(sp[11]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2507_s1.INIT=16'hCA00;
  LUT4 n2507_s2 (
    .F(n2507_5),
    .I0(n2507_6),
    .I1(n2507_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2507_s2.INIT=16'h5300;
  LUT4 n2508_s1 (
    .F(n2508_4),
    .I0(sp[2]),
    .I1(sp[10]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2508_s1.INIT=16'hCA00;
  LUT4 n2508_s2 (
    .F(n2508_5),
    .I0(n2508_6),
    .I1(n2508_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2508_s2.INIT=16'h5300;
  LUT4 n2509_s1 (
    .F(n2509_4),
    .I0(sp[1]),
    .I1(sp[9]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2509_s1.INIT=16'hCA00;
  LUT4 n2509_s2 (
    .F(n2509_5),
    .I0(n2509_6),
    .I1(n2509_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2509_s2.INIT=16'h3500;
  LUT4 n2510_s1 (
    .F(n2510_4),
    .I0(sp[0]),
    .I1(sp[8]),
    .I2(n1410_7),
    .I3(n2503_17) 
);
defparam n2510_s1.INIT=16'hCA00;
  LUT4 n2510_s2 (
    .F(n2510_5),
    .I0(n2510_6),
    .I1(n2510_7),
    .I2(n2503_10),
    .I3(n2503_11) 
);
defparam n2510_s2.INIT=16'h5300;
  LUT4 n2511_s1 (
    .F(n2511_4),
    .I0(pc[7]),
    .I1(pc[15]),
    .I2(n2511_8),
    .I3(n2033_5) 
);
defparam n2511_s1.INIT=16'hAC00;
  LUT4 n2511_s2 (
    .F(n2511_5),
    .I0(n2511_56),
    .I1(f[7]),
    .I2(n2511_10),
    .I3(n2511_11) 
);
defparam n2511_s2.INIT=16'h7077;
  LUT3 n2511_s3 (
    .F(n2511_6),
    .I0(n2511_12),
    .I1(n2511_13),
    .I2(n2511_14) 
);
defparam n2511_s3.INIT=8'hCA;
  LUT4 n2511_s4 (
    .F(n2511_7),
    .I0(n2511_15),
    .I1(n2511_16),
    .I2(n2511_17),
    .I3(n2511_52) 
);
defparam n2511_s4.INIT=16'hB0BB;
  LUT4 n2512_s1 (
    .F(n2512_4),
    .I0(n2512_6),
    .I1(n2512_7),
    .I2(set_busb_to_Z[1]),
    .I3(n2512_8) 
);
defparam n2512_s1.INIT=16'hFA0C;
  LUT3 n2512_s2 (
    .F(n2512_5),
    .I0(n2512_9),
    .I1(n2512_10),
    .I2(n2511_14) 
);
defparam n2512_s2.INIT=8'h35;
  LUT4 n2513_s1 (
    .F(n2513_4),
    .I0(pc[5]),
    .I1(pc[13]),
    .I2(n2511_8),
    .I3(n2033_5) 
);
defparam n2513_s1.INIT=16'hAC00;
  LUT4 n2513_s2 (
    .F(n2513_5),
    .I0(n2511_56),
    .I1(f[5]),
    .I2(n2513_7),
    .I3(n2511_11) 
);
defparam n2513_s2.INIT=16'h7077;
  LUT3 n2513_s3 (
    .F(n2513_6),
    .I0(n2513_8),
    .I1(n2513_9),
    .I2(n2511_14) 
);
defparam n2513_s3.INIT=8'hCA;
  LUT4 n2514_s1 (
    .F(n2514_4),
    .I0(sp[4]),
    .I1(sp[12]),
    .I2(n2511_8),
    .I3(n2511_11) 
);
defparam n2514_s1.INIT=16'hAC00;
  LUT4 n2514_s2 (
    .F(n2514_5),
    .I0(f[4]),
    .I1(n2511_56),
    .I2(n2514_7),
    .I3(n2033_5) 
);
defparam n2514_s2.INIT=16'h7077;
  LUT3 n2514_s3 (
    .F(n2514_6),
    .I0(n2514_8),
    .I1(n2514_9),
    .I2(n2511_14) 
);
defparam n2514_s3.INIT=8'hCA;
  LUT4 n2515_s1 (
    .F(n2515_4),
    .I0(f[3]),
    .I1(set_busb_to_Z[1]),
    .I2(set_busb_to_Z[2]),
    .I3(n2515_7) 
);
defparam n2515_s1.INIT=16'h000B;
  LUT4 n2515_s2 (
    .F(n2515_5),
    .I0(pc[3]),
    .I1(pc[11]),
    .I2(n2511_8),
    .I3(n2033_5) 
);
defparam n2515_s2.INIT=16'hAC00;
  LUT3 n2515_s3 (
    .F(n2515_6),
    .I0(n2515_8),
    .I1(n2515_9),
    .I2(n2511_14) 
);
defparam n2515_s3.INIT=8'hCA;
  LUT4 n2516_s1 (
    .F(n2516_4),
    .I0(f[2]),
    .I1(set_busb_to_Z[2]),
    .I2(set_busb_to_Z[1]),
    .I3(n2516_7) 
);
defparam n2516_s1.INIT=16'h002C;
  LUT4 n2516_s2 (
    .F(n2516_5),
    .I0(sp[2]),
    .I1(sp[10]),
    .I2(n2511_8),
    .I3(n2511_11) 
);
defparam n2516_s2.INIT=16'hAC00;
  LUT3 n2516_s3 (
    .F(n2516_6),
    .I0(n2516_8),
    .I1(n2516_9),
    .I2(n2511_14) 
);
defparam n2516_s3.INIT=8'hCA;
  LUT4 n2517_s1 (
    .F(n2517_4),
    .I0(sp[1]),
    .I1(sp[9]),
    .I2(n2511_8),
    .I3(n2511_11) 
);
defparam n2517_s1.INIT=16'hAC00;
  LUT4 n2517_s2 (
    .F(n2517_5),
    .I0(f[1]),
    .I1(n2511_56),
    .I2(n2517_7),
    .I3(n2033_5) 
);
defparam n2517_s2.INIT=16'h7077;
  LUT3 n2517_s3 (
    .F(n2517_6),
    .I0(n2517_8),
    .I1(n2517_9),
    .I2(n2511_14) 
);
defparam n2517_s3.INIT=8'hCA;
  LUT4 n2518_s1 (
    .F(n2518_4),
    .I0(n2518_6),
    .I1(n2518_7),
    .I2(n2518_8),
    .I3(n2511_7) 
);
defparam n2518_s1.INIT=16'h0D00;
  LUT4 n2518_s2 (
    .F(n2518_5),
    .I0(n2518_9),
    .I1(n2518_10),
    .I2(set_busb_to_Z[2]),
    .I3(n2518_11) 
);
defparam n2518_s2.INIT=16'hA300;
  LUT4 n2625_s1 (
    .F(n2625_4),
    .I0(ir_0),
    .I1(f[6]),
    .I2(ir_1),
    .I3(f[2]) 
);
defparam n2625_s1.INIT=16'h3730;
  LUT4 n2687_s2 (
    .F(n2687_5),
    .I0(mcycles_d_1_7),
    .I1(n2687_11),
    .I2(regaddrb_2_8),
    .I3(n1130_6) 
);
defparam n2687_s2.INIT=16'h007F;
  LUT2 n1321_s5 (
    .F(n1321_8),
    .I0(ir_5),
    .I1(ir_4[4]) 
);
defparam n1321_s5.INIT=4'h4;
  LUT3 n2047_s2 (
    .F(n2047_5),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n2047_s2.INIT=8'h40;
  LUT2 n2597_s2 (
    .F(n2597_5),
    .I0(req_vsync_int_n),
    .I1(reg_r1_vsync_int_en_Z) 
);
defparam n2597_s2.INIT=4'h4;
  LUT4 pc_14_s3 (
    .F(pc_14_7),
    .I0(intcycle),
    .I1(halt_ff),
    .I2(n3430_7),
    .I3(n222_5) 
);
defparam pc_14_s3.INIT=16'h0100;
  LUT4 incdecz_s3 (
    .F(incdecz_7),
    .I0(incdecz_8),
    .I1(exchangeaf_Z_4),
    .I2(incdecz_9),
    .I3(exchangeaf_Z_9) 
);
defparam incdecz_s3.INIT=16'h8000;
  LUT4 tstate_2_s4 (
    .F(tstate_2_7),
    .I0(auto_wait_t2),
    .I1(intcycle),
    .I2(n222_4),
    .I3(w_cpu_enable) 
);
defparam tstate_2_s4.INIT=16'hBF00;
  LUT3 inte_ff2_s3 (
    .F(inte_ff2_7),
    .I0(n94_3),
    .I1(n2687_3),
    .I2(n3510_6) 
);
defparam inte_ff2_s3.INIT=8'h40;
  LUT2 inte_ff2_s4 (
    .F(inte_ff2_8),
    .I0(inte_ff2_9),
    .I1(n2800_9) 
);
defparam inte_ff2_s4.INIT=4'h1;
  LUT3 tmpaddr_15_s4 (
    .F(tmpaddr_15_8),
    .I0(tmpaddr_15_9),
    .I1(n222_5),
    .I2(n1297_15) 
);
defparam tmpaddr_15_s4.INIT=8'h07;
  LUT4 acc_7_s4 (
    .F(acc_7_8),
    .I0(n94_3),
    .I1(acc_7_9),
    .I2(exchangeaf_Z),
    .I3(n1134_8) 
);
defparam acc_7_s4.INIT=16'hF400;
  LUT3 f_7_s4 (
    .F(f_7_8),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(f_7_14) 
);
defparam f_7_s4.INIT=8'h0B;
  LUT3 f_7_s5 (
    .F(f_7_9),
    .I0(arith16_r),
    .I1(f_7_11),
    .I2(alu_op_r[3]) 
);
defparam f_7_s5.INIT=8'h35;
  LUT4 sp_15_s4 (
    .F(sp_15_8),
    .I0(w_t_state[0]),
    .I1(sp_15_9),
    .I2(sp_15_10),
    .I3(n1531_9) 
);
defparam sp_15_s4.INIT=16'h0FFB;
  LUT4 inte_ff1_s4 (
    .F(inte_ff1_8),
    .I0(n222_5),
    .I1(inte_ff1_9),
    .I2(w_m_cycle[0]),
    .I3(inte_ff2_8) 
);
defparam inte_ff1_s4.INIT=16'h7F00;
  LUT4 f_5_s6 (
    .F(f_5_10),
    .I0(w_t_state[1]),
    .I1(w_t_state[0]),
    .I2(f_5_19),
    .I3(n154_11) 
);
defparam f_5_s6.INIT=16'h4000;
  LUT4 f_5_s7 (
    .F(f_5_11),
    .I0(f_5_13),
    .I1(n1134_8),
    .I2(f_5_17),
    .I3(f_7_8) 
);
defparam f_5_s7.INIT=16'hBBF0;
  LUT4 f_1_s6 (
    .F(f_1_10),
    .I0(f_7_8),
    .I1(alu_op_r[1]),
    .I2(f_1_13),
    .I3(alu_op_r[3]) 
);
defparam f_1_s6.INIT=16'h1400;
  LUT2 f_1_s7 (
    .F(f_1_11),
    .I0(f_6_12),
    .I1(f_5_13) 
);
defparam f_1_s7.INIT=4'h8;
  LUT4 f_1_s8 (
    .F(f_1_12),
    .I0(n1134_8),
    .I1(n1365_8),
    .I2(f_6_12),
    .I3(w_cpu_enable) 
);
defparam f_1_s8.INIT=16'hEF00;
  LUT4 f_0_s6 (
    .F(f_0_10),
    .I0(f_0_11),
    .I1(alu_op_r[3]),
    .I2(f_0_12),
    .I3(n1554_20) 
);
defparam f_0_s6.INIT=16'hBBF0;
  LUT4 f_4_s8 (
    .F(f_4_12),
    .I0(alu_op_r[1]),
    .I1(f_1_11),
    .I2(f_4_13),
    .I3(f_1_12) 
);
defparam f_4_s8.INIT=16'h0100;
  LUT4 n257_s3 (
    .F(n257_7),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(ir_6),
    .I3(ir_7) 
);
defparam n257_s3.INIT=16'h1000;
  LUT2 n256_s3 (
    .F(n256_7),
    .I0(ir_4[4]),
    .I1(ir_5) 
);
defparam n256_s3.INIT=4'h8;
  LUT4 n256_s4 (
    .F(n256_8),
    .I0(n257_12),
    .I1(n256_14),
    .I2(n256_10),
    .I3(n257_7) 
);
defparam n256_s4.INIT=16'hCA00;
  LUT3 n1130_s2 (
    .F(n1130_6),
    .I0(ir_5),
    .I1(n257_7),
    .I2(n257_12) 
);
defparam n1130_s2.INIT=8'h80;
  LUT3 n2717_s3 (
    .F(n2717_7),
    .I0(no_btr),
    .I1(w_m_cycle[0]),
    .I2(n340_3) 
);
defparam n2717_s3.INIT=8'h40;
  LUT3 n2717_s4 (
    .F(n2717_8),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n2717_s4.INIT=8'h80;
  LUT4 n2800_s5 (
    .F(n2800_9),
    .I0(regaddrb_2_8),
    .I1(n3430_5),
    .I2(mcycles_d_1_7),
    .I3(n162_5) 
);
defparam n2800_s5.INIT=16'h8000;
  LUT3 n2800_s6 (
    .F(n2800_10),
    .I0(inte_ff2),
    .I1(w_m_cycle[0]),
    .I2(inte_ff1_9) 
);
defparam n2800_s6.INIT=8'h40;
  LUT3 n2038_s2 (
    .F(n2038_6),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8) 
);
defparam n2038_s2.INIT=8'hB0;
  LUT4 n1410_s2 (
    .F(n1410_6),
    .I0(iset[0]),
    .I1(n1410_8),
    .I2(set_busa_to_Z_1_29),
    .I3(iset[1]) 
);
defparam n1410_s2.INIT=16'h0FBB;
  LUT4 n1410_s3 (
    .F(n1410_7),
    .I0(n1410_9),
    .I1(n1410_10),
    .I2(n1410_11),
    .I3(mcycles_d_1_7) 
);
defparam n1410_s3.INIT=16'hBBF0;
  LUT4 n1406_s2 (
    .F(n1406_6),
    .I0(n1406_7),
    .I1(n1406_8),
    .I2(n1406_9),
    .I3(iset[1]) 
);
defparam n1406_s2.INIT=16'hBBF0;
  LUT3 n1141_s2 (
    .F(n1141_6),
    .I0(n1141_7),
    .I1(n1141_8),
    .I2(iset[0]) 
);
defparam n1141_s2.INIT=8'hAC;
  LUT4 n1140_s2 (
    .F(n1140_6),
    .I0(n1140_8),
    .I1(n1140_9),
    .I2(ir_4[4]),
    .I3(n1140_10) 
);
defparam n1140_s2.INIT=16'h4F00;
  LUT4 n1140_s3 (
    .F(n1140_7),
    .I0(n1140_11),
    .I1(n1140_19),
    .I2(n1140_13),
    .I3(iset[0]) 
);
defparam n1140_s3.INIT=16'h0FEE;
  LUT4 n1139_s2 (
    .F(n1139_6),
    .I0(n1139_9),
    .I1(n1139_10),
    .I2(n1139_11),
    .I3(iset[0]) 
);
defparam n1139_s2.INIT=16'hF077;
  LUT4 n1139_s3 (
    .F(n1139_7),
    .I0(n1139_21),
    .I1(arith16_Z_5),
    .I2(n1139_19),
    .I3(n1140_9) 
);
defparam n1139_s3.INIT=16'h0D00;
  LUT3 n1138_s2 (
    .F(n1138_6),
    .I0(ir_4[4]),
    .I1(n1138_8),
    .I2(n1321_11) 
);
defparam n1138_s2.INIT=8'h40;
  LUT4 n1138_s3 (
    .F(n1138_7),
    .I0(n1138_11),
    .I1(exchangeaf_Z_9),
    .I2(n2503_13),
    .I3(n1139_11) 
);
defparam n1138_s3.INIT=16'h7707;
  LUT4 n1136_s2 (
    .F(n1136_6),
    .I0(iset[0]),
    .I1(n1136_19),
    .I2(n1136_9),
    .I3(n1136_21) 
);
defparam n1136_s2.INIT=16'h00EF;
  LUT4 n1136_s3 (
    .F(n1136_7),
    .I0(set_busa_to_Z_1_29),
    .I1(n154_13),
    .I2(set_busa_to_Z_1_12),
    .I3(n1136_17) 
);
defparam n1136_s3.INIT=16'h0100;
  LUT4 n2716_s2 (
    .F(n2716_6),
    .I0(incdecz),
    .I1(n189_11),
    .I2(incdecz_7),
    .I3(n2716_9) 
);
defparam n2716_s2.INIT=16'h7F00;
  LUT2 n2716_s3 (
    .F(n2716_7),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]) 
);
defparam n2716_s3.INIT=4'h9;
  LUT3 n2716_s4 (
    .F(n2716_8),
    .I0(pre_xy_f_m[0]),
    .I1(pre_xy_f_m[1]),
    .I2(n2717_8) 
);
defparam n2716_s4.INIT=8'h60;
  LUT3 n2715_s2 (
    .F(n2715_6),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]) 
);
defparam n2715_s2.INIT=8'h07;
  LUT4 n2715_s3 (
    .F(n2715_7),
    .I0(pre_xy_f_m[0]),
    .I1(pre_xy_f_m[1]),
    .I2(pre_xy_f_m[2]),
    .I3(n2717_8) 
);
defparam n2715_s3.INIT=16'h8700;
  LUT3 n154_s5 (
    .F(n154_8),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam n154_s5.INIT=8'h40;
  LUT4 n289_s4 (
    .F(n289_7),
    .I0(n289_13),
    .I1(set_busb_to_Z_2_38),
    .I2(ff_iorq_n_i_16),
    .I3(n289_14) 
);
defparam n289_s4.INIT=16'h0B00;
  LUT4 n289_s6 (
    .F(n289_9),
    .I0(n289_15),
    .I1(pc[15]),
    .I2(n94_3),
    .I3(n1083_12) 
);
defparam n289_s6.INIT=16'h3037;
  LUT4 n289_s7 (
    .F(n289_10),
    .I0(pc[14]),
    .I1(n289_16),
    .I2(n289_17),
    .I3(pc[15]) 
);
defparam n289_s7.INIT=16'h40BF;
  LUT4 n289_s8 (
    .F(n289_11),
    .I0(n289_6),
    .I1(n705_1),
    .I2(n290_8),
    .I3(n289_7) 
);
defparam n289_s8.INIT=16'h3F0A;
  LUT4 n289_s9 (
    .F(n289_12),
    .I0(pc[12]),
    .I1(pc[11]),
    .I2(pc[10]),
    .I3(n289_18) 
);
defparam n289_s9.INIT=16'h8000;
  LUT2 n290_s4 (
    .F(n290_7),
    .I0(pc[13]),
    .I1(n289_12) 
);
defparam n290_s4.INIT=4'h8;
  LUT2 n290_s5 (
    .F(n290_8),
    .I0(n290_20),
    .I1(n290_18) 
);
defparam n290_s5.INIT=4'h8;
  LUT4 n290_s7 (
    .F(n290_10),
    .I0(n292_7),
    .I1(n292_8),
    .I2(pc[12]),
    .I3(pc[13]) 
);
defparam n290_s7.INIT=16'h3FF5;
  LUT3 n291_s4 (
    .F(n291_7),
    .I0(n291_11),
    .I1(regbusc[13]),
    .I2(n300_8) 
);
defparam n291_s4.INIT=8'h3A;
  LUT3 n291_s5 (
    .F(n291_8),
    .I0(pc[13]),
    .I1(ff_di_reg[5]),
    .I2(n94_3) 
);
defparam n291_s5.INIT=8'h53;
  LUT2 n291_s6 (
    .F(n291_9),
    .I0(n94_3),
    .I1(n1083_11) 
);
defparam n291_s6.INIT=4'h4;
  LUT3 n291_s7 (
    .F(n291_10),
    .I0(n292_7),
    .I1(n292_8),
    .I2(pc[12]) 
);
defparam n291_s7.INIT=8'h35;
  LUT4 n292_s4 (
    .F(n292_7),
    .I0(pc[11]),
    .I1(pc[10]),
    .I2(n289_17),
    .I3(n1134_8) 
);
defparam n292_s4.INIT=16'h1000;
  LUT4 n292_s5 (
    .F(n292_8),
    .I0(n1134_8),
    .I1(pc[10]),
    .I2(n289_18),
    .I3(pc[11]) 
);
defparam n292_s5.INIT=16'h4000;
  LUT3 n292_s6 (
    .F(n292_9),
    .I0(n292_12),
    .I1(regbusc[12]),
    .I2(n300_8) 
);
defparam n292_s6.INIT=8'h3A;
  LUT3 n292_s7 (
    .F(n292_10),
    .I0(pc[12]),
    .I1(ff_di_reg[4]),
    .I2(n94_3) 
);
defparam n292_s7.INIT=8'h53;
  LUT3 n292_s8 (
    .F(n292_11),
    .I0(pc[11]),
    .I1(pc[10]),
    .I2(n289_18) 
);
defparam n292_s8.INIT=8'h80;
  LUT4 n293_s4 (
    .F(n293_7),
    .I0(n289_17),
    .I1(n289_18),
    .I2(pc[10]),
    .I3(n1134_8) 
);
defparam n293_s4.INIT=16'hF53F;
  LUT2 n293_s5 (
    .F(n293_8),
    .I0(pc[10]),
    .I1(n289_18) 
);
defparam n293_s5.INIT=4'h8;
  LUT4 n294_s5 (
    .F(n294_8),
    .I0(ff_di_reg[2]),
    .I1(n294_11),
    .I2(n1083_11),
    .I3(n294_12) 
);
defparam n294_s5.INIT=16'hC5FC;
  LUT2 n294_s6 (
    .F(n294_9),
    .I0(pc[10]),
    .I1(n289_18) 
);
defparam n294_s6.INIT=4'h9;
  LUT4 n294_s7 (
    .F(n294_10),
    .I0(btr_r),
    .I1(n294_13),
    .I2(pc[10]),
    .I3(n1134_8) 
);
defparam n294_s7.INIT=16'hD73C;
  LUT4 n295_s4 (
    .F(n295_7),
    .I0(ff_di_reg[1]),
    .I1(n295_10),
    .I2(n1083_11),
    .I3(n295_11) 
);
defparam n295_s4.INIT=16'hC5FC;
  LUT4 n295_s5 (
    .F(n295_8),
    .I0(pc[8]),
    .I1(pc[7]),
    .I2(n295_12),
    .I3(pc[9]) 
);
defparam n295_s5.INIT=16'h807F;
  LUT3 n295_s6 (
    .F(n295_9),
    .I0(pc[9]),
    .I1(n295_13),
    .I2(n290_24) 
);
defparam n295_s6.INIT=8'h90;
  LUT3 n296_s4 (
    .F(n296_7),
    .I0(n94_3),
    .I1(n296_10),
    .I2(n289_7) 
);
defparam n296_s4.INIT=8'h10;
  LUT4 n296_s5 (
    .F(n296_8),
    .I0(n94_3),
    .I1(n296_12),
    .I2(n289_7),
    .I3(pc[8]) 
);
defparam n296_s5.INIT=16'h5CF3;
  LUT4 n296_s6 (
    .F(n296_9),
    .I0(pc[7]),
    .I1(pc[6]),
    .I2(pc[5]),
    .I3(n296_13) 
);
defparam n296_s6.INIT=16'h0100;
  LUT4 n296_s7 (
    .F(n296_10),
    .I0(n1090_12),
    .I1(n296_14),
    .I2(n296_15),
    .I3(n296_16) 
);
defparam n296_s7.INIT=16'h008F;
  LUT4 n296_s8 (
    .F(n296_11),
    .I0(n1134_8),
    .I1(pc[7]),
    .I2(n295_12),
    .I3(pc[8]) 
);
defparam n296_s8.INIT=16'h40BF;
  LUT4 n297_s4 (
    .F(n297_7),
    .I0(regbusc[7]),
    .I1(n297_10),
    .I2(n300_8),
    .I3(n94_3) 
);
defparam n297_s4.INIT=16'h335C;
  LUT2 n297_s5 (
    .F(n297_8),
    .I0(pc[7]),
    .I1(n295_12) 
);
defparam n297_s5.INIT=4'h6;
  LUT3 n297_s6 (
    .F(n297_9),
    .I0(pc[7]),
    .I1(n297_11),
    .I2(n290_24) 
);
defparam n297_s6.INIT=8'h60;
  LUT4 n298_s4 (
    .F(n298_7),
    .I0(n298_11),
    .I1(n298_12),
    .I2(regbusc[6]),
    .I3(n300_8) 
);
defparam n298_s4.INIT=16'hF0EE;
  LUT4 n298_s5 (
    .F(n298_8),
    .I0(n298_13),
    .I1(n298_14),
    .I2(n1134_8),
    .I3(pc[6]) 
);
defparam n298_s5.INIT=16'hA35C;
  LUT4 n298_s6 (
    .F(n298_9),
    .I0(n94_3),
    .I1(n298_14),
    .I2(pc[6]),
    .I3(n289_7) 
);
defparam n298_s6.INIT=16'hA0FC;
  LUT4 n298_s7 (
    .F(n298_10),
    .I0(n94_3),
    .I1(n298_7),
    .I2(n295_12),
    .I3(n289_7) 
);
defparam n298_s7.INIT=16'hBB0F;
  LUT4 n299_s3 (
    .F(n299_6),
    .I0(regbusc[5]),
    .I1(n299_9),
    .I2(n300_8),
    .I3(n94_3) 
);
defparam n299_s3.INIT=16'h33AC;
  LUT4 n299_s4 (
    .F(n299_7),
    .I0(pc[4]),
    .I1(n299_10),
    .I2(n296_13),
    .I3(n1134_8) 
);
defparam n299_s4.INIT=16'h0F77;
  LUT2 n299_s5 (
    .F(n299_8),
    .I0(pc[4]),
    .I1(n299_10) 
);
defparam n299_s5.INIT=4'h8;
  LUT4 n300_s4 (
    .F(n300_7),
    .I0(tmpaddr[4]),
    .I1(pc[4]),
    .I2(n94_3),
    .I3(n1092_5) 
);
defparam n300_s4.INIT=16'hCCCA;
  LUT3 n300_s5 (
    .F(n300_8),
    .I0(n3366_5),
    .I1(n257_7),
    .I2(regaddrb_2_6) 
);
defparam n300_s5.INIT=8'h80;
  LUT2 n300_s6 (
    .F(n300_9),
    .I0(n301_17),
    .I1(n300_11) 
);
defparam n300_s6.INIT=4'h8;
  LUT4 n300_s7 (
    .F(n300_10),
    .I0(n1134_8),
    .I1(n289_7),
    .I2(pc[4]),
    .I3(n299_10) 
);
defparam n300_s7.INIT=16'h7007;
  LUT3 n301_s5 (
    .F(n301_8),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[0]) 
);
defparam n301_s5.INIT=8'h80;
  LUT4 n301_s6 (
    .F(n301_9),
    .I0(n301_11),
    .I1(pc[3]),
    .I2(n94_3),
    .I3(n289_7) 
);
defparam n301_s6.INIT=16'hC5CC;
  LUT3 n301_s7 (
    .F(n301_10),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[3]) 
);
defparam n301_s7.INIT=8'h1E;
  LUT3 n301_s8 (
    .F(n301_11),
    .I0(regbusc[3]),
    .I1(n301_13),
    .I2(n300_8) 
);
defparam n301_s8.INIT=8'h53;
  LUT4 n302_s4 (
    .F(n302_7),
    .I0(n302_8),
    .I1(n302_9),
    .I2(n290_8),
    .I3(n289_7) 
);
defparam n302_s4.INIT=16'hC5CC;
  LUT4 n302_s5 (
    .F(n302_8),
    .I0(n302_10),
    .I1(n302_11),
    .I2(regbusc[2]),
    .I3(n302_15) 
);
defparam n302_s5.INIT=16'hF0EE;
  LUT2 n303_s4 (
    .F(n303_7),
    .I0(pc[1]),
    .I1(pc[0]) 
);
defparam n303_s4.INIT=4'h9;
  LUT4 n303_s5 (
    .F(n303_8),
    .I0(regbusc[1]),
    .I1(n303_9),
    .I2(n300_8),
    .I3(n94_3) 
);
defparam n303_s5.INIT=16'hCC53;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(n354_10),
    .I2(n2717_8),
    .I3(n354_11) 
);
defparam n354_s3.INIT=16'hC8FC;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(regaddrb_2_8),
    .I1(exchangeaf_Z_3),
    .I2(n2662_9),
    .I3(n222_4) 
);
defparam n354_s4.INIT=16'hF800;
  LUT3 n1083_s5 (
    .F(n1083_8),
    .I0(n1083_13),
    .I1(pc[15]),
    .I2(n2038_6) 
);
defparam n1083_s5.INIT=8'hA3;
  LUT3 n1083_s6 (
    .F(n1083_9),
    .I0(regbusc[15]),
    .I1(n420_14),
    .I2(set_addr_to_Z[1]) 
);
defparam n1083_s6.INIT=8'h35;
  LUT4 n1083_s7 (
    .F(n1083_10),
    .I0(sp[15]),
    .I1(acc[7]),
    .I2(n354_6),
    .I3(n2038_6) 
);
defparam n1083_s7.INIT=16'h0305;
  LUT4 n1083_s8 (
    .F(n1083_11),
    .I0(n1083_14),
    .I1(n290_20),
    .I2(n1083_15),
    .I3(n1083_16) 
);
defparam n1083_s8.INIT=16'h0007;
  LUT4 n1083_s9 (
    .F(n1083_12),
    .I0(n1083_28),
    .I1(n1083_18),
    .I2(ff_di_reg[7]),
    .I3(n1083_11) 
);
defparam n1083_s9.INIT=16'hEEF0;
  LUT3 n1084_s5 (
    .F(n1084_8),
    .I0(pc[14]),
    .I1(n1084_12),
    .I2(n2038_6) 
);
defparam n1084_s5.INIT=8'hC5;
  LUT3 n1084_s6 (
    .F(n1084_9),
    .I0(sp[14]),
    .I1(acc[6]),
    .I2(n2038_6) 
);
defparam n1084_s6.INIT=8'h35;
  LUT4 n1084_s7 (
    .F(n1084_10),
    .I0(n421_14),
    .I1(regbusc[14]),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1084_s7.INIT=16'hAFC0;
  LUT3 n1084_s8 (
    .F(n1084_11),
    .I0(n1084_13),
    .I1(regbusc[14]),
    .I2(n300_8) 
);
defparam n1084_s8.INIT=8'h3A;
  LUT3 n1085_s5 (
    .F(n1085_8),
    .I0(n1085_13),
    .I1(pc[13]),
    .I2(n2038_6) 
);
defparam n1085_s5.INIT=8'hA3;
  LUT3 n1085_s6 (
    .F(n1085_9),
    .I0(sp[13]),
    .I1(acc[5]),
    .I2(n2038_6) 
);
defparam n1085_s6.INIT=8'h35;
  LUT4 n1085_s7 (
    .F(n1085_10),
    .I0(n422_14),
    .I1(regbusc[13]),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1085_s7.INIT=16'h5F30;
  LUT4 n1085_s8 (
    .F(n1085_11),
    .I0(mcycles_d_2_20),
    .I1(n1085_21),
    .I2(n1085_15),
    .I3(n1085_16) 
);
defparam n1085_s8.INIT=16'h001F;
  LUT4 n1086_s5 (
    .F(n1086_8),
    .I0(sp[12]),
    .I1(acc[4]),
    .I2(n354_6),
    .I3(n2038_6) 
);
defparam n1086_s5.INIT=16'h0305;
  LUT4 n1086_s6 (
    .F(n1086_9),
    .I0(n423_14),
    .I1(regbusc[12]),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1086_s6.INIT=16'h5F30;
  LUT4 n1086_s7 (
    .F(n1086_10),
    .I0(n1086_11),
    .I1(n1086_12),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1086_s7.INIT=16'h0E00;
  LUT3 n1087_s4 (
    .F(n1087_7),
    .I0(sp[11]),
    .I1(acc[3]),
    .I2(n2038_6) 
);
defparam n1087_s4.INIT=8'h35;
  LUT3 n1087_s5 (
    .F(n1087_8),
    .I0(n1087_11),
    .I1(pc[11]),
    .I2(n2038_6) 
);
defparam n1087_s5.INIT=8'hA3;
  LUT4 n1087_s6 (
    .F(n1087_9),
    .I0(regbusc[11]),
    .I1(n424_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1087_s6.INIT=16'h305F;
  LUT3 n1087_s7 (
    .F(n1087_10),
    .I0(n1087_12),
    .I1(regbusc[11]),
    .I2(n300_8) 
);
defparam n1087_s7.INIT=8'h3A;
  LUT4 n1088_s5 (
    .F(n1088_8),
    .I0(n1088_12),
    .I1(n1088_13),
    .I2(n425_14),
    .I3(n354_6) 
);
defparam n1088_s5.INIT=16'hF0EE;
  LUT4 n1088_s6 (
    .F(n1088_9),
    .I0(regbusc[10]),
    .I1(n1088_14),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1088_s6.INIT=16'h0503;
  LUT2 n1088_s7 (
    .F(n1088_10),
    .I0(i[2]),
    .I1(n1088_18) 
);
defparam n1088_s7.INIT=4'h8;
  LUT4 n1088_s8 (
    .F(n1088_11),
    .I0(n1085_21),
    .I1(mcycles_d_2_20),
    .I2(n1085_15),
    .I3(tmpaddr_15_9) 
);
defparam n1088_s8.INIT=16'h001F;
  LUT4 n1089_s5 (
    .F(n1089_8),
    .I0(n1089_11),
    .I1(n1089_12),
    .I2(n1089_13),
    .I3(set_addr_to_Z[1]) 
);
defparam n1089_s5.INIT=16'hEEF0;
  LUT3 n1089_s6 (
    .F(n1089_9),
    .I0(n426_14),
    .I1(regbusc[9]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1089_s6.INIT=8'hAC;
  LUT2 n1089_s7 (
    .F(n1089_10),
    .I0(i[1]),
    .I1(n1088_18) 
);
defparam n1089_s7.INIT=4'h8;
  LUT4 n1090_s6 (
    .F(n1090_9),
    .I0(pc[8]),
    .I1(sp[8]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1090_s6.INIT=16'hFA0C;
  LUT4 n1090_s7 (
    .F(n1090_10),
    .I0(n1090_13),
    .I1(n2038_6),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1090_s7.INIT=16'h007F;
  LUT4 n1090_s8 (
    .F(n1090_11),
    .I0(n427_14),
    .I1(regbusc[8]),
    .I2(set_addr_to_Z[1]),
    .I3(n1085_11) 
);
defparam n1090_s8.INIT=16'hAC00;
  LUT4 n1090_s9 (
    .F(n1090_12),
    .I0(i[0]),
    .I1(n1088_18),
    .I2(tmpaddr[8]),
    .I3(n1088_11) 
);
defparam n1090_s9.INIT=16'h770F;
  LUT4 n1091_s4 (
    .F(n1091_7),
    .I0(n1091_11),
    .I1(n354_6),
    .I2(n1091_12),
    .I3(set_addr_to_Z[1]) 
);
defparam n1091_s4.INIT=16'h0100;
  LUT4 n1091_s5 (
    .F(n1091_8),
    .I0(n428_14),
    .I1(regbusc[7]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1091_s5.INIT=16'h5300;
  LUT4 n1091_s6 (
    .F(n1091_9),
    .I0(n354_6),
    .I1(set_addr_to_Z[1]),
    .I2(n1091_13),
    .I3(n1092_5) 
);
defparam n1091_s6.INIT=16'hEF00;
  LUT4 n1092_s5 (
    .F(n1092_8),
    .I0(pc[6]),
    .I1(tmpaddr[6]),
    .I2(n1092_11),
    .I3(n2038_6) 
);
defparam n1092_s5.INIT=16'hC355;
  LUT3 n1092_s6 (
    .F(n1092_9),
    .I0(sp[6]),
    .I1(ff_di_reg[6]),
    .I2(n2038_6) 
);
defparam n1092_s6.INIT=8'h35;
  LUT4 n1092_s7 (
    .F(n1092_10),
    .I0(regbusc[6]),
    .I1(n429_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1092_s7.INIT=16'h305F;
  LUT4 n1093_s4 (
    .F(n1093_7),
    .I0(n430_14),
    .I1(regbusc[5]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1093_s4.INIT=16'hAC00;
  LUT4 n1093_s5 (
    .F(n1093_8),
    .I0(n1093_10),
    .I1(n1093_11),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1093_s5.INIT=16'h000E;
  LUT4 n1093_s6 (
    .F(n1093_9),
    .I0(n1093_12),
    .I1(n1093_13),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1093_s6.INIT=16'h0E00;
  LUT4 n1094_s4 (
    .F(n1094_7),
    .I0(pc[4]),
    .I1(tmpaddr[4]),
    .I2(n1094_10),
    .I3(n2038_6) 
);
defparam n1094_s4.INIT=16'hC355;
  LUT3 n1094_s5 (
    .F(n1094_8),
    .I0(sp[4]),
    .I1(ff_di_reg[4]),
    .I2(n2038_6) 
);
defparam n1094_s5.INIT=8'h35;
  LUT4 n1094_s6 (
    .F(n1094_9),
    .I0(regbusc[4]),
    .I1(n431_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1094_s6.INIT=16'h305F;
  LUT3 n1095_s4 (
    .F(n1095_7),
    .I0(sp[3]),
    .I1(ff_di_reg[3]),
    .I2(n2038_6) 
);
defparam n1095_s4.INIT=8'h35;
  LUT4 n1095_s5 (
    .F(n1095_8),
    .I0(pc[3]),
    .I1(n1095_10),
    .I2(tmpaddr[3]),
    .I3(n2038_6) 
);
defparam n1095_s5.INIT=16'hC355;
  LUT4 n1095_s6 (
    .F(n1095_9),
    .I0(regbusc[3]),
    .I1(n432_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1095_s6.INIT=16'h305F;
  LUT4 n1096_s4 (
    .F(n1096_7),
    .I0(n433_14),
    .I1(regbusc[2]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1096_s4.INIT=16'hAC00;
  LUT4 n1096_s5 (
    .F(n1096_8),
    .I0(n1096_10),
    .I1(n1096_11),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1096_s5.INIT=16'h000E;
  LUT4 n1096_s6 (
    .F(n1096_9),
    .I0(n1096_12),
    .I1(n1096_13),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1096_s6.INIT=16'h0E00;
  LUT4 n1097_s4 (
    .F(n1097_7),
    .I0(pc[1]),
    .I1(n1097_14),
    .I2(tmpaddr[1]),
    .I3(n2038_6) 
);
defparam n1097_s4.INIT=16'hC355;
  LUT3 n1097_s5 (
    .F(n1097_8),
    .I0(sp[1]),
    .I1(ff_di_reg[1]),
    .I2(n2038_6) 
);
defparam n1097_s5.INIT=8'h35;
  LUT4 n1097_s6 (
    .F(n1097_9),
    .I0(regbusc[1]),
    .I1(n434_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1097_s6.INIT=16'h305F;
  LUT3 n1098_s4 (
    .F(n1098_7),
    .I0(sp[0]),
    .I1(ff_di_reg[0]),
    .I2(n2038_6) 
);
defparam n1098_s4.INIT=8'h35;
  LUT4 n1098_s5 (
    .F(n1098_8),
    .I0(pc[0]),
    .I1(tmpaddr[0]),
    .I2(n1098_11),
    .I3(n2038_6) 
);
defparam n1098_s5.INIT=16'hC355;
  LUT4 n1098_s6 (
    .F(n1098_9),
    .I0(regbusc[0]),
    .I1(n435_14),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1098_s6.INIT=16'h305F;
  LUT4 n1121_s7 (
    .F(n1121_10),
    .I0(regbusc[0]),
    .I1(n1121_12),
    .I2(n300_8),
    .I3(n94_3) 
);
defparam n1121_s7.INIT=16'h335C;
  LUT2 n1121_s8 (
    .F(n1121_11),
    .I0(n289_7),
    .I1(pc[0]) 
);
defparam n1121_s8.INIT=4'h4;
  LUT3 n1122_s3 (
    .F(n1122_6),
    .I0(istatus[0]),
    .I1(intcycle),
    .I2(istatus[1]) 
);
defparam n1122_s3.INIT=8'h40;
  LUT4 n1297_s6 (
    .F(n1297_9),
    .I0(n1297_11),
    .I1(w_m_cycle[1]),
    .I2(n1297_12),
    .I3(mcycles_d_1_7) 
);
defparam n1297_s6.INIT=16'h0700;
  LUT4 n1297_s7 (
    .F(n1297_10),
    .I0(set_addr_to_Z_1_42),
    .I1(mcycles_d_0_21),
    .I2(iset[1]),
    .I3(n189_11) 
);
defparam n1297_s7.INIT=16'hE000;
  LUT4 n1289_s5 (
    .F(n1289_8),
    .I0(iset[0]),
    .I1(n1289_9),
    .I2(mcycles_d_0_21),
    .I3(iset[1]) 
);
defparam n1289_s5.INIT=16'h0FEE;
  LUT3 n1365_s6 (
    .F(n1365_9),
    .I0(f_7_8),
    .I1(n1365_15),
    .I2(n1365_11) 
);
defparam n1365_s6.INIT=8'h07;
  LUT4 n1365_s7 (
    .F(n1365_10),
    .I0(ff_di_reg[7]),
    .I1(ff_di_reg[6]),
    .I2(ff_di_reg[3]),
    .I3(n1365_16) 
);
defparam n1365_s7.INIT=16'h0100;
  LUT4 n1365_s8 (
    .F(n1365_11),
    .I0(n1365_17),
    .I1(n1321_10),
    .I2(n189_11),
    .I3(exchangeaf_Z_4) 
);
defparam n1365_s8.INIT=16'h8000;
  LUT4 n1365_s9 (
    .F(n1365_12),
    .I0(n3430_5),
    .I1(n2503_12),
    .I2(mcycles_d_1_7),
    .I3(n1321_10) 
);
defparam n1365_s9.INIT=16'h1000;
  LUT3 n1365_s10 (
    .F(n1365_13),
    .I0(ff_di_reg[6]),
    .I1(n1524_9),
    .I2(save_alu_r) 
);
defparam n1365_s10.INIT=8'h35;
  LUT4 n1365_s11 (
    .F(n1365_14),
    .I0(read_to_reg_r[2]),
    .I1(read_to_reg_r[0]),
    .I2(read_to_reg_r[3]),
    .I3(read_to_reg_r[4]) 
);
defparam n1365_s11.INIT=16'h4000;
  LUT4 n1515_s6 (
    .F(n1515_9),
    .I0(alu_op_r[2]),
    .I1(n1515_16),
    .I2(n1515_17),
    .I3(alu_op_r[3]) 
);
defparam n1515_s6.INIT=16'h0700;
  LUT2 n1515_s7 (
    .F(n1515_10),
    .I0(n1515_31),
    .I1(save_alu_r) 
);
defparam n1515_s7.INIT=4'h4;
  LUT3 n1515_s8 (
    .F(n1515_11),
    .I0(save_alu_r),
    .I1(ff_di_reg[7]),
    .I2(n1365_12) 
);
defparam n1515_s8.INIT=8'h0E;
  LUT2 n1515_s9 (
    .F(n1515_12),
    .I0(busb[7]),
    .I1(n1365_12) 
);
defparam n1515_s9.INIT=4'h8;
  LUT3 n1515_s10 (
    .F(n1515_13),
    .I0(ap[7]),
    .I1(acc[7]),
    .I2(exchangeaf_Z) 
);
defparam n1515_s10.INIT=8'h5C;
  LUT3 n1515_s11 (
    .F(n1515_14),
    .I0(r[7]),
    .I1(i[7]),
    .I2(special_ld_Z[0]) 
);
defparam n1515_s11.INIT=8'h53;
  LUT4 n1515_s12 (
    .F(n1515_15),
    .I0(read_to_reg_r[3]),
    .I1(read_to_reg_r[2]),
    .I2(read_to_reg_r[1]),
    .I3(read_to_reg_r[4]) 
);
defparam n1515_s12.INIT=16'h4000;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(ff_di_reg[5]),
    .I1(n1525_6),
    .I2(save_alu_r) 
);
defparam n1517_s4.INIT=8'hCA;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_di_reg[4]),
    .I1(n1526_6),
    .I2(save_alu_r) 
);
defparam n1518_s4.INIT=8'hC5;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(n1519_8),
    .I1(n1519_9),
    .I2(ff_di_reg[3]),
    .I3(save_alu_r) 
);
defparam n1519_s4.INIT=16'hBBF0;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_di_reg[2]),
    .I1(n1528_6),
    .I2(save_alu_r) 
);
defparam n1520_s4.INIT=8'hC5;
  LUT4 n1521_s4 (
    .F(n1521_7),
    .I0(ff_di_reg[1]),
    .I1(n1549_10),
    .I2(n1365_12),
    .I3(save_alu_r) 
);
defparam n1521_s4.INIT=16'h0305;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_di_reg[0]),
    .I1(n1530_6),
    .I2(save_alu_r) 
);
defparam n1522_s4.INIT=8'hCA;
  LUT4 n1531_s6 (
    .F(n1531_9),
    .I0(ir_2),
    .I1(ir_0),
    .I2(n1531_13),
    .I3(n2687_11) 
);
defparam n1531_s6.INIT=16'h4000;
  LUT3 n1539_s6 (
    .F(n1539_9),
    .I0(read_to_reg_r[2]),
    .I1(read_to_reg_r[3]),
    .I2(read_to_reg_r[4]) 
);
defparam n1539_s6.INIT=8'h40;
  LUT2 n1547_s5 (
    .F(n1547_8),
    .I0(n1515_9),
    .I1(n1515_31) 
);
defparam n1547_s5.INIT=4'h1;
  LUT3 n1547_s6 (
    .F(n1547_9),
    .I0(n1515_14),
    .I1(fp[7]),
    .I2(n1321_7) 
);
defparam n1547_s6.INIT=8'hA3;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(n1549_11),
    .I1(n1549_12),
    .I2(f_7_8) 
);
defparam n1549_s6.INIT=8'hA3;
  LUT4 n1549_s7 (
    .F(n1549_10),
    .I0(n1549_25),
    .I1(n1549_14),
    .I2(n1549_15),
    .I3(n1549_16) 
);
defparam n1549_s7.INIT=16'h54FE;
  LUT4 n1550_s9 (
    .F(n1550_12),
    .I0(n1550_14),
    .I1(n1553_13),
    .I2(fp[4]),
    .I3(exchangeaf_Z) 
);
defparam n1550_s9.INIT=16'hF0BB;
  LUT4 n1550_s10 (
    .F(n1550_13),
    .I0(n1550_15),
    .I1(n1550_22),
    .I2(n1550_17),
    .I3(n1550_18) 
);
defparam n1550_s10.INIT=16'h0D00;
  LUT4 n1551_s6 (
    .F(n1551_9),
    .I0(fp[3]),
    .I1(acc[3]),
    .I2(n1553_13),
    .I3(exchangeaf_Z) 
);
defparam n1551_s6.INIT=16'hAAC3;
  LUT4 n1551_s7 (
    .F(n1551_10),
    .I0(n1551_11),
    .I1(n1527_6),
    .I2(f_5_10),
    .I3(n1551_12) 
);
defparam n1551_s7.INIT=16'h3533;
  LUT3 n1552_s8 (
    .F(n1552_11),
    .I0(n1515_9),
    .I1(n2064_8),
    .I2(n2064_9) 
);
defparam n1552_s8.INIT=8'h40;
  LUT4 n1552_s9 (
    .F(n1552_12),
    .I0(f_7_8),
    .I1(n1552_16),
    .I2(n1365_11),
    .I3(n1552_17) 
);
defparam n1552_s9.INIT=16'h000E;
  LUT3 n1552_s10 (
    .F(n1552_13),
    .I0(n1365_11),
    .I1(n1552_17),
    .I2(n1552_18) 
);
defparam n1552_s10.INIT=8'h10;
  LUT4 n1552_s11 (
    .F(n1552_14),
    .I0(n1552_19),
    .I1(n1530_6),
    .I2(n1527_6),
    .I3(n1528_6) 
);
defparam n1552_s11.INIT=16'h9669;
  LUT4 n1552_s12 (
    .F(n1552_15),
    .I0(n1365_11),
    .I1(ff_di_reg[7]),
    .I2(n1552_20),
    .I3(f_2_11) 
);
defparam n1552_s12.INIT=16'h007D;
  LUT4 n1553_s8 (
    .F(n1553_11),
    .I0(alu_op_r[3]),
    .I1(f_1_13),
    .I2(f_7_8),
    .I3(alu_op_r[1]) 
);
defparam n1553_s8.INIT=16'h0100;
  LUT4 n1554_s6 (
    .F(n1554_9),
    .I0(n1554_13),
    .I1(n1554_14),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1554_s6.INIT=16'h5C00;
  LUT4 n1554_s7 (
    .F(n1554_10),
    .I0(alu_op_r[3]),
    .I1(n1554_15),
    .I2(alu_op_r[1]),
    .I3(n1554_16) 
);
defparam n1554_s7.INIT=16'h1001;
  LUT3 n1554_s8 (
    .F(n1554_11),
    .I0(n1550_14),
    .I1(fp[0]),
    .I2(exchangeaf_Z) 
);
defparam n1554_s8.INIT=8'hC5;
  LUT3 n1523_s5 (
    .F(n1523_8),
    .I0(n1365_12),
    .I1(busb[7]),
    .I2(n1524_8) 
);
defparam n1523_s5.INIT=8'h70;
  LUT3 n1523_s6 (
    .F(n1523_9),
    .I0(busa[3]),
    .I1(n1523_11),
    .I2(n1523_12) 
);
defparam n1523_s6.INIT=8'h5C;
  LUT4 n1523_s7 (
    .F(n1523_10),
    .I0(w_t_state[1]),
    .I1(w_t_state[2]),
    .I2(auto_wait_t1),
    .I3(w_t_state[0]) 
);
defparam n1523_s7.INIT=16'h0100;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1524_s4.INIT=16'h4000;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(read_to_reg_r[0]),
    .I1(n2503_15),
    .I2(n1515_15) 
);
defparam n1524_s5.INIT=8'h10;
  LUT4 n1524_s6 (
    .F(n1524_9),
    .I0(f_0_11),
    .I1(n1524_11),
    .I2(n1524_12),
    .I3(n1524_13) 
);
defparam n1524_s6.INIT=16'h2F00;
  LUT3 n1524_s7 (
    .F(n1524_10),
    .I0(busa[2]),
    .I1(n1524_14),
    .I2(n1523_12) 
);
defparam n1524_s7.INIT=8'h5C;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_8),
    .I1(n1525_9),
    .I2(n1550_15),
    .I3(n1525_10) 
);
defparam n1525_s3.INIT=16'hEF00;
  LUT3 n1525_s4 (
    .F(n1525_7),
    .I0(busa[1]),
    .I1(n1525_11),
    .I2(n1523_12) 
);
defparam n1525_s4.INIT=8'h5C;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_8),
    .I1(n1526_9),
    .I2(alu_op_r[3]),
    .I3(n1526_10) 
);
defparam n1526_s3.INIT=16'hC0AF;
  LUT3 n1526_s4 (
    .F(n1526_7),
    .I0(busa[0]),
    .I1(n1526_11),
    .I2(n1523_12) 
);
defparam n1526_s4.INIT=8'h53;
  LUT2 n1527_s3 (
    .F(n1527_6),
    .I0(n1519_8),
    .I1(n1519_9) 
);
defparam n1527_s3.INIT=4'h4;
  LUT3 n1527_s4 (
    .F(n1527_7),
    .I0(busb[7]),
    .I1(n1527_8),
    .I2(n1523_12) 
);
defparam n1527_s4.INIT=8'h53;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(n1528_19),
    .I1(n1528_9),
    .I2(n1528_10),
    .I3(n1528_11) 
);
defparam n1528_s3.INIT=16'h0007;
  LUT3 n1528_s4 (
    .F(n1528_7),
    .I0(busb[6]),
    .I1(n1528_12),
    .I2(n1523_12) 
);
defparam n1528_s4.INIT=8'h53;
  LUT3 n1529_s3 (
    .F(n1529_6),
    .I0(busb[5]),
    .I1(n1529_7),
    .I2(n1523_12) 
);
defparam n1529_s3.INIT=8'h53;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_8),
    .I1(n1530_9),
    .I2(alu_op_r[3]),
    .I3(n1530_10) 
);
defparam n1530_s3.INIT=16'h00EF;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(busb[4]),
    .I1(n1530_11),
    .I2(n1523_12) 
);
defparam n1530_s4.INIT=8'h53;
  LUT3 n3366_s2 (
    .F(n3366_5),
    .I0(ir_1),
    .I1(ir_2),
    .I2(ir_0) 
);
defparam n3366_s2.INIT=8'h10;
  LUT2 n2033_s2 (
    .F(n2033_5),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2033_s2.INIT=4'h4;
  LUT4 n2064_s5 (
    .F(n2064_8),
    .I0(n1530_6),
    .I1(n2064_16),
    .I2(n1527_6),
    .I3(n1528_6) 
);
defparam n2064_s5.INIT=16'h4000;
  LUT3 n2064_s6 (
    .F(n2064_9),
    .I0(n1524_9),
    .I1(n1525_6),
    .I2(n1526_6) 
);
defparam n2064_s6.INIT=8'h10;
  LUT4 n2064_s7 (
    .F(n2064_10),
    .I0(id16[8]),
    .I1(id16[9]),
    .I2(id16[10]),
    .I3(id16[11]) 
);
defparam n2064_s7.INIT=16'h0001;
  LUT4 n2064_s8 (
    .F(n2064_11),
    .I0(id16[0]),
    .I1(id16[1]),
    .I2(id16[2]),
    .I3(id16[3]) 
);
defparam n2064_s8.INIT=16'h0001;
  LUT4 n2064_s9 (
    .F(n2064_12),
    .I0(id16[12]),
    .I1(id16[13]),
    .I2(id16[14]),
    .I3(id16[15]) 
);
defparam n2064_s9.INIT=16'h0001;
  LUT4 n2064_s10 (
    .F(n2064_13),
    .I0(id16[4]),
    .I1(id16[5]),
    .I2(id16[6]),
    .I3(id16[7]) 
);
defparam n2064_s10.INIT=16'h0001;
  LUT4 n2064_s11 (
    .F(n2064_14),
    .I0(n2064_17),
    .I1(n2064_18),
    .I2(mcycles_d_1_7),
    .I3(n2064_19) 
);
defparam n2064_s11.INIT=16'h008F;
  LUT4 n2064_s12 (
    .F(n2064_15),
    .I0(n2064_20),
    .I1(n2064_18),
    .I2(mcycles_d_1_7),
    .I3(n2064_21) 
);
defparam n2064_s12.INIT=16'h008F;
  LUT4 regaddra_1_s3 (
    .F(regaddra_1_6),
    .I0(regaddra_1_10),
    .I1(regaddra_1_11),
    .I2(ir_5),
    .I3(regaddra_1_22) 
);
defparam regaddra_1_s3.INIT=16'hF0EE;
  LUT4 regaddra_1_s4 (
    .F(regaddra_1_7),
    .I0(regaddra_1_13),
    .I1(set_addr_to_Z_1_40),
    .I2(\incdec_16_Z[3]_2_6 ),
    .I3(regaddra_1_14) 
);
defparam regaddra_1_s4.INIT=16'h0001;
  LUT4 regaddra_1_s5 (
    .F(regaddra_1_8),
    .I0(regaddra_1_15),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(iset[1]) 
);
defparam regaddra_1_s5.INIT=16'h1000;
  LUT3 regaddra_1_s6 (
    .F(regaddra_1_9),
    .I0(mcycles_d_0_7),
    .I1(n257_7),
    .I2(regaddra_1_16) 
);
defparam regaddra_1_s6.INIT=8'h80;
  LUT3 regaddrb_2_s3 (
    .F(regaddrb_2_6),
    .I0(ir_4[4]),
    .I1(ir_3),
    .I2(ir_5) 
);
defparam regaddrb_2_s3.INIT=8'h40;
  LUT4 regdih_7_s4 (
    .F(regdih_7_7),
    .I0(mcycles_d_0_7),
    .I1(n162_5),
    .I2(n257_7),
    .I3(regaddrb_2_6) 
);
defparam regdih_7_s4.INIT=16'h8000;
  LUT2 regdih_7_s5 (
    .F(regdih_7_8),
    .I0(n301_17),
    .I1(regaddra_2_13) 
);
defparam regdih_7_s5.INIT=4'h1;
  LUT3 regdih_6_s3 (
    .F(regdih_6_6),
    .I0(regbusa_r[14]),
    .I1(regbusb[14]),
    .I2(regaddra_1_9) 
);
defparam regdih_6_s3.INIT=8'h53;
  LUT4 regdih_5_s2 (
    .F(regdih_5_5),
    .I0(regbusa_r[13]),
    .I1(regdih_2_8),
    .I2(regbusb[13]),
    .I3(regaddrb_2_4) 
);
defparam regdih_5_s2.INIT=16'h0777;
  LUT4 regdih_1_s3 (
    .F(regdih_1_6),
    .I0(n1365_12),
    .I1(busb[1]),
    .I2(regdih_7_7),
    .I3(regaddra_1_9) 
);
defparam regdih_1_s3.INIT=16'h000D;
  LUT3 n2503_s5 (
    .F(n2503_8),
    .I0(acc[7]),
    .I1(ff_di_reg[7]),
    .I2(n1410_7) 
);
defparam n2503_s5.INIT=8'h53;
  LUT3 n2503_s6 (
    .F(n2503_9),
    .I0(regbusa[7]),
    .I1(regbusa[15]),
    .I2(n1410_7) 
);
defparam n2503_s6.INIT=8'h53;
  LUT2 n2503_s7 (
    .F(n2503_10),
    .I0(set_busa_to_Z[1]),
    .I1(set_busa_to_Z[2]) 
);
defparam n2503_s7.INIT=4'h8;
  LUT3 n2503_s8 (
    .F(n2503_11),
    .I0(set_busa_to_Z_1_29),
    .I1(iset[1]),
    .I2(n1407_11) 
);
defparam n2503_s8.INIT=8'h07;
  LUT3 n2503_s9 (
    .F(n2503_12),
    .I0(ir_0),
    .I1(ir_1),
    .I2(ir_2) 
);
defparam n2503_s9.INIT=8'h40;
  LUT2 n2503_s10 (
    .F(n2503_13),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam n2503_s10.INIT=4'h4;
  LUT3 n2504_s3 (
    .F(n2504_6),
    .I0(acc[6]),
    .I1(ff_di_reg[6]),
    .I2(n1410_7) 
);
defparam n2504_s3.INIT=8'h53;
  LUT3 n2504_s4 (
    .F(n2504_7),
    .I0(regbusa[6]),
    .I1(regbusa[14]),
    .I2(n1410_7) 
);
defparam n2504_s4.INIT=8'h53;
  LUT3 n2505_s3 (
    .F(n2505_6),
    .I0(acc[5]),
    .I1(ff_di_reg[5]),
    .I2(n1410_7) 
);
defparam n2505_s3.INIT=8'h53;
  LUT3 n2505_s4 (
    .F(n2505_7),
    .I0(regbusa[5]),
    .I1(regbusa[13]),
    .I2(n1410_7) 
);
defparam n2505_s4.INIT=8'h53;
  LUT3 n2506_s3 (
    .F(n2506_6),
    .I0(acc[4]),
    .I1(ff_di_reg[4]),
    .I2(n1410_7) 
);
defparam n2506_s3.INIT=8'h53;
  LUT3 n2506_s4 (
    .F(n2506_7),
    .I0(regbusa[4]),
    .I1(regbusa[12]),
    .I2(n1410_7) 
);
defparam n2506_s4.INIT=8'h53;
  LUT3 n2507_s3 (
    .F(n2507_6),
    .I0(acc[3]),
    .I1(ff_di_reg[3]),
    .I2(n1410_7) 
);
defparam n2507_s3.INIT=8'h53;
  LUT3 n2507_s4 (
    .F(n2507_7),
    .I0(regbusa[3]),
    .I1(regbusa[11]),
    .I2(n1410_7) 
);
defparam n2507_s4.INIT=8'h53;
  LUT3 n2508_s3 (
    .F(n2508_6),
    .I0(acc[2]),
    .I1(ff_di_reg[2]),
    .I2(n1410_7) 
);
defparam n2508_s3.INIT=8'h53;
  LUT3 n2508_s4 (
    .F(n2508_7),
    .I0(regbusa[2]),
    .I1(regbusa[10]),
    .I2(n1410_7) 
);
defparam n2508_s4.INIT=8'h53;
  LUT3 n2509_s3 (
    .F(n2509_6),
    .I0(regbusa[1]),
    .I1(regbusa[9]),
    .I2(n1410_7) 
);
defparam n2509_s3.INIT=8'h53;
  LUT3 n2509_s4 (
    .F(n2509_7),
    .I0(acc[1]),
    .I1(ff_di_reg[1]),
    .I2(n1410_7) 
);
defparam n2509_s4.INIT=8'h53;
  LUT3 n2510_s3 (
    .F(n2510_6),
    .I0(acc[0]),
    .I1(ff_di_reg[0]),
    .I2(n1410_7) 
);
defparam n2510_s3.INIT=8'h53;
  LUT3 n2510_s4 (
    .F(n2510_7),
    .I0(regbusa[0]),
    .I1(regbusa[8]),
    .I2(n1410_7) 
);
defparam n2510_s4.INIT=8'h53;
  LUT3 n2511_s5 (
    .F(n2511_8),
    .I0(n2511_19),
    .I1(set_busb_to_Z_2_38),
    .I2(n2511_20) 
);
defparam n2511_s5.INIT=8'hB0;
  LUT3 n2511_s7 (
    .F(n2511_10),
    .I0(sp[7]),
    .I1(sp[15]),
    .I2(n2511_8) 
);
defparam n2511_s7.INIT=8'h53;
  LUT2 n2511_s8 (
    .F(n2511_11),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2511_s8.INIT=4'h1;
  LUT4 n2511_s9 (
    .F(n2511_12),
    .I0(acc[7]),
    .I1(ff_di_reg[7]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2511_s9.INIT=16'h3335;
  LUT3 n2511_s10 (
    .F(n2511_13),
    .I0(regbusb[7]),
    .I1(regbusb[15]),
    .I2(n2511_8) 
);
defparam n2511_s10.INIT=8'h35;
  LUT3 n2511_s11 (
    .F(n2511_14),
    .I0(set_busb_to_Z[2]),
    .I1(set_busb_to_Z[1]),
    .I2(n2503_15) 
);
defparam n2511_s11.INIT=8'h07;
  LUT3 n2511_s12 (
    .F(n2511_15),
    .I0(n2511_21),
    .I1(n2511_22),
    .I2(n2511_23) 
);
defparam n2511_s12.INIT=8'h0D;
  LUT3 n2511_s13 (
    .F(n2511_16),
    .I0(ir_2),
    .I1(n2511_24),
    .I2(set_busb_to_Z_2_38) 
);
defparam n2511_s13.INIT=8'hB0;
  LUT4 n2511_s14 (
    .F(n2511_17),
    .I0(n2511_25),
    .I1(n222_4),
    .I2(n2511_26),
    .I3(n256_7) 
);
defparam n2511_s14.INIT=16'hB0BB;
  LUT3 n2512_s3 (
    .F(n2512_6),
    .I0(sp[6]),
    .I1(sp[14]),
    .I2(n2511_8) 
);
defparam n2512_s3.INIT=8'h53;
  LUT3 n2512_s4 (
    .F(n2512_7),
    .I0(pc[6]),
    .I1(pc[14]),
    .I2(n2511_8) 
);
defparam n2512_s4.INIT=8'h53;
  LUT4 n2512_s5 (
    .F(n2512_8),
    .I0(n2511_8),
    .I1(f[6]),
    .I2(set_busb_to_Z[2]),
    .I3(set_busb_to_Z[1]) 
);
defparam n2512_s5.INIT=16'hFB0F;
  LUT4 n2512_s6 (
    .F(n2512_9),
    .I0(acc[6]),
    .I1(ff_di_reg[6]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2512_s6.INIT=16'h3335;
  LUT3 n2512_s7 (
    .F(n2512_10),
    .I0(regbusb[6]),
    .I1(regbusb[14]),
    .I2(n2511_8) 
);
defparam n2512_s7.INIT=8'h35;
  LUT3 n2513_s4 (
    .F(n2513_7),
    .I0(sp[5]),
    .I1(sp[13]),
    .I2(n2511_8) 
);
defparam n2513_s4.INIT=8'h53;
  LUT4 n2513_s5 (
    .F(n2513_8),
    .I0(acc[5]),
    .I1(ff_di_reg[5]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2513_s5.INIT=16'h3335;
  LUT3 n2513_s6 (
    .F(n2513_9),
    .I0(regbusb[5]),
    .I1(regbusb[13]),
    .I2(n2511_8) 
);
defparam n2513_s6.INIT=8'h35;
  LUT3 n2514_s4 (
    .F(n2514_7),
    .I0(pc[4]),
    .I1(pc[12]),
    .I2(n2511_8) 
);
defparam n2514_s4.INIT=8'h53;
  LUT4 n2514_s5 (
    .F(n2514_8),
    .I0(acc[4]),
    .I1(ff_di_reg[4]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2514_s5.INIT=16'h3335;
  LUT3 n2514_s6 (
    .F(n2514_9),
    .I0(regbusb[4]),
    .I1(regbusb[12]),
    .I2(n2511_8) 
);
defparam n2514_s6.INIT=8'h35;
  LUT4 n2515_s4 (
    .F(n2515_7),
    .I0(sp[3]),
    .I1(sp[11]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_8) 
);
defparam n2515_s4.INIT=16'hF503;
  LUT4 n2515_s5 (
    .F(n2515_8),
    .I0(acc[3]),
    .I1(ff_di_reg[3]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2515_s5.INIT=16'h3335;
  LUT3 n2515_s6 (
    .F(n2515_9),
    .I0(regbusb[3]),
    .I1(regbusb[11]),
    .I2(n2511_8) 
);
defparam n2515_s6.INIT=8'h35;
  LUT4 n2516_s4 (
    .F(n2516_7),
    .I0(pc[2]),
    .I1(pc[10]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_8) 
);
defparam n2516_s4.INIT=16'hF503;
  LUT4 n2516_s5 (
    .F(n2516_8),
    .I0(acc[2]),
    .I1(ff_di_reg[2]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2516_s5.INIT=16'h3335;
  LUT3 n2516_s6 (
    .F(n2516_9),
    .I0(regbusb[2]),
    .I1(regbusb[10]),
    .I2(n2511_8) 
);
defparam n2516_s6.INIT=8'h35;
  LUT3 n2517_s4 (
    .F(n2517_7),
    .I0(pc[1]),
    .I1(pc[9]),
    .I2(n2511_8) 
);
defparam n2517_s4.INIT=8'h53;
  LUT4 n2517_s5 (
    .F(n2517_8),
    .I0(acc[1]),
    .I1(ff_di_reg[1]),
    .I2(n2503_15),
    .I3(n2511_8) 
);
defparam n2517_s5.INIT=16'h3335;
  LUT3 n2517_s6 (
    .F(n2517_9),
    .I0(regbusb[1]),
    .I1(regbusb[9]),
    .I2(n2511_8) 
);
defparam n2517_s6.INIT=8'h35;
  LUT3 n2518_s3 (
    .F(n2518_6),
    .I0(regbusb[0]),
    .I1(regbusb[8]),
    .I2(n2511_8) 
);
defparam n2518_s3.INIT=8'h35;
  LUT2 n2518_s4 (
    .F(n2518_7),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2518_s4.INIT=4'h8;
  LUT4 n2518_s5 (
    .F(n2518_8),
    .I0(n2518_12),
    .I1(n2518_13),
    .I2(set_busb_to_Z[2]),
    .I3(set_busb_to_Z[1]) 
);
defparam n2518_s5.INIT=16'h1000;
  LUT4 n2518_s6 (
    .F(n2518_9),
    .I0(pc[0]),
    .I1(pc[8]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_8) 
);
defparam n2518_s6.INIT=16'h0A0C;
  LUT4 n2518_s7 (
    .F(n2518_10),
    .I0(sp[0]),
    .I1(sp[8]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_8) 
);
defparam n2518_s7.INIT=16'h0503;
  LUT4 n2518_s8 (
    .F(n2518_11),
    .I0(n2511_8),
    .I1(f[0]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_7) 
);
defparam n2518_s8.INIT=16'h00EF;
  LUT2 n2687_s3 (
    .F(n2687_6),
    .I0(ir_4[4]),
    .I1(ir_5) 
);
defparam n2687_s3.INIT=4'h4;
  LUT3 n3430_s2 (
    .F(n3430_5),
    .I0(ir_3),
    .I1(ir_4[4]),
    .I2(ir_5) 
);
defparam n3430_s2.INIT=8'h40;
  LUT2 n1321_s7 (
    .F(n1321_10),
    .I0(ir_7),
    .I1(ir_6) 
);
defparam n1321_s7.INIT=4'h4;
  LUT3 n1321_s8 (
    .F(n1321_11),
    .I0(ir_0),
    .I1(ir_1),
    .I2(ir_2) 
);
defparam n1321_s8.INIT=8'h80;
  LUT2 n1693_s3 (
    .F(n1693_6),
    .I0(ir_3),
    .I1(ir_4[4]) 
);
defparam n1693_s3.INIT=4'h1;
  LUT3 incdecz_s4 (
    .F(incdecz_8),
    .I0(ir_3),
    .I1(ir_5),
    .I2(ir_4[4]) 
);
defparam incdecz_s4.INIT=8'h10;
  LUT3 incdecz_s5 (
    .F(incdecz_9),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam incdecz_s5.INIT=8'h14;
  LUT4 inte_ff2_s5 (
    .F(inte_ff2_9),
    .I0(regaddrb_2_8),
    .I1(mcycles_d_1_7),
    .I2(n222_5),
    .I3(n2687_11) 
);
defparam inte_ff2_s5.INIT=16'h8000;
  LUT3 tmpaddr_15_s5 (
    .F(tmpaddr_15_9),
    .I0(n154_8),
    .I1(n1321_11),
    .I2(n257_7) 
);
defparam tmpaddr_15_s5.INIT=8'h80;
  LUT3 acc_7_s5 (
    .F(acc_7_9),
    .I0(n1321_11),
    .I1(regaddrb_2_6),
    .I2(exchangeaf_Z_9) 
);
defparam acc_7_s5.INIT=8'h80;
  LUT4 f_7_s7 (
    .F(f_7_11),
    .I0(mcycles_d_1_7),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam f_7_s7.INIT=16'hC0CE;
  LUT4 sp_15_s5 (
    .F(sp_15_9),
    .I0(n1321_8),
    .I1(n2064_15),
    .I2(ir_6),
    .I3(ir_7) 
);
defparam sp_15_s5.INIT=16'h3031;
  LUT4 sp_15_s6 (
    .F(sp_15_10),
    .I0(w_t_state[1]),
    .I1(n1531_9),
    .I2(w_t_state[2]),
    .I3(n222_4) 
);
defparam sp_15_s6.INIT=16'hE3FD;
  LUT4 inte_ff1_s5 (
    .F(inte_ff1_9),
    .I0(iset[1]),
    .I1(mcycles_d_2_8),
    .I2(arith16_Z_5),
    .I3(n1321_10) 
);
defparam inte_ff1_s5.INIT=16'h8000;
  LUT4 f_5_s9 (
    .F(f_5_13),
    .I0(n1553_13),
    .I1(acc_7_9),
    .I2(n94_3),
    .I3(exchangeaf_Z) 
);
defparam f_5_s9.INIT=16'h00F1;
  LUT2 f_1_s9 (
    .F(f_1_13),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]) 
);
defparam f_1_s9.INIT=4'h4;
  LUT2 f_0_s7 (
    .F(f_0_11),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]) 
);
defparam f_0_s7.INIT=4'h1;
  LUT4 f_0_s8 (
    .F(f_0_12),
    .I0(n94_3),
    .I1(n1553_13),
    .I2(exchangeaf_Z),
    .I3(n1134_8) 
);
defparam f_0_s8.INIT=16'hF400;
  LUT4 f_4_s9 (
    .F(f_4_13),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(busa[3]),
    .I3(f[1]) 
);
defparam f_4_s9.INIT=16'h0700;
  LUT2 n256_s6 (
    .F(n256_10),
    .I0(ir_4[4]),
    .I1(ir_5) 
);
defparam n256_s6.INIT=4'h1;
  LUT4 n2038_s3 (
    .F(n2038_7),
    .I0(set_addr_to_Z_1_13),
    .I1(n2038_9),
    .I2(n2038_10),
    .I3(n2038_11) 
);
defparam n2038_s3.INIT=16'h0D00;
  LUT4 n2038_s4 (
    .F(n2038_8),
    .I0(n2038_12),
    .I1(n2038_13),
    .I2(n2511_52),
    .I3(n2038_24) 
);
defparam n2038_s4.INIT=16'h004F;
  LUT4 n1410_s4 (
    .F(n1410_8),
    .I0(n1410_12),
    .I1(mcycles_d_1_34),
    .I2(n1410_30),
    .I3(ir_3) 
);
defparam n1410_s4.INIT=16'hF400;
  LUT4 n1410_s5 (
    .F(n1410_9),
    .I0(n1410_14),
    .I1(n1138_11),
    .I2(n1410_15),
    .I3(set_busb_to_Z_1_4) 
);
defparam n1410_s5.INIT=16'hFE00;
  LUT3 n1410_s6 (
    .F(n1410_10),
    .I0(set_busa_to_Z_2_25),
    .I1(n1410_16),
    .I2(n1410_17) 
);
defparam n1410_s6.INIT=8'h0E;
  LUT4 n1410_s7 (
    .F(n1410_11),
    .I0(set_busa_to_Z_1_12),
    .I1(n1410_18),
    .I2(ir_0),
    .I3(iset[1]) 
);
defparam n1410_s7.INIT=16'hBBF0;
  LUT4 n1406_s3 (
    .F(n1406_7),
    .I0(ir_3),
    .I1(n279_13),
    .I2(mcycles_d_0_7),
    .I3(n1321_10) 
);
defparam n1406_s3.INIT=16'h8000;
  LUT4 n1406_s4 (
    .F(n1406_8),
    .I0(n1406_19),
    .I1(n154_13),
    .I2(set_busa_to_Z_2_21),
    .I3(set_busa_to_Z_1_12) 
);
defparam n1406_s4.INIT=16'h0001;
  LUT4 n1406_s5 (
    .F(n1406_9),
    .I0(n1406_11),
    .I1(set_busb_to_Z_1_4),
    .I2(n1406_12),
    .I3(n1136_21) 
);
defparam n1406_s5.INIT=16'h004F;
  LUT4 n1407_s3 (
    .F(n1407_7),
    .I0(n1407_13),
    .I1(n1407_9),
    .I2(n1406_7),
    .I3(iset[1]) 
);
defparam n1407_s3.INIT=16'h0F77;
  LUT4 n1141_s3 (
    .F(n1141_7),
    .I0(ir_3),
    .I1(ir_6),
    .I2(ir_7),
    .I3(n1139_11) 
);
defparam n1141_s3.INIT=16'h55C3;
  LUT4 n1141_s4 (
    .F(n1141_8),
    .I0(n189_11),
    .I1(arith16_Z_8),
    .I2(n1139_10),
    .I3(ir_3) 
);
defparam n1141_s4.INIT=16'hB0BB;
  LUT2 n1140_s4 (
    .F(n1140_8),
    .I0(ir_1),
    .I1(n332_4) 
);
defparam n1140_s4.INIT=4'h8;
  LUT4 n1140_s5 (
    .F(n1140_9),
    .I0(n1139_21),
    .I1(set_busa_to_Z_1_29),
    .I2(n1140_14),
    .I3(n332_4) 
);
defparam n1140_s5.INIT=16'h0FEE;
  LUT4 n1140_s6 (
    .F(n1140_10),
    .I0(n1139_21),
    .I1(n1140_21),
    .I2(n1136_17),
    .I3(n1140_16) 
);
defparam n1140_s6.INIT=16'h7000;
  LUT4 n1140_s7 (
    .F(n1140_11),
    .I0(arith16_Z_5),
    .I1(arith16_Z_8),
    .I2(n1140_17),
    .I3(ir_4[4]) 
);
defparam n1140_s7.INIT=16'h4F00;
  LUT3 n1140_s9 (
    .F(n1140_13),
    .I0(ir_7),
    .I1(ir_4[4]),
    .I2(n1139_11) 
);
defparam n1140_s9.INIT=8'h35;
  LUT4 n1139_s5 (
    .F(n1139_9),
    .I0(n189_11),
    .I1(mcycles_d_1_36),
    .I2(n1321_11),
    .I3(set_busa_to_Z_2_16) 
);
defparam n1139_s5.INIT=16'h0B00;
  LUT4 n1139_s6 (
    .F(n1139_10),
    .I0(n1139_17),
    .I1(ir_1),
    .I2(n1139_15),
    .I3(set_busb_to_Z_1_4) 
);
defparam n1139_s6.INIT=16'h0700;
  LUT3 n1139_s7 (
    .F(n1139_11),
    .I0(n222_4),
    .I1(n189_11),
    .I2(mcycles_d_1_38) 
);
defparam n1139_s7.INIT=8'h53;
  LUT3 n1138_s4 (
    .F(n1138_8),
    .I0(ir_7),
    .I1(ir_6),
    .I2(ir_5) 
);
defparam n1138_s4.INIT=8'h40;
  LUT4 n1136_s5 (
    .F(n1136_9),
    .I0(n1136_12),
    .I1(n1136_13),
    .I2(n1136_14),
    .I3(n1136_15) 
);
defparam n1136_s5.INIT=16'h0100;
  LUT2 n2716_s5 (
    .F(n2716_9),
    .I0(no_btr),
    .I1(n340_3) 
);
defparam n2716_s5.INIT=4'h4;
  LUT3 n154_s6 (
    .F(n154_9),
    .I0(ir_0),
    .I1(ir_2),
    .I2(ir_1) 
);
defparam n154_s6.INIT=8'h10;
  LUT4 n289_s10 (
    .F(n289_13),
    .I0(n289_19),
    .I1(n289_20),
    .I2(arith16_Z_5),
    .I3(n289_21) 
);
defparam n289_s10.INIT=16'h8F00;
  LUT4 n289_s11 (
    .F(n289_14),
    .I0(arith16_Z_5),
    .I1(mcycles_d_0_21),
    .I2(iset[1]),
    .I3(n2047_5) 
);
defparam n289_s11.INIT=16'h007F;
  LUT2 n289_s12 (
    .F(n289_15),
    .I0(n1083_11),
    .I1(n1085_23) 
);
defparam n289_s12.INIT=4'h8;
  LUT4 n289_s13 (
    .F(n289_16),
    .I0(pc[13]),
    .I1(pc[12]),
    .I2(pc[11]),
    .I3(pc[10]) 
);
defparam n289_s13.INIT=16'h0001;
  LUT3 n289_s14 (
    .F(n289_17),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(n296_9) 
);
defparam n289_s14.INIT=8'h10;
  LUT4 n289_s15 (
    .F(n289_18),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(pc[7]),
    .I3(n295_12) 
);
defparam n289_s15.INIT=16'h8000;
  LUT3 n290_s11 (
    .F(n290_14),
    .I0(pc[14]),
    .I1(ff_di_reg[6]),
    .I2(n94_3) 
);
defparam n290_s11.INIT=8'hAC;
  LUT3 n291_s8 (
    .F(n291_11),
    .I0(tmpaddr[13]),
    .I1(n291_12),
    .I2(n1088_11) 
);
defparam n291_s8.INIT=8'h35;
  LUT3 n292_s9 (
    .F(n292_12),
    .I0(tmpaddr[12]),
    .I1(n292_13),
    .I2(n1088_11) 
);
defparam n292_s9.INIT=8'hC5;
  LUT3 n293_s6 (
    .F(n293_9),
    .I0(pc[11]),
    .I1(ff_di_reg[3]),
    .I2(n94_3) 
);
defparam n293_s6.INIT=8'hAC;
  LUT4 n294_s8 (
    .F(n294_11),
    .I0(n1085_11),
    .I1(pc[10]),
    .I2(n94_3),
    .I3(n1088_5) 
);
defparam n294_s8.INIT=16'h3730;
  LUT4 n294_s9 (
    .F(n294_12),
    .I0(regbusc[10]),
    .I1(n300_8),
    .I2(n94_3),
    .I3(n1083_11) 
);
defparam n294_s9.INIT=16'hFB0F;
  LUT3 n294_s10 (
    .F(n294_13),
    .I0(n289_17),
    .I1(n1134_8),
    .I2(n289_18) 
);
defparam n294_s10.INIT=8'h0B;
  LUT4 n295_s7 (
    .F(n295_10),
    .I0(n1085_11),
    .I1(pc[9]),
    .I2(n94_3),
    .I3(n1089_5) 
);
defparam n295_s7.INIT=16'h3730;
  LUT4 n295_s8 (
    .F(n295_11),
    .I0(regbusc[9]),
    .I1(n300_8),
    .I2(n94_3),
    .I3(n1083_11) 
);
defparam n295_s8.INIT=16'hFB0F;
  LUT4 n295_s9 (
    .F(n295_12),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(n299_10) 
);
defparam n295_s9.INIT=16'h8000;
  LUT4 n295_s10 (
    .F(n295_13),
    .I0(n296_9),
    .I1(pc[8]),
    .I2(n1134_8),
    .I3(n296_12) 
);
defparam n295_s10.INIT=16'hDBDF;
  LUT2 n296_s9 (
    .F(n296_12),
    .I0(pc[7]),
    .I1(n295_12) 
);
defparam n296_s9.INIT=4'h8;
  LUT4 n296_s10 (
    .F(n296_13),
    .I0(pc[4]),
    .I1(pc[3]),
    .I2(pc[2]),
    .I3(pc[1]) 
);
defparam n296_s10.INIT=16'h0001;
  LUT3 n296_s11 (
    .F(n296_14),
    .I0(n1085_11),
    .I1(pc[8]),
    .I2(n300_8) 
);
defparam n296_s11.INIT=8'h07;
  LUT3 n296_s12 (
    .F(n296_15),
    .I0(n300_8),
    .I1(regbusc[8]),
    .I2(n1083_11) 
);
defparam n296_s12.INIT=8'hD0;
  LUT2 n296_s13 (
    .F(n296_16),
    .I0(n1083_11),
    .I1(ff_di_reg[0]) 
);
defparam n296_s13.INIT=4'h4;
  LUT4 n297_s7 (
    .F(n297_10),
    .I0(tmpaddr[7]),
    .I1(pc[7]),
    .I2(n1092_5),
    .I3(n94_3) 
);
defparam n297_s7.INIT=16'hCC35;
  LUT3 n297_s8 (
    .F(n297_11),
    .I0(n295_12),
    .I1(n297_12),
    .I2(n1134_8) 
);
defparam n297_s8.INIT=8'h35;
  LUT3 n298_s8 (
    .F(n298_11),
    .I0(n1085_11),
    .I1(n1083_11),
    .I2(tmpaddr[6]) 
);
defparam n298_s8.INIT=8'h70;
  LUT3 n298_s9 (
    .F(n298_12),
    .I0(pc[6]),
    .I1(n1085_11),
    .I2(n1083_11) 
);
defparam n298_s9.INIT=8'h80;
  LUT3 n298_s10 (
    .F(n298_13),
    .I0(pc[5]),
    .I1(n222_5),
    .I2(n296_13) 
);
defparam n298_s10.INIT=8'h40;
  LUT3 n298_s11 (
    .F(n298_14),
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(n299_10) 
);
defparam n298_s11.INIT=8'h80;
  LUT4 n299_s6 (
    .F(n299_9),
    .I0(tmpaddr[5]),
    .I1(pc[5]),
    .I2(n1092_5),
    .I3(n94_3) 
);
defparam n299_s6.INIT=16'h33CA;
  LUT4 n299_s7 (
    .F(n299_10),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[0]) 
);
defparam n299_s7.INIT=16'h8000;
  LUT4 n300_s8 (
    .F(n300_11),
    .I0(n716_1),
    .I1(n290_8),
    .I2(n300_12),
    .I3(btr_r) 
);
defparam n300_s8.INIT=16'hF077;
  LUT4 n301_s10 (
    .F(n301_13),
    .I0(pc[3]),
    .I1(tmpaddr[3]),
    .I2(n1083_11),
    .I3(n1085_11) 
);
defparam n301_s10.INIT=16'hACCC;
  LUT4 n302_s6 (
    .F(n302_9),
    .I0(n718_1),
    .I1(n302_13),
    .I2(pc[2]),
    .I3(n290_8) 
);
defparam n302_s6.INIT=16'h55C3;
  LUT4 n302_s7 (
    .F(n302_10),
    .I0(n1085_11),
    .I1(n1083_11),
    .I2(n94_3),
    .I3(tmpaddr[2]) 
);
defparam n302_s7.INIT=16'h0700;
  LUT4 n302_s8 (
    .F(n302_11),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(n94_3),
    .I3(pc[2]) 
);
defparam n302_s8.INIT=16'hF800;
  LUT4 n303_s6 (
    .F(n303_9),
    .I0(tmpaddr[1]),
    .I1(pc[1]),
    .I2(n1092_5),
    .I3(n94_3) 
);
defparam n303_s6.INIT=16'h33CA;
  LUT4 n354_s6 (
    .F(n354_9),
    .I0(set_addr_to_Z_1_13),
    .I1(n2038_11),
    .I2(n354_12),
    .I3(n2038_9) 
);
defparam n354_s6.INIT=16'hC040;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(n2038_13),
    .I1(n354_13),
    .I2(iset[1]),
    .I3(n2038_24) 
);
defparam n354_s7.INIT=16'h008F;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(iset[1]),
    .I1(n2717_8),
    .I2(iset[0]) 
);
defparam n354_s8.INIT=8'h41;
  LUT4 n1083_s10 (
    .F(n1083_13),
    .I0(ff_di_reg[7]),
    .I1(n1083_19),
    .I2(tmpaddr[15]),
    .I3(n1098_11) 
);
defparam n1083_s10.INIT=16'hC355;
  LUT4 n1083_s11 (
    .F(n1083_14),
    .I0(n1083_20),
    .I1(n1083_21),
    .I2(n1083_22),
    .I3(set_busb_to_Z_2_11) 
);
defparam n1083_s11.INIT=16'hF200;
  LUT4 n1083_s12 (
    .F(n1083_15),
    .I0(n1083_23),
    .I1(mcycles_d_2_8),
    .I2(arith16_Z_5),
    .I3(n1321_10) 
);
defparam n1083_s12.INIT=16'h8000;
  LUT4 n1083_s13 (
    .F(n1083_16),
    .I0(n1083_24),
    .I1(mcycles_d_2_15),
    .I2(exchangeaf_Z_4),
    .I3(n1083_25) 
);
defparam n1083_s13.INIT=16'h8000;
  LUT4 n1083_s15 (
    .F(n1083_18),
    .I0(tmpaddr[15]),
    .I1(n1083_26),
    .I2(n300_8),
    .I3(n1088_11) 
);
defparam n1083_s15.INIT=16'h0C0A;
  LUT4 n1084_s9 (
    .F(n1084_12),
    .I0(ff_di_reg[6]),
    .I1(tmpaddr[14]),
    .I2(n1084_14),
    .I3(n1098_11) 
);
defparam n1084_s9.INIT=16'hC355;
  LUT3 n1084_s10 (
    .F(n1084_13),
    .I0(tmpaddr[14]),
    .I1(n1084_15),
    .I2(n1088_11) 
);
defparam n1084_s10.INIT=8'h35;
  LUT4 n1085_s10 (
    .F(n1085_13),
    .I0(ff_di_reg[5]),
    .I1(n1085_17),
    .I2(tmpaddr[13]),
    .I3(n1098_11) 
);
defparam n1085_s10.INIT=16'hC355;
  LUT2 n1085_s12 (
    .F(n1085_15),
    .I0(w_m_cycle[0]),
    .I1(n1083_25) 
);
defparam n1085_s12.INIT=4'h8;
  LUT4 n1085_s13 (
    .F(n1085_16),
    .I0(n1321_11),
    .I1(n257_7),
    .I2(n1122_6),
    .I3(n154_8) 
);
defparam n1085_s13.INIT=16'hF800;
  LUT4 n1086_s8 (
    .F(n1086_11),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(n1086_13) 
);
defparam n1086_s8.INIT=16'h00B0;
  LUT4 n1086_s9 (
    .F(n1086_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[12]) 
);
defparam n1086_s9.INIT=16'h4F00;
  LUT4 n1087_s8 (
    .F(n1087_11),
    .I0(ff_di_reg[3]),
    .I1(n1087_17),
    .I2(tmpaddr[11]),
    .I3(n1098_11) 
);
defparam n1087_s8.INIT=16'hC355;
  LUT3 n1087_s9 (
    .F(n1087_12),
    .I0(tmpaddr[11]),
    .I1(n1087_14),
    .I2(n1088_11) 
);
defparam n1087_s9.INIT=8'hC5;
  LUT4 n1088_s9 (
    .F(n1088_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[10]) 
);
defparam n1088_s9.INIT=16'h4F00;
  LUT4 n1088_s10 (
    .F(n1088_13),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n1088_16),
    .I3(n2038_8) 
);
defparam n1088_s10.INIT=16'hB000;
  LUT4 n1088_s11 (
    .F(n1088_14),
    .I0(acc[2]),
    .I1(sp[10]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1088_s11.INIT=16'hACCC;
  LUT4 n1089_s8 (
    .F(n1089_11),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[9]) 
);
defparam n1089_s8.INIT=16'h4F00;
  LUT4 n1089_s9 (
    .F(n1089_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(n1089_14) 
);
defparam n1089_s9.INIT=16'h00B0;
  LUT4 n1089_s10 (
    .F(n1089_13),
    .I0(acc[1]),
    .I1(sp[9]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1089_s10.INIT=16'hACCC;
  LUT4 n1090_s10 (
    .F(n1090_13),
    .I0(ff_di_reg[0]),
    .I1(tmpaddr[8]),
    .I2(n1090_14),
    .I3(n1098_11) 
);
defparam n1090_s10.INIT=16'hC355;
  LUT4 n1091_s8 (
    .F(n1091_11),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[7]) 
);
defparam n1091_s8.INIT=16'h4F00;
  LUT4 n1091_s9 (
    .F(n1091_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n1091_14),
    .I3(n2038_8) 
);
defparam n1091_s9.INIT=16'hB000;
  LUT4 n1091_s10 (
    .F(n1091_13),
    .I0(ff_di_reg[7]),
    .I1(sp[7]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1091_s10.INIT=16'h5333;
  LUT3 n1092_s8 (
    .F(n1092_11),
    .I0(tmpaddr[5]),
    .I1(tmpaddr[4]),
    .I2(n1094_10) 
);
defparam n1092_s8.INIT=8'h80;
  LUT3 n1093_s7 (
    .F(n1093_10),
    .I0(n2038_7),
    .I1(n2038_8),
    .I2(sp[5]) 
);
defparam n1093_s7.INIT=8'h70;
  LUT3 n1093_s8 (
    .F(n1093_11),
    .I0(n2038_7),
    .I1(ff_di_reg[5]),
    .I2(n2038_8) 
);
defparam n1093_s8.INIT=8'h80;
  LUT4 n1093_s9 (
    .F(n1093_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n1093_14),
    .I3(n2038_8) 
);
defparam n1093_s9.INIT=16'hB000;
  LUT4 n1093_s10 (
    .F(n1093_13),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[5]) 
);
defparam n1093_s10.INIT=16'h4F00;
  LUT4 n1094_s7 (
    .F(n1094_10),
    .I0(n1094_11),
    .I1(tmpaddr[3]),
    .I2(tmpaddr[2]),
    .I3(n1098_11) 
);
defparam n1094_s7.INIT=16'h8000;
  LUT4 n1095_s7 (
    .F(n1095_10),
    .I0(tmpaddr[2]),
    .I1(tmpaddr[1]),
    .I2(tmpaddr[0]),
    .I3(n1098_11) 
);
defparam n1095_s7.INIT=16'h8000;
  LUT3 n1096_s7 (
    .F(n1096_10),
    .I0(n2038_7),
    .I1(n2038_8),
    .I2(sp[2]) 
);
defparam n1096_s7.INIT=8'h70;
  LUT3 n1096_s8 (
    .F(n1096_11),
    .I0(n2038_7),
    .I1(ff_di_reg[2]),
    .I2(n2038_8) 
);
defparam n1096_s8.INIT=8'h80;
  LUT4 n1096_s9 (
    .F(n1096_12),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n1096_14),
    .I3(n2038_8) 
);
defparam n1096_s9.INIT=16'hB000;
  LUT4 n1096_s10 (
    .F(n1096_13),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(pc[2]) 
);
defparam n1096_s10.INIT=16'h4F00;
  LUT3 n1098_s8 (
    .F(n1098_11),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n1098_s8.INIT=8'h10;
  LUT4 n1121_s9 (
    .F(n1121_12),
    .I0(tmpaddr[0]),
    .I1(pc[0]),
    .I2(n1092_5),
    .I3(n94_3) 
);
defparam n1121_s9.INIT=16'hCC35;
  LUT4 n1297_s8 (
    .F(n1297_11),
    .I0(set_busb_to_Z_2_11),
    .I1(n1297_13),
    .I2(mcycles_d_1_28),
    .I3(mcycles_d_2_22) 
);
defparam n1297_s8.INIT=16'h0007;
  LUT4 n1297_s9 (
    .F(n1297_12),
    .I0(mcycles_d_2_11),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam n1297_s9.INIT=16'hFDD3;
  LUT4 n1289_s6 (
    .F(n1289_9),
    .I0(n2687_6),
    .I1(mcycles_d_1_34),
    .I2(n1085_21),
    .I3(mcycles_d_2_20) 
);
defparam n1289_s6.INIT=16'h0007;
  LUT3 n1365_s12 (
    .F(n1365_15),
    .I0(n1365_18),
    .I1(fp[6]),
    .I2(n1321_7) 
);
defparam n1365_s12.INIT=8'h5C;
  LUT3 n1365_s13 (
    .F(n1365_16),
    .I0(ff_di_reg[2]),
    .I1(ff_di_reg[1]),
    .I2(ff_di_reg[0]) 
);
defparam n1365_s13.INIT=8'h01;
  LUT2 n1365_s14 (
    .F(n1365_17),
    .I0(n94_3),
    .I1(iset[1]) 
);
defparam n1365_s14.INIT=4'h4;
  LUT4 n1515_s13 (
    .F(n1515_16),
    .I0(n1515_19),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[7]) 
);
defparam n1515_s13.INIT=16'hC2FD;
  LUT4 n1515_s14 (
    .F(n1515_17),
    .I0(f_0_11),
    .I1(n1515_20),
    .I2(alu_op_r[2]),
    .I3(n1515_21) 
);
defparam n1515_s14.INIT=16'h0D00;
  LUT4 n1519_s5 (
    .F(n1519_8),
    .I0(f_0_11),
    .I1(n1519_10),
    .I2(n1519_11),
    .I3(f_7_12) 
);
defparam n1519_s5.INIT=16'h0700;
  LUT4 n1519_s6 (
    .F(n1519_9),
    .I0(n1519_12),
    .I1(n1519_13),
    .I2(n1550_15),
    .I3(n1519_14) 
);
defparam n1519_s6.INIT=16'h004F;
  LUT4 n1549_s8 (
    .F(n1549_11),
    .I0(fp[5]),
    .I1(acc[5]),
    .I2(n1553_13),
    .I3(exchangeaf_Z) 
);
defparam n1549_s8.INIT=16'hAAC3;
  LUT3 n1549_s9 (
    .F(n1549_12),
    .I0(n1549_17),
    .I1(n1525_6),
    .I2(n1551_12) 
);
defparam n1549_s9.INIT=8'hA3;
  LUT4 n1549_s11 (
    .F(n1549_14),
    .I0(n1549_19),
    .I1(f_0_11),
    .I2(n1549_20),
    .I3(n1549_21) 
);
defparam n1549_s11.INIT=16'h0700;
  LUT4 n1549_s12 (
    .F(n1549_15),
    .I0(w_addsub_l[2]),
    .I1(n1549_22),
    .I2(alu_op_r[3]),
    .I3(n1554_15) 
);
defparam n1549_s12.INIT=16'h0C0A;
  LUT4 n1549_s13 (
    .F(n1549_16),
    .I0(busb[1]),
    .I1(exchangeaf_Z_3),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1549_s13.INIT=16'hD710;
  LUT4 n1550_s11 (
    .F(n1550_14),
    .I0(n3430_5),
    .I1(n1321_11),
    .I2(exchangeaf_Z_9),
    .I3(f[0]) 
);
defparam n1550_s11.INIT=16'h7F00;
  LUT2 n1550_s12 (
    .F(n1550_15),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam n1550_s12.INIT=4'h8;
  LUT4 n1550_s14 (
    .F(n1550_17),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam n1550_s14.INIT=16'h0C0A;
  LUT4 n1550_s15 (
    .F(n1550_18),
    .I0(alu_op_r[3]),
    .I1(w_addsub_l[5]),
    .I2(n1550_20),
    .I3(alu_op_r[1]) 
);
defparam n1550_s15.INIT=16'hBBE1;
  LUT4 n1551_s8 (
    .F(n1551_11),
    .I0(n2503_12),
    .I1(busb[3]),
    .I2(n1551_13),
    .I3(alu_op_r[3]) 
);
defparam n1551_s8.INIT=16'hBB0F;
  LUT4 n1551_s9 (
    .F(n1551_12),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[3]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1551_s9.INIT=16'h2C00;
  LUT4 n1552_s13 (
    .F(n1552_16),
    .I0(alu_op_r[3]),
    .I1(w_addsub_m[4]),
    .I2(n1554_16),
    .I3(n1552_18) 
);
defparam n1552_s13.INIT=16'h00EB;
  LUT4 n1552_s14 (
    .F(n1552_17),
    .I0(fp[2]),
    .I1(inte_ff2),
    .I2(n1321_7),
    .I3(f_7_8) 
);
defparam n1552_s14.INIT=16'h3500;
  LUT4 n1552_s15 (
    .F(n1552_18),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[0]) 
);
defparam n1552_s15.INIT=16'hC4FC;
  LUT4 n1552_s16 (
    .F(n1552_19),
    .I0(n1524_9),
    .I1(n1525_6),
    .I2(n1526_6),
    .I3(n1549_10) 
);
defparam n1552_s16.INIT=16'h9669;
  LUT4 n1552_s17 (
    .F(n1552_20),
    .I0(ff_di_reg[6]),
    .I1(ff_di_reg[3]),
    .I2(ff_di_reg[2]),
    .I3(n1552_21) 
);
defparam n1552_s17.INIT=16'h9669;
  LUT4 n1554_s10 (
    .F(n1554_13),
    .I0(n1554_17),
    .I1(n1554_18),
    .I2(busa[7]),
    .I3(f[0]) 
);
defparam n1554_s10.INIT=16'h004F;
  LUT3 n1554_s11 (
    .F(n1554_14),
    .I0(busa[7]),
    .I1(busa[0]),
    .I2(ir_3) 
);
defparam n1554_s11.INIT=8'hCA;
  LUT3 n1554_s12 (
    .F(n1554_15),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]) 
);
defparam n1554_s12.INIT=8'h70;
  LUT4 n1554_s13 (
    .F(n1554_16),
    .I0(w_addsub_m[4]),
    .I1(busa[7]),
    .I2(busb[7]),
    .I3(alu_op_r[1]) 
);
defparam n1554_s13.INIT=16'h7117;
  LUT3 n1523_s8 (
    .F(n1523_11),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(n1523_13) 
);
defparam n1523_s8.INIT=8'h53;
  LUT4 n1523_s9 (
    .F(n1523_12),
    .I0(iset[1]),
    .I1(mcycles_d_2_14),
    .I2(n1098_11),
    .I3(n1321_13) 
);
defparam n1523_s9.INIT=16'h8000;
  LUT4 n1524_s8 (
    .F(n1524_11),
    .I0(n1524_15),
    .I1(n1554_13),
    .I2(busa[6]),
    .I3(n1524_16) 
);
defparam n1524_s8.INIT=16'h2D4B;
  LUT4 n1524_s9 (
    .F(n1524_12),
    .I0(busa[6]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1550_15) 
);
defparam n1524_s9.INIT=16'hD700;
  LUT4 n1524_s10 (
    .F(n1524_13),
    .I0(n1524_17),
    .I1(n1524_18),
    .I2(n1524_19),
    .I3(alu_op_r[3]) 
);
defparam n1524_s10.INIT=16'hEFF0;
  LUT3 n1524_s11 (
    .F(n1524_14),
    .I0(busb[2]),
    .I1(busb[6]),
    .I2(n1523_13) 
);
defparam n1524_s11.INIT=8'h53;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(f_0_11),
    .I1(n1524_16),
    .I2(n1554_13),
    .I3(n1525_12) 
);
defparam n1525_s5.INIT=16'hD700;
  LUT4 n1525_s6 (
    .F(n1525_9),
    .I0(busa[5]),
    .I1(n1554_13),
    .I2(n1524_16),
    .I3(f_0_11) 
);
defparam n1525_s6.INIT=16'h1400;
  LUT4 n1525_s7 (
    .F(n1525_10),
    .I0(n1525_13),
    .I1(n1525_14),
    .I2(f_7_12),
    .I3(n1525_15) 
);
defparam n1525_s7.INIT=16'h00EF;
  LUT3 n1525_s8 (
    .F(n1525_11),
    .I0(busb[1]),
    .I1(busb[5]),
    .I2(n1523_13) 
);
defparam n1525_s8.INIT=8'h53;
  LUT4 n1526_s5 (
    .F(n1526_8),
    .I0(n1526_12),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[4]) 
);
defparam n1526_s5.INIT=16'hC2FD;
  LUT4 n1526_s6 (
    .F(n1526_9),
    .I0(alu_op_r[1]),
    .I1(n1526_13),
    .I2(alu_op_r[0]),
    .I3(busb[4]) 
);
defparam n1526_s6.INIT=16'h31F3;
  LUT3 n1526_s7 (
    .F(n1526_10),
    .I0(n1526_14),
    .I1(alu_op_r[3]),
    .I2(n1526_15) 
);
defparam n1526_s7.INIT=8'h0D;
  LUT3 n1526_s8 (
    .F(n1526_11),
    .I0(busb[0]),
    .I1(busb[4]),
    .I2(n1523_13) 
);
defparam n1526_s8.INIT=8'hAC;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(busa[3]),
    .I1(busb[3]),
    .I2(n1523_13) 
);
defparam n1527_s5.INIT=8'hAC;
  LUT4 n1528_s6 (
    .F(n1528_9),
    .I0(n1528_13),
    .I1(busb[2]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1528_s6.INIT=16'h0CFA;
  LUT4 n1528_s7 (
    .F(n1528_10),
    .I0(f_0_11),
    .I1(n1528_14),
    .I2(n1528_15),
    .I3(f_7_12) 
);
defparam n1528_s7.INIT=16'h0700;
  LUT4 n1528_s8 (
    .F(n1528_11),
    .I0(w_addsub_l[3]),
    .I1(n1528_16),
    .I2(alu_op_r[3]),
    .I3(n1554_15) 
);
defparam n1528_s8.INIT=16'h0C0A;
  LUT3 n1528_s9 (
    .F(n1528_12),
    .I0(busa[2]),
    .I1(busb[2]),
    .I2(n1523_13) 
);
defparam n1528_s9.INIT=8'hAC;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(busa[1]),
    .I1(busb[1]),
    .I2(n1523_13) 
);
defparam n1529_s4.INIT=8'hAC;
  LUT4 n1530_s5 (
    .F(n1530_8),
    .I0(busb[0]),
    .I1(alu_op_r[1]),
    .I2(n1530_12),
    .I3(alu_op_r[2]) 
);
defparam n1530_s5.INIT=16'h0B00;
  LUT4 n1530_s6 (
    .F(n1530_9),
    .I0(f_0_11),
    .I1(n282_17),
    .I2(alu_op_r[2]),
    .I3(n1530_13) 
);
defparam n1530_s6.INIT=16'h000D;
  LUT4 n1530_s7 (
    .F(n1530_10),
    .I0(w_addsub_l[1]),
    .I1(n1530_14),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[2]) 
);
defparam n1530_s7.INIT=16'h0305;
  LUT3 n1530_s8 (
    .F(n1530_11),
    .I0(busa[0]),
    .I1(busb[0]),
    .I2(n1523_13) 
);
defparam n1530_s8.INIT=8'hAC;
  LUT4 n2064_s13 (
    .F(n2064_16),
    .I0(n2064_22),
    .I1(n1515_22),
    .I2(alu_op_r[3]),
    .I3(n2064_23) 
);
defparam n2064_s13.INIT=16'hF200;
  LUT4 n2064_s14 (
    .F(n2064_17),
    .I0(regaddra_1_13),
    .I1(\incdec_16_Z[3]_2_6 ),
    .I2(regaddra_1_11),
    .I3(regaddra_1_22) 
);
defparam n2064_s14.INIT=16'h0001;
  LUT4 n2064_s15 (
    .F(n2064_18),
    .I0(incdecz_9),
    .I1(n279_26),
    .I2(set_addr_to_Z_1_40),
    .I3(regaddra_1_14) 
);
defparam n2064_s15.INIT=16'h0007;
  LUT4 n2064_s16 (
    .F(n2064_19),
    .I0(n2064_24),
    .I1(arith16_Z_5),
    .I2(n2064_25),
    .I3(iset[1]) 
);
defparam n2064_s16.INIT=16'hF400;
  LUT4 n2064_s17 (
    .F(n2064_20),
    .I0(regaddra_1_13),
    .I1(\incdec_16_Z[3]_2_6 ),
    .I2(regaddra_1_11),
    .I3(n2064_32) 
);
defparam n2064_s17.INIT=16'h0001;
  LUT4 n2064_s18 (
    .F(n2064_21),
    .I0(set_addr_to_Z_1_42),
    .I1(n2064_30),
    .I2(arith16_Z_5),
    .I3(iset[1]) 
);
defparam n2064_s18.INIT=16'hE000;
  LUT4 regaddra_1_s7 (
    .F(regaddra_1_10),
    .I0(n279_23),
    .I1(n2511_21),
    .I2(ir_0),
    .I3(incdecz_9) 
);
defparam regaddra_1_s7.INIT=16'h4000;
  LUT4 regaddra_1_s8 (
    .F(regaddra_1_11),
    .I0(regaddra_1_17),
    .I1(set_busb_to_Z_2_11),
    .I2(arith16_Z_5),
    .I3(regaddra_1_18) 
);
defparam regaddra_1_s8.INIT=16'h4000;
  LUT4 regaddra_1_s10 (
    .F(regaddra_1_13),
    .I0(regaddra_1_19),
    .I1(mcycles_d_2_14),
    .I2(set_busb_to_Z_2_11),
    .I3(mcycles_d_0_7) 
);
defparam regaddra_1_s10.INIT=16'h8000;
  LUT4 regaddra_1_s11 (
    .F(regaddra_1_14),
    .I0(set_busb_to_Z_2_25),
    .I1(exchangeaf_Z_3),
    .I2(mcycles_d_2_8),
    .I3(set_busb_to_Z_2_11) 
);
defparam regaddra_1_s11.INIT=16'h4000;
  LUT4 regaddra_1_s12 (
    .F(regaddra_1_15),
    .I0(regaddra_1_20),
    .I1(w_m_cycle[0]),
    .I2(n332_4),
    .I3(ir_1) 
);
defparam regaddra_1_s12.INIT=16'h3F45;
  LUT4 regaddra_1_s13 (
    .F(regaddra_1_16),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(regaddrb_2_6) 
);
defparam regaddra_1_s13.INIT=16'h1000;
  LUT4 n2511_s16 (
    .F(n2511_19),
    .I0(n2511_27),
    .I1(n2511_28),
    .I2(set_busb_to_Z_2_11),
    .I3(n2511_29) 
);
defparam n2511_s16.INIT=16'h4F00;
  LUT4 n2511_s17 (
    .F(n2511_20),
    .I0(n2511_30),
    .I1(n2511_31),
    .I2(n2511_52),
    .I3(n2511_58) 
);
defparam n2511_s17.INIT=16'h004F;
  LUT3 n2511_s18 (
    .F(n2511_21),
    .I0(ir_2),
    .I1(ir_6),
    .I2(ir_7) 
);
defparam n2511_s18.INIT=8'h80;
  LUT4 n2511_s19 (
    .F(n2511_22),
    .I0(n1137_8),
    .I1(n3430_5),
    .I2(n2511_50),
    .I3(set_busb_to_Z_2_19) 
);
defparam n2511_s19.INIT=16'h0700;
  LUT4 n2511_s20 (
    .F(n2511_23),
    .I0(ir_3),
    .I1(n2511_34),
    .I2(ir_1),
    .I3(set_busb_to_Z_1_4) 
);
defparam n2511_s20.INIT=16'h0B00;
  LUT4 n2511_s21 (
    .F(n2511_24),
    .I0(n2511_35),
    .I1(n2511_54),
    .I2(ir_3),
    .I3(ir_0) 
);
defparam n2511_s21.INIT=16'h3FFA;
  LUT4 n2511_s22 (
    .F(n2511_25),
    .I0(n1138_8),
    .I1(n3366_5),
    .I2(n2511_37),
    .I3(n1140_8) 
);
defparam n2511_s22.INIT=16'h007F;
  LUT3 n2511_s23 (
    .F(n2511_26),
    .I0(set_busb_to_Z_2_42),
    .I1(set_busb_to_Z_2_25),
    .I2(n154_13) 
);
defparam n2511_s23.INIT=8'h0D;
  LUT4 n2518_s9 (
    .F(n2518_12),
    .I0(n2511_19),
    .I1(set_busb_to_Z_2_38),
    .I2(n2511_20),
    .I3(acc[0]) 
);
defparam n2518_s9.INIT=16'h4F00;
  LUT3 n2518_s10 (
    .F(n2518_13),
    .I0(n2511_19),
    .I1(set_busb_to_Z_2_38),
    .I2(n2518_17) 
);
defparam n2518_s10.INIT=8'hB0;
  LUT2 f_7_s8 (
    .F(f_7_12),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam f_7_s8.INIT=4'h4;
  LUT2 f_5_s11 (
    .F(f_5_15),
    .I0(ir_0),
    .I1(ir_1) 
);
defparam f_5_s11.INIT=4'h1;
  LUT2 n2038_s5 (
    .F(n2038_9),
    .I0(ir_7),
    .I1(set_addr_to_Z_1_12) 
);
defparam n2038_s5.INIT=4'h1;
  LUT4 n2038_s6 (
    .F(n2038_10),
    .I0(n2038_15),
    .I1(incdecz_9),
    .I2(n2038_16),
    .I3(mcycles_d_1_34) 
);
defparam n2038_s6.INIT=16'hF0BB;
  LUT4 n2038_s7 (
    .F(n2038_11),
    .I0(n2038_17),
    .I1(tstates_Z_1_23),
    .I2(n2038_18),
    .I3(n2038_26) 
);
defparam n2038_s7.INIT=16'h0001;
  LUT4 n2038_s8 (
    .F(n2038_12),
    .I0(ir_7),
    .I1(mcycles_d_0_21),
    .I2(n2038_20),
    .I3(n2715_6) 
);
defparam n2038_s8.INIT=16'hE4AE;
  LUT4 n2038_s9 (
    .F(n2038_13),
    .I0(mcycles_d_0_8),
    .I1(arith16_Z_5),
    .I2(n2038_21),
    .I3(n1138_6) 
);
defparam n2038_s9.INIT=16'h0C05;
  LUT4 n1410_s8 (
    .F(n1410_12),
    .I0(n1098_11),
    .I1(ir_4[4]),
    .I2(n189_11),
    .I3(ir_5) 
);
defparam n1410_s8.INIT=16'h770F;
  LUT4 n1410_s10 (
    .F(n1410_14),
    .I0(ir_3),
    .I1(n1410_19),
    .I2(n3366_5),
    .I3(arith16_Z_5) 
);
defparam n1410_s10.INIT=16'h4000;
  LUT4 n1410_s11 (
    .F(n1410_15),
    .I0(n1410_28),
    .I1(n1137_8),
    .I2(n1410_21),
    .I3(ir_3) 
);
defparam n1410_s11.INIT=16'hFE00;
  LUT3 n1410_s12 (
    .F(n1410_16),
    .I0(ir_3),
    .I1(ir_7),
    .I2(ir_6) 
);
defparam n1410_s12.INIT=8'hD3;
  LUT4 n1410_s13 (
    .F(n1410_17),
    .I0(n1410_22),
    .I1(set_busa_to_Z_1_22),
    .I2(n1410_23),
    .I3(n1410_24) 
);
defparam n1410_s13.INIT=16'hAC00;
  LUT4 n1410_s14 (
    .F(n1410_18),
    .I0(n1410_19),
    .I1(n1406_7),
    .I2(n1410_25),
    .I3(n189_11) 
);
defparam n1410_s14.INIT=16'h7077;
  LUT4 n1406_s7 (
    .F(n1406_11),
    .I0(set_busa_to_Z_2_9),
    .I1(regaddrb_2_6),
    .I2(n1406_13),
    .I3(n1406_14) 
);
defparam n1406_s7.INIT=16'h0700;
  LUT4 n1406_s8 (
    .F(n1406_12),
    .I0(n1407_13),
    .I1(n1406_15),
    .I2(set_busb_to_Z_2_11),
    .I3(n1406_16) 
);
defparam n1406_s8.INIT=16'h1F00;
  LUT4 n1407_s5 (
    .F(n1407_9),
    .I0(w_m_cycle[0]),
    .I1(iset[0]),
    .I2(ir_7),
    .I3(ir_6) 
);
defparam n1407_s5.INIT=16'h1003;
  LUT2 n1140_s10 (
    .F(n1140_14),
    .I0(ir_1),
    .I1(set_busa_to_Z_1_22) 
);
defparam n1140_s10.INIT=4'h1;
  LUT4 n1140_s12 (
    .F(n1140_16),
    .I0(n154_8),
    .I1(mcycles_d_2_14),
    .I2(n1321_13),
    .I3(set_busa_to_Z_1_29) 
);
defparam n1140_s12.INIT=16'h007F;
  LUT4 n1140_s13 (
    .F(n1140_17),
    .I0(n189_11),
    .I1(ir_3),
    .I2(ir_5),
    .I3(n1139_10) 
);
defparam n1140_s13.INIT=16'hEF00;
  LUT4 n1139_s11 (
    .F(n1139_15),
    .I0(ir_3),
    .I1(ir_2),
    .I2(ir_1),
    .I3(ir_0) 
);
defparam n1139_s11.INIT=16'h31F3;
  LUT4 n1136_s8 (
    .F(n1136_12),
    .I0(set_busb_to_Z_1_4),
    .I1(incdecz_8),
    .I2(exchangeaf_Z_4),
    .I3(n222_4) 
);
defparam n1136_s8.INIT=16'h8000;
  LUT4 n1136_s9 (
    .F(n1136_13),
    .I0(n1139_17),
    .I1(n279_23),
    .I2(ir_0),
    .I3(tstates_Z_1_25) 
);
defparam n1136_s9.INIT=16'hD000;
  LUT4 n1136_s10 (
    .F(n1136_14),
    .I0(n2503_12),
    .I1(ir_7),
    .I2(mcycles_d_1_36),
    .I3(n189_11) 
);
defparam n1136_s10.INIT=16'hF800;
  LUT4 n1136_s11 (
    .F(n1136_15),
    .I0(n2503_12),
    .I1(mcycles_d_1_17),
    .I2(arith16_Z_5),
    .I3(arith16_Z_8) 
);
defparam n1136_s11.INIT=16'h0FBB;
  LUT4 n289_s16 (
    .F(n289_19),
    .I0(mcycles_d_1_28),
    .I1(exchangeaf_Z_3),
    .I2(n1085_21),
    .I3(mcycles_d_1_11) 
);
defparam n289_s16.INIT=16'h000D;
  LUT2 n289_s17 (
    .F(n289_20),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_22) 
);
defparam n289_s17.INIT=4'h1;
  LUT4 n289_s18 (
    .F(n289_21),
    .I0(n290_18),
    .I1(mcycles_d_1_12),
    .I2(n189_11),
    .I3(n289_22) 
);
defparam n289_s18.INIT=16'h001F;
  LUT3 n291_s9 (
    .F(n291_12),
    .I0(i[5]),
    .I1(pc[13]),
    .I2(n1088_18) 
);
defparam n291_s9.INIT=8'hAC;
  LUT3 n292_s10 (
    .F(n292_13),
    .I0(i[4]),
    .I1(pc[12]),
    .I2(n1088_18) 
);
defparam n292_s10.INIT=8'h53;
  LUT3 n297_s9 (
    .F(n297_12),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(n296_13) 
);
defparam n297_s9.INIT=8'h10;
  LUT4 n300_s9 (
    .F(n300_12),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[4]) 
);
defparam n300_s9.INIT=16'h01FE;
  LUT2 n302_s10 (
    .F(n302_13),
    .I0(pc[1]),
    .I1(pc[0]) 
);
defparam n302_s10.INIT=4'h8;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(set_busb_to_Z_2_11),
    .I1(n222_4),
    .I2(n354_16),
    .I3(mcycles_d_2_22) 
);
defparam n354_s9.INIT=16'h00F4;
  LUT3 n354_s10 (
    .F(n354_13),
    .I0(incdecz_9),
    .I1(n332_4),
    .I2(mcycles_d_0_21) 
);
defparam n354_s10.INIT=8'h0B;
  LUT2 n1083_s16 (
    .F(n1083_19),
    .I0(tmpaddr[14]),
    .I1(n1084_14) 
);
defparam n1083_s16.INIT=4'h8;
  LUT4 n1083_s17 (
    .F(n1083_20),
    .I0(ir_2),
    .I1(ir_4[4]),
    .I2(ir_5),
    .I3(ir_0) 
);
defparam n1083_s17.INIT=16'h0100;
  LUT2 n1083_s18 (
    .F(n1083_21),
    .I0(ir_1),
    .I1(ir_3) 
);
defparam n1083_s18.INIT=4'h9;
  LUT4 n1083_s19 (
    .F(n1083_22),
    .I0(n99_22),
    .I1(ir_1),
    .I2(ir_2),
    .I3(ir_0) 
);
defparam n1083_s19.INIT=16'h000B;
  LUT2 n1083_s20 (
    .F(n1083_23),
    .I0(w_m_cycle[0]),
    .I1(iset[1]) 
);
defparam n1083_s20.INIT=4'h8;
  LUT4 n1083_s21 (
    .F(n1083_24),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(w_m_cycle[0]),
    .I3(intcycle) 
);
defparam n1083_s21.INIT=16'h1000;
  LUT4 n1083_s22 (
    .F(n1083_25),
    .I0(w_m_cycle[1]),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(w_m_cycle[2]) 
);
defparam n1083_s22.INIT=16'h0100;
  LUT2 n1083_s23 (
    .F(n1083_26),
    .I0(i[7]),
    .I1(n1088_18) 
);
defparam n1083_s23.INIT=4'h8;
  LUT4 n1084_s11 (
    .F(n1084_14),
    .I0(tmpaddr[13]),
    .I1(tmpaddr[12]),
    .I2(n1090_14),
    .I3(n1084_16) 
);
defparam n1084_s11.INIT=16'h8000;
  LUT3 n1084_s12 (
    .F(n1084_15),
    .I0(i[6]),
    .I1(pc[14]),
    .I2(n1088_18) 
);
defparam n1084_s12.INIT=8'hAC;
  LUT3 n1085_s14 (
    .F(n1085_17),
    .I0(tmpaddr[12]),
    .I1(n1090_14),
    .I2(n1084_16) 
);
defparam n1085_s14.INIT=8'h80;
  LUT4 n1086_s10 (
    .F(n1086_13),
    .I0(ff_di_reg[4]),
    .I1(n1086_14),
    .I2(tmpaddr[12]),
    .I3(n1098_11) 
);
defparam n1086_s10.INIT=16'hC355;
  LUT3 n1087_s11 (
    .F(n1087_14),
    .I0(i[3]),
    .I1(pc[11]),
    .I2(n1088_18) 
);
defparam n1087_s11.INIT=8'h53;
  LUT4 n1088_s13 (
    .F(n1088_16),
    .I0(ff_di_reg[2]),
    .I1(tmpaddr[10]),
    .I2(n1087_15),
    .I3(n1098_11) 
);
defparam n1088_s13.INIT=16'h3CAA;
  LUT4 n1089_s11 (
    .F(n1089_14),
    .I0(ff_di_reg[1]),
    .I1(n1089_15),
    .I2(tmpaddr[9]),
    .I3(n1098_11) 
);
defparam n1089_s11.INIT=16'hC355;
  LUT4 n1090_s11 (
    .F(n1090_14),
    .I0(tmpaddr[3]),
    .I1(tmpaddr[2]),
    .I2(n1090_15),
    .I3(n1094_11) 
);
defparam n1090_s11.INIT=16'h8000;
  LUT3 n1091_s11 (
    .F(n1091_14),
    .I0(tmpaddr[6]),
    .I1(n1092_11),
    .I2(tmpaddr[7]) 
);
defparam n1091_s11.INIT=8'h78;
  LUT3 n1093_s11 (
    .F(n1093_14),
    .I0(tmpaddr[4]),
    .I1(n1094_10),
    .I2(tmpaddr[5]) 
);
defparam n1093_s11.INIT=8'h78;
  LUT2 n1094_s8 (
    .F(n1094_11),
    .I0(tmpaddr[1]),
    .I1(tmpaddr[0]) 
);
defparam n1094_s8.INIT=4'h8;
  LUT4 n1096_s11 (
    .F(n1096_14),
    .I0(tmpaddr[1]),
    .I1(tmpaddr[0]),
    .I2(n1098_11),
    .I3(tmpaddr[2]) 
);
defparam n1096_s11.INIT=16'h7F80;
  LUT4 n1297_s10 (
    .F(n1297_13),
    .I0(exchangeaf_Z_3),
    .I1(ir_0),
    .I2(ir_1),
    .I3(ir_2) 
);
defparam n1297_s10.INIT=16'h0B33;
  LUT4 n1365_s15 (
    .F(n1365_18),
    .I0(i[3]),
    .I1(n1365_19),
    .I2(n1365_20),
    .I3(special_ld_Z[0]) 
);
defparam n1365_s15.INIT=16'h0FBB;
  LUT4 n1515_s16 (
    .F(n1515_19),
    .I0(n1515_23),
    .I1(n1524_15),
    .I2(n1524_16),
    .I3(n1554_13) 
);
defparam n1515_s16.INIT=16'h017F;
  LUT3 n1515_s17 (
    .F(n1515_20),
    .I0(busa[6]),
    .I1(n1515_24),
    .I2(ir_3) 
);
defparam n1515_s17.INIT=8'hC5;
  LUT4 n1515_s18 (
    .F(n1515_21),
    .I0(busb[7]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(n2687_11) 
);
defparam n1515_s18.INIT=16'hC75F;
  LUT3 n1515_s19 (
    .F(n1515_22),
    .I0(n1515_25),
    .I1(n1515_26),
    .I2(busb[7]) 
);
defparam n1515_s19.INIT=8'hC5;
  LUT3 n1519_s7 (
    .F(n1519_10),
    .I0(busa[2]),
    .I1(busa[4]),
    .I2(ir_3) 
);
defparam n1519_s7.INIT=8'h35;
  LUT4 n1519_s8 (
    .F(n1519_11),
    .I0(busb[3]),
    .I1(n1519_15),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1519_s8.INIT=16'hD710;
  LUT4 n1519_s9 (
    .F(n1519_12),
    .I0(n1519_16),
    .I1(f[4]),
    .I2(busa[3]),
    .I3(f_0_11) 
);
defparam n1519_s9.INIT=16'h6800;
  LUT4 n1519_s10 (
    .F(n1519_13),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1519_s10.INIT=16'hF53F;
  LUT4 n1519_s11 (
    .F(n1519_14),
    .I0(w_addsub_l[4]),
    .I1(n1519_17),
    .I2(alu_op_r[3]),
    .I3(n1554_15) 
);
defparam n1519_s11.INIT=16'h0C0A;
  LUT3 n1531_s8 (
    .F(n1531_11),
    .I0(ir_1),
    .I1(ir_6),
    .I2(ir_7) 
);
defparam n1531_s8.INIT=8'h40;
  LUT4 n1549_s14 (
    .F(n1549_17),
    .I0(n2503_12),
    .I1(n1549_23),
    .I2(alu_op_r[3]),
    .I3(busb[5]) 
);
defparam n1549_s14.INIT=16'hACF3;
  LUT3 n1549_s15 (
    .F(n1549_18),
    .I0(busa[0]),
    .I1(busa[2]),
    .I2(ir_3) 
);
defparam n1549_s15.INIT=8'h35;
  LUT4 n1549_s16 (
    .F(n1549_19),
    .I0(busa[2]),
    .I1(f[4]),
    .I2(busa[3]),
    .I3(busa[1]) 
);
defparam n1549_s16.INIT=16'hFC13;
  LUT3 n1549_s17 (
    .F(n1549_20),
    .I0(alu_op_r[1]),
    .I1(busb[5]),
    .I2(alu_op_r[0]) 
);
defparam n1549_s17.INIT=8'hB0;
  LUT4 n1549_s18 (
    .F(n1549_21),
    .I0(alu_op_r[1]),
    .I1(busb[1]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1549_s18.INIT=16'hD000;
  LUT4 n1549_s19 (
    .F(n1549_22),
    .I0(alu_op_r[1]),
    .I1(busb[1]),
    .I2(alu_op_r[0]),
    .I3(busa[1]) 
);
defparam n1549_s19.INIT=16'hBEE8;
  LUT3 n1550_s16 (
    .F(n1550_19),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(f[1]) 
);
defparam n1550_s16.INIT=8'h0E;
  LUT4 n1550_s17 (
    .F(n1550_20),
    .I0(w_addsub_l[5]),
    .I1(alu_op_r[3]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam n1550_s17.INIT=16'h1EFB;
  LUT3 n1551_s10 (
    .F(n1551_13),
    .I0(w_addsub_s[4]),
    .I1(busb[3]),
    .I2(alu_cpi_r) 
);
defparam n1551_s10.INIT=8'hAC;
  LUT4 n1552_s18 (
    .F(n1552_21),
    .I0(ff_di_reg[5]),
    .I1(ff_di_reg[4]),
    .I2(ff_di_reg[1]),
    .I3(ff_di_reg[0]) 
);
defparam n1552_s18.INIT=16'h9669;
  LUT4 n1554_s14 (
    .F(n1554_17),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(busa[3]),
    .I3(busa[4]) 
);
defparam n1554_s14.INIT=16'hE000;
  LUT2 n1554_s15 (
    .F(n1554_18),
    .I0(busa[6]),
    .I1(busa[5]) 
);
defparam n1554_s15.INIT=4'h1;
  LUT4 n1523_s10 (
    .F(n1523_13),
    .I0(iset[1]),
    .I1(n1098_11),
    .I2(regaddrb_2_6),
    .I3(n1321_13) 
);
defparam n1523_s10.INIT=16'h8000;
  LUT2 n1524_s12 (
    .F(n1524_15),
    .I0(f[1]),
    .I1(busa[5]) 
);
defparam n1524_s12.INIT=4'h9;
  LUT4 n1524_s13 (
    .F(n1524_16),
    .I0(n1524_20),
    .I1(n1550_19),
    .I2(busa[4]),
    .I3(busa[3]) 
);
defparam n1524_s13.INIT=16'h3FF5;
  LUT4 n1524_s14 (
    .F(n1524_17),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(n3430_5),
    .I3(busb[6]) 
);
defparam n1524_s14.INIT=16'h2C00;
  LUT4 n1524_s15 (
    .F(n1524_18),
    .I0(n3430_5),
    .I1(n1524_21),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1524_s15.INIT=16'h0A03;
  LUT4 n1524_s16 (
    .F(n1524_19),
    .I0(n1524_22),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(n1524_23) 
);
defparam n1524_s16.INIT=16'h303B;
  LUT3 n1525_s9 (
    .F(n1525_12),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(busa[5]) 
);
defparam n1525_s9.INIT=8'h70;
  LUT4 n1525_s10 (
    .F(n1525_13),
    .I0(regaddrb_2_6),
    .I1(n1525_16),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1525_s10.INIT=16'h0A03;
  LUT4 n1525_s11 (
    .F(n1525_14),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(regaddrb_2_6),
    .I3(busb[5]) 
);
defparam n1525_s11.INIT=16'h2C00;
  LUT4 n1525_s12 (
    .F(n1525_15),
    .I0(w_addsub_m[2]),
    .I1(n1525_17),
    .I2(alu_op_r[3]),
    .I3(n1554_15) 
);
defparam n1525_s12.INIT=16'h0305;
  LUT3 n1526_s9 (
    .F(n1526_12),
    .I0(n1524_20),
    .I1(n1550_19),
    .I2(busa[3]) 
);
defparam n1526_s9.INIT=8'hCA;
  LUT4 n1526_s10 (
    .F(n1526_13),
    .I0(n1526_16),
    .I1(mcycles_d_2_14),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1526_s10.INIT=16'h3CC5;
  LUT4 n1526_s11 (
    .F(n1526_14),
    .I0(alu_op_r[1]),
    .I1(w_addsub_m[1]),
    .I2(n1526_17),
    .I3(alu_op_r[2]) 
);
defparam n1526_s11.INIT=16'h7033;
  LUT3 n1526_s12 (
    .F(n1526_15),
    .I0(alu_op_r[3]),
    .I1(n1526_18),
    .I2(alu_op_r[2]) 
);
defparam n1526_s12.INIT=8'hB0;
  LUT4 n1528_s10 (
    .F(n1528_13),
    .I0(f[4]),
    .I1(busa[1]),
    .I2(busa[2]),
    .I3(n1528_17) 
);
defparam n1528_s10.INIT=16'h0EF0;
  LUT3 n1528_s11 (
    .F(n1528_14),
    .I0(busa[1]),
    .I1(busa[3]),
    .I2(ir_3) 
);
defparam n1528_s11.INIT=8'h35;
  LUT4 n1528_s12 (
    .F(n1528_15),
    .I0(busb[2]),
    .I1(incdecz_8),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1528_s12.INIT=16'hD710;
  LUT4 n1528_s13 (
    .F(n1528_16),
    .I0(alu_op_r[1]),
    .I1(busb[2]),
    .I2(busa[2]),
    .I3(alu_op_r[0]) 
);
defparam n1528_s13.INIT=16'h14E8;
  LUT4 n1530_s9 (
    .F(n1530_12),
    .I0(busb[4]),
    .I1(busa[0]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1530_s9.INIT=16'hF503;
  LUT4 n1530_s10 (
    .F(n1530_13),
    .I0(busb[0]),
    .I1(n1530_15),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1530_s10.INIT=16'hD710;
  LUT4 n1530_s11 (
    .F(n1530_14),
    .I0(alu_op_r[1]),
    .I1(w_addsub_l[1]),
    .I2(alu_op_r[0]),
    .I3(n1530_16) 
);
defparam n1530_s11.INIT=16'h0FD0;
  LUT3 n2064_s19 (
    .F(n2064_22),
    .I0(w_addsub_l[2]),
    .I1(n1549_22),
    .I2(n1554_15) 
);
defparam n2064_s19.INIT=8'h35;
  LUT3 n2064_s20 (
    .F(n2064_23),
    .I0(n1549_25),
    .I1(n1549_16),
    .I2(n1549_14) 
);
defparam n2064_s20.INIT=8'h0D;
  LUT4 n2064_s21 (
    .F(n2064_24),
    .I0(n332_4),
    .I1(w_m_cycle[0]),
    .I2(regaddra_1_20),
    .I3(ir_1) 
);
defparam n2064_s21.INIT=16'h770F;
  LUT4 n2064_s22 (
    .F(n2064_25),
    .I0(w_m_cycle[2]),
    .I1(ir_1),
    .I2(n2064_28),
    .I3(n332_4) 
);
defparam n2064_s22.INIT=16'h1000;
  LUT4 regaddra_1_s14 (
    .F(regaddra_1_17),
    .I0(ir_5),
    .I1(ir_4[4]),
    .I2(ir_0),
    .I3(ir_3) 
);
defparam regaddra_1_s14.INIT=16'hE000;
  LUT2 regaddra_1_s15 (
    .F(regaddra_1_18),
    .I0(ir_1),
    .I1(ir_2) 
);
defparam regaddra_1_s15.INIT=4'h1;
  LUT3 regaddra_1_s16 (
    .F(regaddra_1_19),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam regaddra_1_s16.INIT=8'h60;
  LUT4 regaddra_1_s17 (
    .F(regaddra_1_20),
    .I0(ir_7),
    .I1(ir_2),
    .I2(ir_6),
    .I3(ir_0) 
);
defparam regaddra_1_s17.INIT=16'h4000;
  LUT4 n2511_s24 (
    .F(n2511_27),
    .I0(n2511_38),
    .I1(n189_11),
    .I2(n2511_39),
    .I3(n1410_22) 
);
defparam n2511_s24.INIT=16'hF800;
  LUT4 n2511_s25 (
    .F(n2511_28),
    .I0(n154_8),
    .I1(n256_10),
    .I2(n257_12),
    .I3(n2511_40) 
);
defparam n2511_s25.INIT=16'h007F;
  LUT4 n2511_s26 (
    .F(n2511_29),
    .I0(n2511_41),
    .I1(set_busb_to_Z_2_24),
    .I2(n2511_42),
    .I3(ir_0) 
);
defparam n2511_s26.INIT=16'h0305;
  LUT4 n2511_s27 (
    .F(n2511_30),
    .I0(n1098_11),
    .I1(n154_8),
    .I2(n256_7),
    .I3(set_busb_to_Z_2_42) 
);
defparam n2511_s27.INIT=16'hAC00;
  LUT4 n2511_s28 (
    .F(n2511_31),
    .I0(n1410_19),
    .I1(n154_13),
    .I2(n2511_43),
    .I3(set_busa_to_Z_1_29) 
);
defparam n2511_s28.INIT=16'h0007;
  LUT4 n2511_s31 (
    .F(n2511_34),
    .I0(n189_11),
    .I1(ir_4[4]),
    .I2(ir_2),
    .I3(ir_5) 
);
defparam n2511_s31.INIT=16'h4F00;
  LUT3 n2511_s32 (
    .F(n2511_35),
    .I0(set_addr_to_Z_1_32),
    .I1(n222_4),
    .I2(ir_4[4]) 
);
defparam n2511_s32.INIT=8'h35;
  LUT2 n2511_s34 (
    .F(n2511_37),
    .I0(ir_3),
    .I1(ir_4[4]) 
);
defparam n2511_s34.INIT=4'h4;
  LUT3 n2038_s11 (
    .F(n2038_15),
    .I0(ir_5),
    .I1(n189_11),
    .I2(mcycles_d_0_7) 
);
defparam n2038_s11.INIT=8'h10;
  LUT4 n2038_s12 (
    .F(n2038_16),
    .I0(n154_8),
    .I1(ir_4[4]),
    .I2(n1098_11),
    .I3(ir_5) 
);
defparam n2038_s12.INIT=16'hC5CC;
  LUT4 n2038_s13 (
    .F(n2038_17),
    .I0(n1321_11),
    .I1(n2687_6),
    .I2(ir_1),
    .I3(set_busb_to_Z_2_11) 
);
defparam n2038_s13.INIT=16'hEF00;
  LUT4 n2038_s14 (
    .F(n2038_18),
    .I0(n256_10),
    .I1(ir_6),
    .I2(ir_7),
    .I3(n222_4) 
);
defparam n2038_s14.INIT=16'h00BE;
  LUT3 n2038_s16 (
    .F(n2038_20),
    .I0(ir_1),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam n2038_s16.INIT=8'hD3;
  LUT4 n2038_s17 (
    .F(n2038_21),
    .I0(ir_7),
    .I1(ir_0),
    .I2(ir_1),
    .I3(n222_4) 
);
defparam n2038_s17.INIT=16'h000D;
  LUT4 n2038_s18 (
    .F(n2038_22),
    .I0(n1321_10),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n2038_s18.INIT=16'h3ECF;
  LUT3 n1410_s15 (
    .F(n1410_19),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(w_m_cycle[0]) 
);
defparam n1410_s15.INIT=8'h87;
  LUT3 n1410_s17 (
    .F(n1410_21),
    .I0(set_busa_to_Z_1_22),
    .I1(ir_1),
    .I2(ir_2) 
);
defparam n1410_s17.INIT=8'hB0;
  LUT2 n1410_s18 (
    .F(n1410_22),
    .I0(ir_3),
    .I1(ir_0) 
);
defparam n1410_s18.INIT=4'h4;
  LUT4 n1410_s19 (
    .F(n1410_23),
    .I0(n2687_6),
    .I1(ir_2),
    .I2(ir_0),
    .I3(ir_1) 
);
defparam n1410_s19.INIT=16'h233F;
  LUT4 n1410_s20 (
    .F(n1410_24),
    .I0(n256_7),
    .I1(w_m_cycle[0]),
    .I2(arith16_Z_5),
    .I3(set_busb_to_Z_2_11) 
);
defparam n1410_s20.INIT=16'hB000;
  LUT4 n1410_s21 (
    .F(n1410_25),
    .I0(ir_3),
    .I1(n1410_26),
    .I2(ir_1),
    .I3(n332_4) 
);
defparam n1410_s21.INIT=16'h3037;
  LUT4 n1406_s9 (
    .F(n1406_13),
    .I0(ir_1),
    .I1(n189_11),
    .I2(ir_3),
    .I3(n1410_21) 
);
defparam n1406_s9.INIT=16'hF400;
  LUT3 n1406_s10 (
    .F(n1406_14),
    .I0(set_busa_to_Z_2_16),
    .I1(n1139_17),
    .I2(set_busb_to_Z_2_40) 
);
defparam n1406_s10.INIT=8'h0D;
  LUT4 n1406_s11 (
    .F(n1406_15),
    .I0(n1098_11),
    .I1(n2503_12),
    .I2(set_busb_to_Z_2_34),
    .I3(n189_11) 
);
defparam n1406_s11.INIT=16'hFCA0;
  LUT4 n1406_s12 (
    .F(n1406_16),
    .I0(set_busa_to_Z_2_25),
    .I1(n1406_17),
    .I2(iset[0]),
    .I3(n1136_12) 
);
defparam n1406_s12.INIT=16'h000E;
  LUT4 n289_s19 (
    .F(n289_22),
    .I0(mcycles_d_2_15),
    .I1(n1098_11),
    .I2(exchangeaf_Z_4),
    .I3(mcycles_d_2_16) 
);
defparam n289_s19.INIT=16'h8000;
  LUT4 n1084_s13 (
    .F(n1084_16),
    .I0(tmpaddr[11]),
    .I1(tmpaddr[10]),
    .I2(tmpaddr[9]),
    .I3(tmpaddr[8]) 
);
defparam n1084_s13.INIT=16'h8000;
  LUT2 n1086_s11 (
    .F(n1086_14),
    .I0(n1090_14),
    .I1(n1084_16) 
);
defparam n1086_s11.INIT=4'h8;
  LUT3 n1087_s12 (
    .F(n1087_15),
    .I0(tmpaddr[9]),
    .I1(tmpaddr[8]),
    .I2(n1090_14) 
);
defparam n1087_s12.INIT=8'h80;
  LUT2 n1089_s12 (
    .F(n1089_15),
    .I0(tmpaddr[8]),
    .I1(n1090_14) 
);
defparam n1089_s12.INIT=4'h8;
  LUT4 n1090_s12 (
    .F(n1090_15),
    .I0(tmpaddr[7]),
    .I1(tmpaddr[6]),
    .I2(tmpaddr[5]),
    .I3(tmpaddr[4]) 
);
defparam n1090_s12.INIT=16'h8000;
  LUT4 n1365_s16 (
    .F(n1365_19),
    .I0(i[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(n1365_21) 
);
defparam n1365_s16.INIT=16'h0100;
  LUT4 n1365_s17 (
    .F(n1365_20),
    .I0(r[0]),
    .I1(r[7]),
    .I2(n1365_22),
    .I3(n1365_23) 
);
defparam n1365_s17.INIT=16'h1000;
  LUT2 n1515_s20 (
    .F(n1515_23),
    .I0(f[1]),
    .I1(busa[6]) 
);
defparam n1515_s20.INIT=4'h9;
  LUT4 n1515_s21 (
    .F(n1515_24),
    .I0(busa[7]),
    .I1(n1515_27),
    .I2(ir_4[4]),
    .I3(ir_5) 
);
defparam n1515_s21.INIT=16'hF53C;
  LUT4 n1515_s22 (
    .F(n1515_25),
    .I0(alu_op_r[2]),
    .I1(n1515_28),
    .I2(alu_op_r[1]),
    .I3(busa[7]) 
);
defparam n1515_s22.INIT=16'hC33E;
  LUT4 n1515_s23 (
    .F(n1515_26),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1515_29) 
);
defparam n1515_s23.INIT=16'hDF28;
  LUT3 n1519_s12 (
    .F(n1519_15),
    .I0(ir_5),
    .I1(ir_4[4]),
    .I2(ir_3) 
);
defparam n1519_s12.INIT=8'h40;
  LUT4 n1519_s13 (
    .F(n1519_16),
    .I0(f[1]),
    .I1(busa[2]),
    .I2(busa[1]),
    .I3(f[4]) 
);
defparam n1519_s13.INIT=16'h7E83;
  LUT4 n1519_s14 (
    .F(n1519_17),
    .I0(alu_op_r[1]),
    .I1(busb[3]),
    .I2(busa[3]),
    .I3(alu_op_r[0]) 
);
defparam n1519_s14.INIT=16'h14E8;
  LUT3 n1549_s20 (
    .F(n1549_23),
    .I0(busb[5]),
    .I1(w_addsub_s[2]),
    .I2(alu_cpi_r) 
);
defparam n1549_s20.INIT=8'h60;
  LUT4 n1524_s17 (
    .F(n1524_20),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(f[1]),
    .I3(f[4]) 
);
defparam n1524_s17.INIT=16'h7000;
  LUT3 n1524_s18 (
    .F(n1524_21),
    .I0(busa[5]),
    .I1(busa[7]),
    .I2(ir_3) 
);
defparam n1524_s18.INIT=8'h35;
  LUT4 n1524_s19 (
    .F(n1524_22),
    .I0(alu_op_r[1]),
    .I1(busb[6]),
    .I2(alu_op_r[0]),
    .I3(busa[6]) 
);
defparam n1524_s19.INIT=16'hBEE8;
  LUT4 n1524_s20 (
    .F(n1524_23),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(w_addsub_m[3]) 
);
defparam n1524_s20.INIT=16'h008F;
  LUT3 n1525_s13 (
    .F(n1525_16),
    .I0(busa[4]),
    .I1(busa[6]),
    .I2(ir_3) 
);
defparam n1525_s13.INIT=8'h35;
  LUT4 n1525_s14 (
    .F(n1525_17),
    .I0(alu_op_r[1]),
    .I1(busb[5]),
    .I2(alu_op_r[0]),
    .I3(busa[5]) 
);
defparam n1525_s14.INIT=16'hBEE8;
  LUT3 n1526_s13 (
    .F(n1526_16),
    .I0(busa[3]),
    .I1(busa[5]),
    .I2(ir_3) 
);
defparam n1526_s13.INIT=8'h35;
  LUT4 n1526_s14 (
    .F(n1526_17),
    .I0(busb[4]),
    .I1(busa[4]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1526_s14.INIT=16'hF800;
  LUT4 n1526_s15 (
    .F(n1526_18),
    .I0(busb[4]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[4]) 
);
defparam n1526_s15.INIT=16'hFEE8;
  LUT4 n1528_s14 (
    .F(n1528_17),
    .I0(f[4]),
    .I1(busa[3]),
    .I2(busa[1]),
    .I3(f[1]) 
);
defparam n1528_s14.INIT=16'hE00E;
  LUT3 n1530_s12 (
    .F(n1530_15),
    .I0(ir_3),
    .I1(ir_4[4]),
    .I2(ir_5) 
);
defparam n1530_s12.INIT=8'h01;
  LUT4 n1530_s13 (
    .F(n1530_16),
    .I0(busb[0]),
    .I1(busa[0]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1530_s13.INIT=16'h0E98;
  LUT3 n2064_s25 (
    .F(n2064_28),
    .I0(ir_0),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam n2064_s25.INIT=8'h7C;
  LUT4 n2511_s35 (
    .F(n2511_38),
    .I0(ir_2),
    .I1(ir_4[4]),
    .I2(ir_5),
    .I3(ir_1) 
);
defparam n2511_s35.INIT=16'h1400;
  LUT4 n2511_s36 (
    .F(n2511_39),
    .I0(n256_7),
    .I1(n222_4),
    .I2(n189_11),
    .I3(set_busb_to_Z_1_8) 
);
defparam n2511_s36.INIT=16'hF800;
  LUT4 n2511_s37 (
    .F(n2511_40),
    .I0(n2511_44),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(ir_2) 
);
defparam n2511_s37.INIT=16'h1000;
  LUT4 n2511_s38 (
    .F(n2511_41),
    .I0(n2511_45),
    .I1(ir_2),
    .I2(mcycles_d_2_15),
    .I3(n2511_46) 
);
defparam n2511_s38.INIT=16'h1000;
  LUT4 n2511_s39 (
    .F(n2511_42),
    .I0(n1410_19),
    .I1(n3366_5),
    .I2(arith16_Z_5),
    .I3(arith16_Z_6) 
);
defparam n2511_s39.INIT=16'h8000;
  LUT4 n2511_s40 (
    .F(n2511_43),
    .I0(ir_3),
    .I1(n1321_10),
    .I2(n3366_5),
    .I3(n222_4) 
);
defparam n2511_s40.INIT=16'h8000;
  LUT4 n1410_s22 (
    .F(n1410_26),
    .I0(ir_0),
    .I1(ir_2),
    .I2(ir_7),
    .I3(ir_6) 
);
defparam n1410_s22.INIT=16'h0100;
  LUT3 n1406_s13 (
    .F(n1406_17),
    .I0(n3430_5),
    .I1(ir_7),
    .I2(ir_6) 
);
defparam n1406_s13.INIT=8'hE3;
  LUT4 n1365_s18 (
    .F(n1365_21),
    .I0(i[7]),
    .I1(i[6]),
    .I2(i[5]),
    .I3(i[4]) 
);
defparam n1365_s18.INIT=16'h0001;
  LUT2 n1365_s19 (
    .F(n1365_22),
    .I0(r[6]),
    .I1(r[1]) 
);
defparam n1365_s19.INIT=4'h1;
  LUT4 n1365_s20 (
    .F(n1365_23),
    .I0(r[5]),
    .I1(r[4]),
    .I2(r[3]),
    .I3(r[2]) 
);
defparam n1365_s20.INIT=16'h0001;
  LUT3 n1515_s24 (
    .F(n1515_27),
    .I0(busa[0]),
    .I1(f[0]),
    .I2(ir_4[4]) 
);
defparam n1515_s24.INIT=8'hC5;
  LUT4 n1515_s25 (
    .F(n1515_28),
    .I0(alu_op_r[1]),
    .I1(w_addsub_m[4]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1515_s25.INIT=16'h7303;
  LUT4 n1515_s26 (
    .F(n1515_29),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(w_addsub_m[4]),
    .I3(busa[7]) 
);
defparam n1515_s26.INIT=16'h3EC1;
  LUT4 n2511_s41 (
    .F(n2511_44),
    .I0(n99_22),
    .I1(ir_0),
    .I2(ir_1),
    .I3(w_m_cycle[1]) 
);
defparam n2511_s41.INIT=16'hFD3F;
  LUT4 n2511_s42 (
    .F(n2511_45),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(intcycle),
    .I3(ir_1) 
);
defparam n2511_s42.INIT=16'h00EF;
  LUT4 n2511_s43 (
    .F(n2511_46),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(ir_5),
    .I3(w_m_cycle[0]) 
);
defparam n2511_s43.INIT=16'h4100;
  LUT4 n1087_s13 (
    .F(n1087_17),
    .I0(tmpaddr[10]),
    .I1(tmpaddr[9]),
    .I2(tmpaddr[8]),
    .I3(n1090_14) 
);
defparam n1087_s13.INIT=16'h8000;
  LUT4 n1515_s27 (
    .F(n1515_31),
    .I0(alu_op_r[3]),
    .I1(n1515_25),
    .I2(n1515_26),
    .I3(busb[7]) 
);
defparam n1515_s27.INIT=16'h5011;
  LUT4 n1523_s11 (
    .F(n1523_15),
    .I0(save_alu_r),
    .I1(ff_di_reg[7]),
    .I2(n1365_12),
    .I3(n1523_8) 
);
defparam n1523_s11.INIT=16'hF100;
  LUT4 n1085_s15 (
    .F(n1085_19),
    .I0(n1085_23),
    .I1(n291_11),
    .I2(regbusc[13]),
    .I3(n300_8) 
);
defparam n1085_s15.INIT=16'h0544;
  LUT4 n301_s11 (
    .F(n301_15),
    .I0(n1134_8),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[0]) 
);
defparam n301_s11.INIT=16'h4000;
  LUT4 n3344_s1 (
    .F(n3344_5),
    .I0(iset[1]),
    .I1(imode_Z_0_4),
    .I2(imode_Z[1]),
    .I3(w_cpu_enable) 
);
defparam n3344_s1.INIT=16'h8F00;
  LUT3 f_2_s6 (
    .F(f_2_11),
    .I0(n154_11),
    .I1(ir_1),
    .I2(n332_4) 
);
defparam f_2_s6.INIT=8'h20;
  LUT4 f_5_s12 (
    .F(f_5_17),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[1]) 
);
defparam f_5_s12.INIT=16'hB000;
  LUT4 n1088_s14 (
    .F(n1088_18),
    .I0(n154_8),
    .I1(istatus[0]),
    .I2(intcycle),
    .I3(istatus[1]) 
);
defparam n1088_s14.INIT=16'h2000;
  LUT4 n1550_s18 (
    .F(n1550_22),
    .I0(busa[3]),
    .I1(busa[1]),
    .I2(busa[2]),
    .I3(f[1]) 
);
defparam n1550_s18.INIT=16'h00A8;
  LUT4 n354_s12 (
    .F(n354_16),
    .I0(w_m_cycle[2]),
    .I1(ir_2),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n354_s12.INIT=16'h0440;
  LUT3 n1139_s12 (
    .F(n1139_17),
    .I0(ir_3),
    .I1(ir_4[4]),
    .I2(ir_5) 
);
defparam n1139_s12.INIT=8'hE0;
  LUT4 n1693_s4 (
    .F(n1693_8),
    .I0(iset[1]),
    .I1(ir_3),
    .I2(ir_4[4]),
    .I3(n162_5) 
);
defparam n1693_s4.INIT=16'h0200;
  LUT4 n293_s7 (
    .F(n293_11),
    .I0(n1087_10),
    .I1(n293_9),
    .I2(n94_3),
    .I3(n1083_11) 
);
defparam n293_s7.INIT=16'h3A33;
  LUT4 n290_s12 (
    .F(n290_16),
    .I0(n1084_11),
    .I1(n290_14),
    .I2(n94_3),
    .I3(n1083_11) 
);
defparam n290_s12.INIT=16'h3A33;
  LUT4 n1549_s21 (
    .F(n1549_25),
    .I0(f_0_11),
    .I1(n1549_18),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1549_s21.INIT=16'h0700;
  LUT4 f_7_s9 (
    .F(f_7_14),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam f_7_s9.INIT=16'h0400;
  LUT3 n1406_s14 (
    .F(n1406_19),
    .I0(n222_4),
    .I1(ir_1),
    .I2(n332_4) 
);
defparam n1406_s14.INIT=8'h80;
  LUT4 n1136_s12 (
    .F(n1136_17),
    .I0(ir_1),
    .I1(n332_4),
    .I2(n222_4),
    .I3(preservec_Z_10) 
);
defparam n1136_s12.INIT=16'h007F;
  LUT3 n1139_s13 (
    .F(n1139_19),
    .I0(n222_4),
    .I1(ir_1),
    .I2(n332_4) 
);
defparam n1139_s13.INIT=8'h40;
  LUT4 n1531_s9 (
    .F(n1531_13),
    .I0(mcycles_d_1_7),
    .I1(ir_1),
    .I2(ir_6),
    .I3(ir_7) 
);
defparam n1531_s9.INIT=16'h2000;
  LUT4 n1528_s15 (
    .F(n1528_19),
    .I0(alu_op_r[0]),
    .I1(busb[6]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1528_s15.INIT=16'hD000;
  LUT4 n1085_s16 (
    .F(n1085_21),
    .I0(ir_2),
    .I1(ir_6),
    .I2(ir_7),
    .I3(f_5_15) 
);
defparam n1085_s16.INIT=16'h8000;
  LUT4 n290_s13 (
    .F(n290_18),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(set_busb_to_Z_1_4),
    .I3(exchangeaf_Z_4) 
);
defparam n290_s13.INIT=16'hE000;
  LUT4 n2064_s26 (
    .F(n2064_30),
    .I0(w_m_cycle[0]),
    .I1(ir_0),
    .I2(ir_1),
    .I3(n332_4) 
);
defparam n2064_s26.INIT=16'h0200;
  LUT4 n1136_s13 (
    .F(n1136_19),
    .I0(n3430_5),
    .I1(ir_0),
    .I2(ir_1),
    .I3(tstates_Z_1_25) 
);
defparam n1136_s13.INIT=16'h0100;
  LUT4 f_5_s13 (
    .F(f_5_19),
    .I0(w_t_state[2]),
    .I1(ir_0),
    .I2(ir_1),
    .I3(n332_4) 
);
defparam f_5_s13.INIT=16'h0100;
  LUT4 n2033_s3 (
    .F(n2033_7),
    .I0(xy_ind),
    .I1(regaddra_0_4),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2033_s3.INIT=16'h0100;
  LUT4 regdih_3_s3 (
    .F(regdih_3_7),
    .I0(busb[3]),
    .I1(n1519_7),
    .I2(n1365_12),
    .I3(regaddra_2_15) 
);
defparam regdih_3_s3.INIT=16'hAC00;
  LUT4 n1552_s19 (
    .F(n1552_23),
    .I0(busb[2]),
    .I1(n1520_7),
    .I2(n1365_12),
    .I3(n1365_8) 
);
defparam n1552_s19.INIT=16'hA300;
  LUT4 n1297_s11 (
    .F(n1297_15),
    .I0(n162_5),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1297_s11.INIT=16'h2000;
  LUT4 n1410_s23 (
    .F(n1410_28),
    .I0(n154_9),
    .I1(n1098_11),
    .I2(ir_4[4]),
    .I3(ir_5) 
);
defparam n1410_s23.INIT=16'h0800;
  LUT3 n2687_s5 (
    .F(n2687_9),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(n256_8) 
);
defparam n2687_s5.INIT=8'hB0;
  LUT4 n1140_s14 (
    .F(n1140_19),
    .I0(set_busb_to_Z_1_4),
    .I1(ir_1),
    .I2(ir_0),
    .I3(ir_2) 
);
defparam n1140_s14.INIT=16'h2000;
  LUT4 n1410_s24 (
    .F(n1410_30),
    .I0(n154_8),
    .I1(regaddrb_2_8),
    .I2(ir_5),
    .I3(ir_4[4]) 
);
defparam n1410_s24.INIT=16'h0800;
  LUT4 n3366_s3 (
    .F(n3366_7),
    .I0(n3366_5),
    .I1(ir_5),
    .I2(ir_4[4]),
    .I3(n257_7) 
);
defparam n3366_s3.INIT=16'h2000;
  LUT4 n257_s5 (
    .F(n257_10),
    .I0(ir_5),
    .I1(ir_4[4]),
    .I2(n257_7),
    .I3(n257_12) 
);
defparam n257_s5.INIT=16'h4000;
  LUT4 n1139_s14 (
    .F(n1139_21),
    .I0(ir_0),
    .I1(ir_2),
    .I2(ir_1),
    .I3(n1321_10) 
);
defparam n1139_s14.INIT=16'h1000;
  LUT4 n2038_s19 (
    .F(n2038_24),
    .I0(mcycles_d_1_38),
    .I1(n2038_22),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam n2038_s19.INIT=16'h0E00;
  LUT3 ir_7_s4 (
    .F(ir_7_9),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2717_8) 
);
defparam ir_7_s4.INIT=8'h40;
  LUT4 n2503_s11 (
    .F(n2503_15),
    .I0(n2503_12),
    .I1(regaddra_0_4),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam n2503_s11.INIT=16'h0100;
  LUT4 n257_s6 (
    .F(n257_12),
    .I0(ir_0),
    .I1(ir_3),
    .I2(ir_1),
    .I3(ir_2) 
);
defparam n257_s6.INIT=16'h0800;
  LUT3 n354_s13 (
    .F(n354_18),
    .I0(xy_ind),
    .I1(xy_state[1]),
    .I2(xy_state[0]) 
);
defparam n354_s13.INIT=8'h54;
  LUT4 regaddra_0_s4 (
    .F(regaddra_0_8),
    .I0(regaddra_1_4),
    .I1(xy_state[1]),
    .I2(xy_state[0]),
    .I3(n2064_15) 
);
defparam regaddra_0_s4.INIT=16'hABFC;
  LUT4 regaddra_2_s7 (
    .F(regaddra_2_11),
    .I0(regaddra_1_4),
    .I1(n2064_15),
    .I2(xy_state[1]),
    .I3(xy_state[0]) 
);
defparam regaddra_2_s7.INIT=16'hBBB0;
  LUT3 n435_s13 (
    .F(n435_19),
    .I0(xy_state[1]),
    .I1(xy_state[0]),
    .I2(n2038_6) 
);
defparam n435_s13.INIT=8'hE0;
  LUT4 n2048_s2 (
    .F(n2048_6),
    .I0(n2047_5),
    .I1(xy_state[1]),
    .I2(xy_state[0]),
    .I3(n2047_4) 
);
defparam n2048_s2.INIT=16'hFE00;
  LUT4 n1138_s6 (
    .F(n1138_11),
    .I0(n1139_17),
    .I1(ir_0),
    .I2(ir_1),
    .I3(ir_2) 
);
defparam n1138_s6.INIT=16'h4000;
  LUT4 n1321_s9 (
    .F(n1321_13),
    .I0(n1321_10),
    .I1(ir_0),
    .I2(ir_1),
    .I3(ir_2) 
);
defparam n1321_s9.INIT=16'h8000;
  LUT3 n2687_s6 (
    .F(n2687_11),
    .I0(ir_3),
    .I1(ir_4[4]),
    .I2(ir_5) 
);
defparam n2687_s6.INIT=8'h80;
  LUT4 n1553_s9 (
    .F(n1553_13),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(n1321_11),
    .I3(exchangeaf_Z_9) 
);
defparam n1553_s9.INIT=16'h8000;
  LUT3 n1407_s6 (
    .F(n1407_11),
    .I0(n1407_7),
    .I1(ir_4[4]),
    .I2(ir_5) 
);
defparam n1407_s6.INIT=8'h40;
  LUT3 n256_s7 (
    .F(n256_12),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(n256_8) 
);
defparam n256_s7.INIT=8'h80;
  LUT4 iset_1_s4 (
    .F(iset_1_9),
    .I0(ir_4[4]),
    .I1(ir_5),
    .I2(ir_3),
    .I3(n256_8) 
);
defparam iset_1_s4.INIT=16'h1000;
  LUT4 regaddra_2_s8 (
    .F(regaddra_2_13),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]),
    .I3(n222_4) 
);
defparam regaddra_2_s8.INIT=16'h4000;
  LUT4 n2511_s45 (
    .F(n2511_50),
    .I0(set_busb_to_Z_2_25),
    .I1(ir_1),
    .I2(ir_0),
    .I3(exchangeaf_Z_3) 
);
defparam n2511_s45.INIT=16'h1000;
  LUT3 n1407_s7 (
    .F(n1407_13),
    .I0(ir_1),
    .I1(ir_0),
    .I2(set_busa_to_Z_1_21) 
);
defparam n1407_s7.INIT=8'h40;
  LUT4 n1137_s3 (
    .F(n1137_8),
    .I0(w_m_cycle[0]),
    .I1(ir_1),
    .I2(ir_0),
    .I3(arith16_Z_5) 
);
defparam n1137_s3.INIT=16'h1000;
  LUT4 f_6_s5 (
    .F(f_6_10),
    .I0(n1365_11),
    .I1(n1524_4),
    .I2(read_to_reg_r[1]),
    .I3(n1365_14) 
);
defparam f_6_s5.INIT=16'h1555;
  LUT4 n2511_s46 (
    .F(n2511_52),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(iset[1]) 
);
defparam n2511_s46.INIT=16'h7F00;
  LUT4 n3510_s2 (
    .F(n3510_6),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(n2716_6) 
);
defparam n3510_s2.INIT=16'h007F;
  LUT4 n1554_s16 (
    .F(n1554_20),
    .I0(preservec_r),
    .I1(incdecz_7),
    .I2(save_alu_r),
    .I3(f_7_14) 
);
defparam n1554_s16.INIT=16'h5510;
  LUT4 f_6_s6 (
    .F(f_6_12),
    .I0(n1321_7),
    .I1(incdecz_7),
    .I2(save_alu_r),
    .I3(f_7_14) 
);
defparam f_6_s6.INIT=16'h0045;
  LUT4 regaddra_2_s9 (
    .F(regaddra_2_15),
    .I0(regdih_7_7),
    .I1(mcycles_d_0_7),
    .I2(n257_7),
    .I3(regaddra_1_16) 
);
defparam regaddra_2_s9.INIT=16'h1555;
  LUT4 regdih_7_s6 (
    .F(regdih_7_10),
    .I0(regbusa_r[15]),
    .I1(mcycles_d_0_7),
    .I2(n257_7),
    .I3(regaddra_1_16) 
);
defparam regdih_7_s6.INIT=16'h8000;
  LUT4 regaddra_1_s18 (
    .F(regaddra_1_22),
    .I0(set_busb_to_Z_1_4),
    .I1(ir_2),
    .I2(ir_1),
    .I3(ir_0) 
);
defparam regaddra_1_s18.INIT=16'h2000;
  LUT4 n256_s8 (
    .F(n256_14),
    .I0(ir_3),
    .I1(ir_2),
    .I2(ir_1),
    .I3(ir_0) 
);
defparam n256_s8.INIT=16'h2000;
  LUT4 regaddrb_2_s4 (
    .F(regaddrb_2_8),
    .I0(set_busb_to_Z_2_11),
    .I1(ir_2),
    .I2(ir_1),
    .I3(ir_0) 
);
defparam regaddrb_2_s4.INIT=16'h2000;
  LUT3 n1098_s9 (
    .F(n1098_13),
    .I0(tmpaddr[0]),
    .I1(n1083_11),
    .I2(n1085_11) 
);
defparam n1098_s9.INIT=8'h15;
  LUT3 n1091_s12 (
    .F(n1091_16),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(tmpaddr[7]) 
);
defparam n1091_s12.INIT=8'h70;
  LUT4 n1097_s8 (
    .F(n1097_12),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(tmpaddr[1]),
    .I3(n1091_18) 
);
defparam n1097_s8.INIT=16'hF800;
  LUT3 n1096_s12 (
    .F(n1096_16),
    .I0(tmpaddr[2]),
    .I1(n1083_11),
    .I2(n1085_11) 
);
defparam n1096_s12.INIT=8'h15;
  LUT4 n1095_s8 (
    .F(n1095_12),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(tmpaddr[3]),
    .I3(n1091_18) 
);
defparam n1095_s8.INIT=16'hF800;
  LUT4 n1094_s9 (
    .F(n1094_13),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(tmpaddr[4]),
    .I3(n1091_18) 
);
defparam n1094_s9.INIT=16'hF800;
  LUT3 n1093_s12 (
    .F(n1093_16),
    .I0(tmpaddr[5]),
    .I1(n1083_11),
    .I2(n1085_11) 
);
defparam n1093_s12.INIT=8'h15;
  LUT4 n1092_s9 (
    .F(n1092_13),
    .I0(n1083_11),
    .I1(n1085_11),
    .I2(tmpaddr[6]),
    .I3(n1091_18) 
);
defparam n1092_s9.INIT=16'h8F00;
  LUT4 n298_s12 (
    .F(n298_16),
    .I0(n94_3),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n298_s12.INIT=16'h5455;
  LUT4 n301_s12 (
    .F(n301_17),
    .I0(n222_4),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n301_s12.INIT=16'h0100;
  LUT4 n290_s14 (
    .F(n290_20),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(mcycles_d_1_7) 
);
defparam n290_s14.INIT=16'h4000;
  LUT4 n154_s7 (
    .F(n154_11),
    .I0(iset[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam n154_s7.INIT=16'h2000;
  LUT4 n2038_s20 (
    .F(n2038_26),
    .I0(n189_11),
    .I1(n2503_12),
    .I2(ir_6),
    .I3(ir_7) 
);
defparam n2038_s20.INIT=16'h0004;
  LUT4 n2064_s27 (
    .F(n2064_32),
    .I0(ir_4[4]),
    .I1(ir_6),
    .I2(ir_7),
    .I3(mcycles_d_0_7) 
);
defparam n2064_s27.INIT=16'h0200;
  LUT4 n2662_s4 (
    .F(n2662_9),
    .I0(ir_6),
    .I1(ir_7),
    .I2(n3430_5),
    .I3(n2503_12) 
);
defparam n2662_s4.INIT=16'h1000;
  LUT3 n289_s20 (
    .F(n289_24),
    .I0(btr_r),
    .I1(n290_20),
    .I2(n290_18) 
);
defparam n289_s20.INIT=8'h15;
  LUT3 n297_s10 (
    .F(n297_14),
    .I0(n713_1),
    .I1(n290_20),
    .I2(n290_18) 
);
defparam n297_s10.INIT=8'h80;
  LUT3 n295_s11 (
    .F(n295_15),
    .I0(n711_1),
    .I1(n290_20),
    .I2(n290_18) 
);
defparam n295_s11.INIT=8'h80;
  LUT3 n294_s11 (
    .F(n294_15),
    .I0(n710_1),
    .I1(n290_20),
    .I2(n290_18) 
);
defparam n294_s11.INIT=8'h80;
  LUT4 n290_s15 (
    .F(n290_22),
    .I0(n289_7),
    .I1(n290_20),
    .I2(n290_18),
    .I3(n294_6) 
);
defparam n290_s15.INIT=16'hD500;
  LUT4 n1097_s9 (
    .F(n1097_14),
    .I0(tmpaddr[0]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1097_s9.INIT=16'h0200;
  LUT4 regdih_2_s4 (
    .F(regdih_2_8),
    .I0(regaddrb_2_8),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(regaddra_1_16) 
);
defparam regdih_2_s4.INIT=16'h0200;
  LUT4 n3430_s3 (
    .F(n3430_7),
    .I0(n3430_5),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(imode_Z_1_6) 
);
defparam n3430_s3.INIT=16'h0200;
  LUT4 n1136_s14 (
    .F(n1136_21),
    .I0(n1139_11),
    .I1(ir_7),
    .I2(ir_6),
    .I3(iset[0]) 
);
defparam n1136_s14.INIT=16'hBA00;
  LUT4 n154_s8 (
    .F(n154_13),
    .I0(n154_9),
    .I1(arith16_Z_5),
    .I2(ir_7),
    .I3(ir_6) 
);
defparam n154_s8.INIT=16'h0800;
  LUT4 n2511_s47 (
    .F(n2511_54),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(ir_4[4]),
    .I3(ir_5) 
);
defparam n2511_s47.INIT=16'h4000;
  LUT4 n1140_s15 (
    .F(n1140_21),
    .I0(ir_4[4]),
    .I1(ir_3),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam n1140_s15.INIT=16'hA3AA;
  LUT4 n2511_s48 (
    .F(n2511_56),
    .I0(n2511_19),
    .I1(set_busb_to_Z_2_38),
    .I2(n2511_20),
    .I3(set_busb_to_Z[1]) 
);
defparam n2511_s48.INIT=16'h4F00;
  LUT4 n1083_s24 (
    .F(n1083_28),
    .I0(regbusc[15]),
    .I1(n3366_5),
    .I2(n257_7),
    .I3(regaddrb_2_6) 
);
defparam n1083_s24.INIT=16'h8000;
  LUT4 n302_s11 (
    .F(n302_15),
    .I0(n94_3),
    .I1(n3366_5),
    .I2(n257_7),
    .I3(regaddrb_2_6) 
);
defparam n302_s11.INIT=16'h4000;
  LUT4 n1091_s13 (
    .F(n1091_18),
    .I0(n3366_5),
    .I1(n257_7),
    .I2(regaddrb_2_6),
    .I3(n1134_8) 
);
defparam n1091_s13.INIT=16'h7F00;
  LUT4 n1085_s17 (
    .F(n1085_23),
    .I0(n3366_5),
    .I1(n257_7),
    .I2(regaddrb_2_6),
    .I3(n1085_11) 
);
defparam n1085_s17.INIT=16'h7F00;
  LUT4 n1134_s3 (
    .F(n1134_8),
    .I0(w_t_state[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam n1134_s3.INIT=16'hFEFF;
  LUT4 n1090_s13 (
    .F(n1090_17),
    .I0(acc[0]),
    .I1(n2038_7),
    .I2(set_busb_to_Z_2_38),
    .I3(n2038_8) 
);
defparam n1090_s13.INIT=16'h8A00;
  LUT4 n2038_s21 (
    .F(n2038_28),
    .I0(n2038_7),
    .I1(set_busb_to_Z_2_38),
    .I2(n2038_8),
    .I3(n2046_5) 
);
defparam n2038_s21.INIT=16'h004F;
  LUT4 ff_a_15_s4 (
    .F(ff_a_15_8),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6),
    .I3(n222_7) 
);
defparam ff_a_15_s4.INIT=16'h4000;
  LUT4 mcycle_2_s3 (
    .F(mcycle_2_7),
    .I0(n94_3),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n977_6) 
);
defparam mcycle_2_s3.INIT=16'h1000;
  LUT4 n2034_s2 (
    .F(n2034_6),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6),
    .I3(n2033_7) 
);
defparam n2034_s2.INIT=16'h4000;
  LUT4 n2025_s2 (
    .F(n2025_6),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6),
    .I3(n2024_4) 
);
defparam n2025_s2.INIT=16'h4000;
  LUT4 n1590_s2 (
    .F(n1590_6),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6),
    .I3(n1099_5) 
);
defparam n1590_s2.INIT=16'h4000;
  LUT4 n3349_s2 (
    .F(n3349_6),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6),
    .I3(n3349_4) 
);
defparam n3349_s2.INIT=16'h4000;
  LUT4 n2518_s13 (
    .F(n2518_17),
    .I0(n2511_31),
    .I1(set_addr_to_Z_1_44),
    .I2(ir_0),
    .I3(ff_di_reg[0]) 
);
defparam n2518_s13.INIT=16'h8A00;
  LUT4 n1407_s8 (
    .F(n1407_15),
    .I0(n94_3),
    .I1(n1407_7),
    .I2(ir_4[4]),
    .I3(ir_5) 
);
defparam n1407_s8.INIT=16'h1000;
  LUT4 halt_ff_s3 (
    .F(halt_ff_8),
    .I0(n94_3),
    .I1(n3430_7),
    .I2(intcycle),
    .I3(w_cpu_enable) 
);
defparam halt_ff_s3.INIT=16'hF400;
  LUT4 regdih_6_s4 (
    .F(regdih_6_8),
    .I0(n301_17),
    .I1(regaddra_2_13),
    .I2(n2064_14),
    .I3(regaddra_2_15) 
);
defparam regdih_6_s4.INIT=16'hF100;
  LUT3 regdih_7_s7 (
    .F(regdih_7_12),
    .I0(n2064_14),
    .I1(n301_17),
    .I2(regaddra_2_13) 
);
defparam regdih_7_s7.INIT=8'h54;
  LUT4 n2511_s49 (
    .F(n2511_58),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2717_8),
    .I3(ir_0) 
);
defparam n2511_s49.INIT=16'hF400;
  LUT4 n290_s16 (
    .F(n290_24),
    .I0(n1134_8),
    .I1(n222_5),
    .I2(btr_r),
    .I3(n301_17) 
);
defparam n290_s16.INIT=16'hD0DD;
  LUT4 n298_s13 (
    .F(n298_18),
    .I0(n298_4),
    .I1(n298_5),
    .I2(btr_r),
    .I3(n301_17) 
);
defparam n298_s13.INIT=16'h5355;
  LUT4 n2503_s12 (
    .F(n2503_17),
    .I0(set_busa_to_Z[1]),
    .I1(set_busa_to_Z_1_29),
    .I2(iset[1]),
    .I3(n1407_11) 
);
defparam n2503_s12.INIT=16'h5540;
  LUT3 n1139_s15 (
    .F(n1139_23),
    .I0(ir_5),
    .I1(n94_3),
    .I2(n1134_8) 
);
defparam n1139_s15.INIT=8'h20;
  LUT4 n1553_s10 (
    .F(n1553_15),
    .I0(fp[1]),
    .I1(exchangeaf_Z_3),
    .I2(exchangeaf_Z_4),
    .I3(exchangeaf_Z_9) 
);
defparam n1553_s10.INIT=16'h4000;
  DFFRE pc_14_s0 (
    .Q(pc[14]),
    .D(n290_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_13_s0 (
    .Q(pc[13]),
    .D(n291_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_12_s0 (
    .Q(pc[12]),
    .D(n292_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_11_s0 (
    .Q(pc[11]),
    .D(n293_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_10_s0 (
    .Q(pc[10]),
    .D(n294_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_9_s0 (
    .Q(pc[9]),
    .D(n295_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_8_s0 (
    .Q(pc[8]),
    .D(n296_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_7_s0 (
    .Q(pc[7]),
    .D(n297_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_6_s0 (
    .Q(pc[6]),
    .D(n298_18),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_5_s0 (
    .Q(pc[5]),
    .D(n299_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_4_s0 (
    .Q(pc[4]),
    .D(n300_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_3_s0 (
    .Q(pc[3]),
    .D(n301_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_2_s0 (
    .Q(pc[2]),
    .D(n302_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_1_s0 (
    .Q(pc[1]),
    .D(n303_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_0_s0 (
    .Q(pc[0]),
    .D(n1121_7),
    .CLK(lcd_clk_d),
    .CE(pc_0_7),
    .RESET(n1710_5) 
);
  DFFRE ff_a_15_s0 (
    .Q(w_a_i[15]),
    .D(n1083_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_14_s0 (
    .Q(w_a_i[14]),
    .D(n1084_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_13_s0 (
    .Q(w_a_i[13]),
    .D(n1085_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_12_s0 (
    .Q(w_a_i[12]),
    .D(n1086_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_11_s0 (
    .Q(w_a_i[11]),
    .D(n1087_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_10_s0 (
    .Q(w_a_i[10]),
    .D(n1088_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_9_s0 (
    .Q(w_a_i[9]),
    .D(n1089_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_8_s0 (
    .Q(w_a_i[8]),
    .D(n1090_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_7_s0 (
    .Q(w_a_i[7]),
    .D(n1091_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_6_s0 (
    .Q(w_a_i[6]),
    .D(n1092_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_5_s0 (
    .Q(w_a_i[5]),
    .D(n1093_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_4_s0 (
    .Q(w_a_i[4]),
    .D(n1094_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_3_s0 (
    .Q(w_a_i[3]),
    .D(n1095_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_2_s0 (
    .Q(w_a_i[2]),
    .D(n1096_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_1_s0 (
    .Q(w_a_i[1]),
    .D(n1097_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE ff_a_0_s0 (
    .Q(w_a_i[0]),
    .D(n1098_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_5),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_15_s0 (
    .Q(tmpaddr[15]),
    .D(n1289_6),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_14_s0 (
    .Q(tmpaddr[14]),
    .D(n1290_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_13_s0 (
    .Q(tmpaddr[13]),
    .D(n1291_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_12_s0 (
    .Q(tmpaddr[12]),
    .D(n1292_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_11_s0 (
    .Q(tmpaddr[11]),
    .D(n1293_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_10_s0 (
    .Q(tmpaddr[10]),
    .D(n1294_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_9_s0 (
    .Q(tmpaddr[9]),
    .D(n1295_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_8_s0 (
    .Q(tmpaddr[8]),
    .D(n1296_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_7_s0 (
    .Q(tmpaddr[7]),
    .D(n1297_6),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_6_s0 (
    .Q(tmpaddr[6]),
    .D(n1298_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_5_s0 (
    .Q(tmpaddr[5]),
    .D(n1299_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_4_s0 (
    .Q(tmpaddr[4]),
    .D(n1300_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_3_s0 (
    .Q(tmpaddr[3]),
    .D(n1301_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_2_s0 (
    .Q(tmpaddr[2]),
    .D(n1302_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_1_s0 (
    .Q(tmpaddr[1]),
    .D(n1303_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_0_s0 (
    .Q(tmpaddr[0]),
    .D(n1304_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE ir_7_s0 (
    .Q(ir_7),
    .D(n1122_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_6_s0 (
    .Q(ir_6),
    .D(n1123_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_5_s0 (
    .Q(ir_5),
    .D(n1124_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_4_s0 (
    .Q(ir_4[4]),
    .D(n1125_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_3_s0 (
    .Q(ir_3),
    .D(n1126_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_2_s0 (
    .Q(ir_2),
    .D(n1127_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_1_s0 (
    .Q(ir_1),
    .D(n1128_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_0_s0 (
    .Q(ir_0),
    .D(n1129_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE iset_1_s0 (
    .Q(iset[1]),
    .D(n1130_5),
    .CLK(lcd_clk_d),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE iset_0_s0 (
    .Q(iset[0]),
    .D(n1131_6),
    .CLK(lcd_clk_d),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE xy_state_1_s0 (
    .Q(xy_state[1]),
    .D(n256_12),
    .CLK(lcd_clk_d),
    .CE(xy_state_1_6),
    .RESET(n1710_5) 
);
  DFFRE xy_state_0_s0 (
    .Q(xy_state[0]),
    .D(n257_10),
    .CLK(lcd_clk_d),
    .CE(xy_state_1_6),
    .RESET(n1710_5) 
);
  DFFRE istatus_1_s0 (
    .Q(istatus[1]),
    .D(imode_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n3344_5),
    .RESET(n1710_5) 
);
  DFFRE istatus_0_s0 (
    .Q(istatus[0]),
    .D(imode_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n3344_5),
    .RESET(n1710_5) 
);
  DFFRE mcycles_2_s0 (
    .Q(mcycles[2]),
    .D(mcycles_d[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_1_s0 (
    .Q(mcycles[1]),
    .D(mcycles_d[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_0_s0 (
    .Q(mcycles[0]),
    .D(mcycles_d[0]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_7_s0 (
    .Q(w_do[7]),
    .D(n1523_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_6_s0 (
    .Q(w_do[6]),
    .D(n1524_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_5_s0 (
    .Q(w_do[5]),
    .D(n1525_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_4_s0 (
    .Q(w_do[4]),
    .D(n1526_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_3_s0 (
    .Q(w_do[3]),
    .D(n1527_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_2_s0 (
    .Q(w_do[2]),
    .D(n1528_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_1_s0 (
    .Q(w_do[1]),
    .D(n1529_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_0_s0 (
    .Q(w_do[0]),
    .D(n1530_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFSE acc_7_s0 (
    .Q(acc[7]),
    .D(n1515_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_6_s0 (
    .Q(acc[6]),
    .D(n1516_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_5_s0 (
    .Q(acc[5]),
    .D(n1517_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_4_s0 (
    .Q(acc[4]),
    .D(n1518_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_3_s0 (
    .Q(acc[3]),
    .D(n1519_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_2_s0 (
    .Q(acc[2]),
    .D(n1520_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_1_s0 (
    .Q(acc[1]),
    .D(n1521_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_0_s0 (
    .Q(acc[0]),
    .D(n1522_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE f_7_s0 (
    .Q(f[7]),
    .D(n1547_5),
    .CLK(lcd_clk_d),
    .CE(f_7_7),
    .SET(n1710_5) 
);
  DFFSE f_6_s0 (
    .Q(f[6]),
    .D(n1365_4),
    .CLK(lcd_clk_d),
    .CE(f_6_6),
    .SET(n1710_5) 
);
  DFFSE f_5_s0 (
    .Q(f[5]),
    .D(n1549_7),
    .CLK(lcd_clk_d),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_4_s0 (
    .Q(f[4]),
    .D(n1550_9),
    .CLK(lcd_clk_d),
    .CE(f_4_11),
    .SET(n1710_5) 
);
  DFFSE f_3_s0 (
    .Q(f[3]),
    .D(n1551_7),
    .CLK(lcd_clk_d),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_2_s0 (
    .Q(f[2]),
    .D(n1552_6),
    .CLK(lcd_clk_d),
    .CE(f_2_8),
    .SET(n1710_5) 
);
  DFFSE f_1_s0 (
    .Q(f[1]),
    .D(n1553_7),
    .CLK(lcd_clk_d),
    .CE(f_1_9),
    .SET(n1710_5) 
);
  DFFSE f_0_s0 (
    .Q(f[0]),
    .D(n1554_7),
    .CLK(lcd_clk_d),
    .CE(f_0_9),
    .SET(n1710_5) 
);
  DFFSE ap_7_s0 (
    .Q(ap[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_6_s0 (
    .Q(ap[6]),
    .D(acc[6]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_5_s0 (
    .Q(ap[5]),
    .D(acc[5]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_4_s0 (
    .Q(ap[4]),
    .D(acc[4]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_3_s0 (
    .Q(ap[3]),
    .D(acc[3]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_2_s0 (
    .Q(ap[2]),
    .D(acc[2]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_1_s0 (
    .Q(ap[1]),
    .D(acc[1]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_0_s0 (
    .Q(ap[0]),
    .D(acc[0]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_7_s0 (
    .Q(fp[7]),
    .D(f[7]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_6_s0 (
    .Q(fp[6]),
    .D(f[6]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_5_s0 (
    .Q(fp[5]),
    .D(f[5]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_4_s0 (
    .Q(fp[4]),
    .D(f[4]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_3_s0 (
    .Q(fp[3]),
    .D(f[3]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_2_s0 (
    .Q(fp[2]),
    .D(f[2]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_1_s0 (
    .Q(fp[1]),
    .D(f[1]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_0_s0 (
    .Q(fp[0]),
    .D(f[0]),
    .CLK(lcd_clk_d),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFRE i_7_s0 (
    .Q(i[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_6_s0 (
    .Q(i[6]),
    .D(acc[6]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_5_s0 (
    .Q(i[5]),
    .D(acc[5]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_4_s0 (
    .Q(i[4]),
    .D(acc[4]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_3_s0 (
    .Q(i[3]),
    .D(acc[3]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_2_s0 (
    .Q(i[2]),
    .D(acc[2]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_1_s0 (
    .Q(i[1]),
    .D(acc[1]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_0_s0 (
    .Q(i[0]),
    .D(acc[0]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE r_7_s0 (
    .Q(r[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n1590_6),
    .RESET(n1710_5) 
);
  DFFRE r_6_s0 (
    .Q(r[6]),
    .D(n1099_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_5_s0 (
    .Q(r[5]),
    .D(n1100_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_4_s0 (
    .Q(r[4]),
    .D(n1101_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_3_s0 (
    .Q(r[3]),
    .D(n1102_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_2_s0 (
    .Q(r[2]),
    .D(n1103_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_1_s0 (
    .Q(r[1]),
    .D(n1104_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_0_s0 (
    .Q(r[0]),
    .D(n1105_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFSE sp_15_s0 (
    .Q(sp[15]),
    .D(n1531_6),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_14_s0 (
    .Q(sp[14]),
    .D(n1532_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_13_s0 (
    .Q(sp[13]),
    .D(n1533_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_12_s0 (
    .Q(sp[12]),
    .D(n1534_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_11_s0 (
    .Q(sp[11]),
    .D(n1535_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_10_s0 (
    .Q(sp[10]),
    .D(n1536_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_9_s0 (
    .Q(sp[9]),
    .D(n1537_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_8_s0 (
    .Q(sp[8]),
    .D(n1538_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_7_s0 (
    .Q(sp[7]),
    .D(n1539_6),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_6_s0 (
    .Q(sp[6]),
    .D(n1540_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_5_s0 (
    .Q(sp[5]),
    .D(n1541_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_4_s0 (
    .Q(sp[4]),
    .D(n1542_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_3_s0 (
    .Q(sp[3]),
    .D(n1543_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_2_s0 (
    .Q(sp[2]),
    .D(n1544_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_1_s0 (
    .Q(sp[1]),
    .D(n1545_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_0_s0 (
    .Q(sp[0]),
    .D(n1546_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFRE read_to_reg_r_4_s0 (
    .Q(read_to_reg_r[4]),
    .D(n1406_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_3_s0 (
    .Q(read_to_reg_r[3]),
    .D(n1407_15),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_2_s0 (
    .Q(read_to_reg_r[2]),
    .D(n1408_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_1_s0 (
    .Q(read_to_reg_r[1]),
    .D(n1409_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_0_s0 (
    .Q(read_to_reg_r[0]),
    .D(n1410_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE arith16_r_s0 (
    .Q(arith16_r),
    .D(arith16_Z),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE btr_r_s0 (
    .Q(btr_r),
    .D(n332_3),
    .CLK(lcd_clk_d),
    .CE(n3349_6),
    .RESET(n1710_5) 
);
  DFFRE z16_r_s0 (
    .Q(z16_r),
    .D(n154_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_3_s0 (
    .Q(alu_op_r[3]),
    .D(n1138_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_2_s0 (
    .Q(alu_op_r[2]),
    .D(n1139_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_1_s0 (
    .Q(alu_op_r[1]),
    .D(n1140_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_0_s0 (
    .Q(alu_op_r[0]),
    .D(n1141_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_cpi_r_s0 (
    .Q(alu_cpi_r),
    .D(n1137_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE save_alu_r_s0 (
    .Q(save_alu_r),
    .D(n1136_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE preservec_r_s0 (
    .Q(preservec_r),
    .D(preservec_Z),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE xy_ind_s0 (
    .Q(xy_ind),
    .D(n1134_8),
    .CLK(lcd_clk_d),
    .CE(xy_ind_6),
    .RESET(n1710_5) 
);
  DFFE regaddra_r_2_s0 (
    .Q(regaddra_r[2]),
    .D(n2024_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddra_r_1_s0 (
    .Q(regaddra_r[1]),
    .D(set_busa_to_Z[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2025_6) 
);
  DFFSE regaddra_r_0_s0 (
    .Q(regaddra_r[0]),
    .D(set_busa_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2025_6) 
);
  DFFE regaddrb_r_2_s0 (
    .Q(regaddrb_r[2]),
    .D(n2033_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrb_r_1_s0 (
    .Q(regaddrb_r[1]),
    .D(set_busb_to_Z[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2034_6) 
);
  DFFSE regaddrb_r_0_s0 (
    .Q(regaddrb_r[0]),
    .D(set_busb_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2034_6) 
);
  DFFE regaddrc_2_s0 (
    .Q(regaddrc[2]),
    .D(n2046_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrc_1_s0 (
    .Q(regaddrc[1]),
    .D(set_addr_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2047_4) 
);
  DFFSE regaddrc_0_s0 (
    .Q(regaddrc[0]),
    .D(n2038_28),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2048_6) 
);
  DFFE incdecz_s0 (
    .Q(incdecz),
    .D(n2064_3),
    .CLK(lcd_clk_d),
    .CE(incdecz_6) 
);
  DFFE regbusa_r_15_s0 (
    .Q(regbusa_r[15]),
    .D(regbusa[15]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_14_s0 (
    .Q(regbusa_r[14]),
    .D(regbusa[14]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_13_s0 (
    .Q(regbusa_r[13]),
    .D(regbusa[13]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_12_s0 (
    .Q(regbusa_r[12]),
    .D(regbusa[12]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_11_s0 (
    .Q(regbusa_r[11]),
    .D(regbusa[11]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_10_s0 (
    .Q(regbusa_r[10]),
    .D(regbusa[10]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_9_s0 (
    .Q(regbusa_r[9]),
    .D(regbusa[9]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_8_s0 (
    .Q(regbusa_r[8]),
    .D(regbusa[8]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_7_s0 (
    .Q(regbusa_r[7]),
    .D(regbusa[7]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_6_s0 (
    .Q(regbusa_r[6]),
    .D(regbusa[6]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_5_s0 (
    .Q(regbusa_r[5]),
    .D(regbusa[5]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_4_s0 (
    .Q(regbusa_r[4]),
    .D(regbusa[4]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_3_s0 (
    .Q(regbusa_r[3]),
    .D(regbusa[3]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_2_s0 (
    .Q(regbusa_r[2]),
    .D(regbusa[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_1_s0 (
    .Q(regbusa_r[1]),
    .D(regbusa[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_0_s0 (
    .Q(regbusa_r[0]),
    .D(regbusa[0]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_7_s0 (
    .Q(busb[7]),
    .D(n2511_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_6_s0 (
    .Q(busb[6]),
    .D(n2512_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_5_s0 (
    .Q(busb[5]),
    .D(n2513_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_4_s0 (
    .Q(busb[4]),
    .D(n2514_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_3_s0 (
    .Q(busb[3]),
    .D(n2515_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_2_s0 (
    .Q(busb[2]),
    .D(n2516_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_1_s0 (
    .Q(busb[1]),
    .D(n2517_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_0_s0 (
    .Q(busb[0]),
    .D(n2518_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_7_s0 (
    .Q(busa[7]),
    .D(n2503_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_6_s0 (
    .Q(busa[6]),
    .D(n2504_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_5_s0 (
    .Q(busa[5]),
    .D(n2505_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_4_s0 (
    .Q(busa[4]),
    .D(n2506_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_3_s0 (
    .Q(busa[3]),
    .D(n2507_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_2_s0 (
    .Q(busa[2]),
    .D(n2508_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_1_s0 (
    .Q(busa[1]),
    .D(n2509_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_0_s0 (
    .Q(busa[0]),
    .D(n2510_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE ff_rfsh_n_s0 (
    .Q(w_rfsh_n_i),
    .D(n2564_4),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n1710_5) 
);
  DFFRE int_s_s0 (
    .Q(int_s),
    .D(n2597_4),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycle_2_s0 (
    .Q(w_m_cycle[2]),
    .D(n2715_5),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFRE mcycle_1_s0 (
    .Q(w_m_cycle[1]),
    .D(n2716_5),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFSE mcycle_0_s0 (
    .Q(w_m_cycle[0]),
    .D(n2717_6),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .SET(n1710_5) 
);
  DFFRE tstate_2_s0 (
    .Q(w_t_state[2]),
    .D(n2756_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_1_s0 (
    .Q(w_t_state[1]),
    .D(n2757_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_0_s0 (
    .Q(w_t_state[0]),
    .D(n2758_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_2_s0 (
    .Q(pre_xy_f_m[2]),
    .D(n2660_6),
    .CLK(lcd_clk_d),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_1_s0 (
    .Q(pre_xy_f_m[1]),
    .D(n2661_5),
    .CLK(lcd_clk_d),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_0_s0 (
    .Q(pre_xy_f_m[0]),
    .D(n2662_6),
    .CLK(lcd_clk_d),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE halt_ff_s0 (
    .Q(halt_ff),
    .D(n3430_3),
    .CLK(lcd_clk_d),
    .CE(halt_ff_8),
    .RESET(n1710_5) 
);
  DFFRE intcycle_s0 (
    .Q(intcycle),
    .D(n2687_3),
    .CLK(lcd_clk_d),
    .CE(n3510_3),
    .RESET(n1710_5) 
);
  DFFRE inte_ff1_s0 (
    .Q(inte_ff1),
    .D(n2800_8),
    .CLK(lcd_clk_d),
    .CE(inte_ff1_7),
    .RESET(n1710_5) 
);
  DFFRE inte_ff2_s0 (
    .Q(inte_ff2),
    .D(n2632_6),
    .CLK(lcd_clk_d),
    .CE(inte_ff2_6),
    .RESET(n1710_5) 
);
  DFFRE no_btr_s0 (
    .Q(no_btr),
    .D(n2625_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t1_s0 (
    .Q(auto_wait_t1),
    .D(n2611_6),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t2_s0 (
    .Q(auto_wait_t2),
    .D(auto_wait_t1),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE pc_15_s0 (
    .Q(pc[15]),
    .D(n289_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE alternate_s1 (
    .Q(alternate),
    .D(n1692_5),
    .CLK(lcd_clk_d),
    .CE(n3366_3),
    .RESET(n1710_5) 
);
defparam alternate_s1.INIT=1'b0;
  ALU n997_1_s (
    .SUM(n997_2),
    .COUT(n997_1_1),
    .I0(sp[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam n997_1_s.ALU_MODE=2;
  ALU n996_1_s (
    .SUM(n996_2),
    .COUT(n996_1_1),
    .I0(sp[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n997_1_1) 
);
defparam n996_1_s.ALU_MODE=2;
  ALU n995_1_s (
    .SUM(n995_2),
    .COUT(n995_1_1),
    .I0(sp[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n996_1_1) 
);
defparam n995_1_s.ALU_MODE=2;
  ALU n994_1_s (
    .SUM(n994_2),
    .COUT(n994_1_1),
    .I0(sp[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n995_1_1) 
);
defparam n994_1_s.ALU_MODE=2;
  ALU n993_1_s (
    .SUM(n993_2),
    .COUT(n993_1_1),
    .I0(sp[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n994_1_1) 
);
defparam n993_1_s.ALU_MODE=2;
  ALU n992_1_s (
    .SUM(n992_2),
    .COUT(n992_1_1),
    .I0(sp[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n993_1_1) 
);
defparam n992_1_s.ALU_MODE=2;
  ALU n991_1_s (
    .SUM(n991_2),
    .COUT(n991_1_1),
    .I0(sp[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n992_1_1) 
);
defparam n991_1_s.ALU_MODE=2;
  ALU n990_1_s (
    .SUM(n990_2),
    .COUT(n990_1_1),
    .I0(sp[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n991_1_1) 
);
defparam n990_1_s.ALU_MODE=2;
  ALU n989_1_s (
    .SUM(n989_2),
    .COUT(n989_1_1),
    .I0(sp[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n990_1_1) 
);
defparam n989_1_s.ALU_MODE=2;
  ALU n988_1_s (
    .SUM(n988_2),
    .COUT(n988_1_1),
    .I0(sp[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n989_1_1) 
);
defparam n988_1_s.ALU_MODE=2;
  ALU n987_1_s (
    .SUM(n987_2),
    .COUT(n987_1_1),
    .I0(sp[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n988_1_1) 
);
defparam n987_1_s.ALU_MODE=2;
  ALU n986_1_s (
    .SUM(n986_2),
    .COUT(n986_1_1),
    .I0(sp[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n987_1_1) 
);
defparam n986_1_s.ALU_MODE=2;
  ALU n985_1_s (
    .SUM(n985_2),
    .COUT(n985_1_1),
    .I0(sp[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n986_1_1) 
);
defparam n985_1_s.ALU_MODE=2;
  ALU n984_1_s (
    .SUM(n984_2),
    .COUT(n984_1_1),
    .I0(sp[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n985_1_1) 
);
defparam n984_1_s.ALU_MODE=2;
  ALU n983_1_s (
    .SUM(n983_2),
    .COUT(n983_1_1),
    .I0(sp[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n984_1_1) 
);
defparam n983_1_s.ALU_MODE=2;
  ALU n982_1_s (
    .SUM(n982_2),
    .COUT(n982_1_0_COUT),
    .I0(sp[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n983_1_1) 
);
defparam n982_1_s.ALU_MODE=2;
  ALU \id16[0]_1_s  (
    .SUM(id16[0]),
    .COUT(\id16[0]_1_1 ),
    .I0(regbusa[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam \id16[0]_1_s .ALU_MODE=2;
  ALU \id16[1]_1_s  (
    .SUM(id16[1]),
    .COUT(\id16[1]_1_1 ),
    .I0(regbusa[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[0]_1_1 ) 
);
defparam \id16[1]_1_s .ALU_MODE=2;
  ALU \id16[2]_1_s  (
    .SUM(id16[2]),
    .COUT(\id16[2]_1_1 ),
    .I0(regbusa[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[1]_1_1 ) 
);
defparam \id16[2]_1_s .ALU_MODE=2;
  ALU \id16[3]_1_s  (
    .SUM(id16[3]),
    .COUT(\id16[3]_1_1 ),
    .I0(regbusa[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[2]_1_1 ) 
);
defparam \id16[3]_1_s .ALU_MODE=2;
  ALU \id16[4]_1_s  (
    .SUM(id16[4]),
    .COUT(\id16[4]_1_1 ),
    .I0(regbusa[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[3]_1_1 ) 
);
defparam \id16[4]_1_s .ALU_MODE=2;
  ALU \id16[5]_1_s  (
    .SUM(id16[5]),
    .COUT(\id16[5]_1_1 ),
    .I0(regbusa[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[4]_1_1 ) 
);
defparam \id16[5]_1_s .ALU_MODE=2;
  ALU \id16[6]_1_s  (
    .SUM(id16[6]),
    .COUT(\id16[6]_1_1 ),
    .I0(regbusa[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[5]_1_1 ) 
);
defparam \id16[6]_1_s .ALU_MODE=2;
  ALU \id16[7]_1_s  (
    .SUM(id16[7]),
    .COUT(\id16[7]_1_1 ),
    .I0(regbusa[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[6]_1_1 ) 
);
defparam \id16[7]_1_s .ALU_MODE=2;
  ALU \id16[8]_1_s  (
    .SUM(id16[8]),
    .COUT(\id16[8]_1_1 ),
    .I0(regbusa[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[7]_1_1 ) 
);
defparam \id16[8]_1_s .ALU_MODE=2;
  ALU \id16[9]_1_s  (
    .SUM(id16[9]),
    .COUT(\id16[9]_1_1 ),
    .I0(regbusa[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[8]_1_1 ) 
);
defparam \id16[9]_1_s .ALU_MODE=2;
  ALU \id16[10]_1_s  (
    .SUM(id16[10]),
    .COUT(\id16[10]_1_1 ),
    .I0(regbusa[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[9]_1_1 ) 
);
defparam \id16[10]_1_s .ALU_MODE=2;
  ALU \id16[11]_1_s  (
    .SUM(id16[11]),
    .COUT(\id16[11]_1_1 ),
    .I0(regbusa[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[10]_1_1 ) 
);
defparam \id16[11]_1_s .ALU_MODE=2;
  ALU \id16[12]_1_s  (
    .SUM(id16[12]),
    .COUT(\id16[12]_1_1 ),
    .I0(regbusa[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[11]_1_1 ) 
);
defparam \id16[12]_1_s .ALU_MODE=2;
  ALU \id16[13]_1_s  (
    .SUM(id16[13]),
    .COUT(\id16[13]_1_1 ),
    .I0(regbusa[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[12]_1_1 ) 
);
defparam \id16[13]_1_s .ALU_MODE=2;
  ALU \id16[14]_1_s  (
    .SUM(id16[14]),
    .COUT(\id16[14]_1_1 ),
    .I0(regbusa[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[13]_1_1 ) 
);
defparam \id16[14]_1_s .ALU_MODE=2;
  ALU \id16[15]_1_s  (
    .SUM(id16[15]),
    .COUT(\id16[15]_1_0_COUT ),
    .I0(regbusa[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[14]_1_1 ) 
);
defparam \id16[15]_1_s .ALU_MODE=2;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(pc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(pc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(pc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(pc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(pc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_2),
    .I0(pc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n714_s (
    .SUM(n714_1),
    .COUT(n714_2),
    .I0(pc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n715_2) 
);
defparam n714_s.ALU_MODE=0;
  ALU n713_s (
    .SUM(n713_1),
    .COUT(n713_2),
    .I0(pc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n714_2) 
);
defparam n713_s.ALU_MODE=0;
  ALU n712_s (
    .SUM(n712_1),
    .COUT(n712_2),
    .I0(pc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n713_2) 
);
defparam n712_s.ALU_MODE=0;
  ALU n711_s (
    .SUM(n711_1),
    .COUT(n711_2),
    .I0(pc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n712_2) 
);
defparam n711_s.ALU_MODE=0;
  ALU n710_s (
    .SUM(n710_1),
    .COUT(n710_2),
    .I0(pc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n711_2) 
);
defparam n710_s.ALU_MODE=0;
  ALU n709_s (
    .SUM(n709_1),
    .COUT(n709_2),
    .I0(pc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n710_2) 
);
defparam n709_s.ALU_MODE=0;
  ALU n708_s (
    .SUM(n708_1),
    .COUT(n708_2),
    .I0(pc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n709_2) 
);
defparam n708_s.ALU_MODE=0;
  ALU n707_s (
    .SUM(n707_1),
    .COUT(n707_2),
    .I0(pc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n708_2) 
);
defparam n707_s.ALU_MODE=0;
  ALU n706_s (
    .SUM(n706_1),
    .COUT(n706_2),
    .I0(pc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n707_2) 
);
defparam n706_s.ALU_MODE=0;
  ALU n705_s (
    .SUM(n705_1),
    .COUT(n705_0_COUT),
    .I0(pc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n706_2) 
);
defparam n705_s.ALU_MODE=0;
  ALU n900_s (
    .SUM(n900_1),
    .COUT(n900_2),
    .I0(regbusc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n900_s.ALU_MODE=0;
  ALU n899_s (
    .SUM(n899_1),
    .COUT(n899_2),
    .I0(regbusc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n900_2) 
);
defparam n899_s.ALU_MODE=0;
  ALU n898_s (
    .SUM(n898_1),
    .COUT(n898_2),
    .I0(regbusc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n899_2) 
);
defparam n898_s.ALU_MODE=0;
  ALU n897_s (
    .SUM(n897_1),
    .COUT(n897_2),
    .I0(regbusc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n898_2) 
);
defparam n897_s.ALU_MODE=0;
  ALU n896_s (
    .SUM(n896_1),
    .COUT(n896_2),
    .I0(regbusc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n897_2) 
);
defparam n896_s.ALU_MODE=0;
  ALU n895_s (
    .SUM(n895_1),
    .COUT(n895_2),
    .I0(regbusc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n896_2) 
);
defparam n895_s.ALU_MODE=0;
  ALU n894_s (
    .SUM(n894_1),
    .COUT(n894_2),
    .I0(regbusc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n895_2) 
);
defparam n894_s.ALU_MODE=0;
  ALU n893_s (
    .SUM(n893_1),
    .COUT(n893_2),
    .I0(regbusc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n894_2) 
);
defparam n893_s.ALU_MODE=0;
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(regbusc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n893_2) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(regbusc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(regbusc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_2),
    .I0(regbusc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n888_s (
    .SUM(n888_1),
    .COUT(n888_2),
    .I0(regbusc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n889_2) 
);
defparam n888_s.ALU_MODE=0;
  ALU n887_s (
    .SUM(n887_1),
    .COUT(n887_2),
    .I0(regbusc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n888_2) 
);
defparam n887_s.ALU_MODE=0;
  ALU n886_s (
    .SUM(n886_1),
    .COUT(n886_2),
    .I0(regbusc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n887_2) 
);
defparam n886_s.ALU_MODE=0;
  ALU n885_s (
    .SUM(n885_1),
    .COUT(n885_0_COUT),
    .I0(regbusc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n886_2) 
);
defparam n885_s.ALU_MODE=0;
  ALU n92_s0 (
    .SUM(n92_1_SUM),
    .COUT(n92_3),
    .I0(w_t_state[0]),
    .I1(tstates_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n92_s0.ALU_MODE=3;
  ALU n93_s0 (
    .SUM(n93_1_SUM),
    .COUT(n93_3),
    .I0(w_t_state[1]),
    .I1(tstates_Z[1]),
    .I3(GND),
    .CIN(n92_3) 
);
defparam n93_s0.ALU_MODE=3;
  ALU n94_s0 (
    .SUM(n94_1_SUM),
    .COUT(n94_3),
    .I0(w_t_state[2]),
    .I1(tstates_Z[2]),
    .I3(GND),
    .CIN(n93_3) 
);
defparam n94_s0.ALU_MODE=3;
  ALU n338_s0 (
    .SUM(n338_1_SUM),
    .COUT(n338_3),
    .I0(w_m_cycle[0]),
    .I1(mcycles[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n338_s0.ALU_MODE=3;
  ALU n339_s0 (
    .SUM(n339_1_SUM),
    .COUT(n339_3),
    .I0(w_m_cycle[1]),
    .I1(mcycles[1]),
    .I3(GND),
    .CIN(n338_3) 
);
defparam n339_s0.ALU_MODE=3;
  ALU n340_s0 (
    .SUM(n340_1_SUM),
    .COUT(n340_3),
    .I0(w_m_cycle[2]),
    .I1(mcycles[2]),
    .I3(GND),
    .CIN(n339_3) 
);
defparam n340_s0.ALU_MODE=3;
  MUX2_LUT5 n1322_s3 (
    .O(n1322_6),
    .I0(n1057_3),
    .I1(n1248_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1323_s3 (
    .O(n1323_6),
    .I0(n1058_4),
    .I1(n1249_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1324_s3 (
    .O(n1324_6),
    .I0(n1059_3),
    .I1(n1250_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1325_s3 (
    .O(n1325_6),
    .I0(n1060_4),
    .I1(n1251_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1326_s3 (
    .O(n1326_6),
    .I0(n1061_3),
    .I1(n1252_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1327_s3 (
    .O(n1327_6),
    .I0(n1062_3),
    .I1(n1253_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1328_s3 (
    .O(n1328_6),
    .I0(n1063_3),
    .I1(n1254_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n420_s11 (
    .O(n420_14),
    .I0(n420_16),
    .I1(n354_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n421_s11 (
    .O(n421_14),
    .I0(n421_16),
    .I1(n355_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n422_s11 (
    .O(n422_14),
    .I0(n422_16),
    .I1(n356_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n423_s11 (
    .O(n423_14),
    .I0(n423_16),
    .I1(n357_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n424_s11 (
    .O(n424_14),
    .I0(n424_16),
    .I1(n358_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n425_s11 (
    .O(n425_14),
    .I0(n425_16),
    .I1(n359_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n426_s11 (
    .O(n426_14),
    .I0(n426_16),
    .I1(n360_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n427_s11 (
    .O(n427_14),
    .I0(n427_16),
    .I1(n361_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n428_s11 (
    .O(n428_14),
    .I0(n428_16),
    .I1(n362_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n429_s11 (
    .O(n429_14),
    .I0(n429_16),
    .I1(n363_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n430_s11 (
    .O(n430_14),
    .I0(n430_16),
    .I1(n364_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n431_s11 (
    .O(n431_14),
    .I0(n431_16),
    .I1(n365_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n432_s11 (
    .O(n432_14),
    .I0(n432_16),
    .I1(n366_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n433_s11 (
    .O(n433_14),
    .I0(n433_16),
    .I1(n367_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n434_s11 (
    .O(n434_14),
    .I0(n434_16),
    .I1(n368_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n435_s11 (
    .O(n435_14),
    .I0(n435_16),
    .I1(n369_4),
    .S0(n435_19) 
);
  INV n1710_s2 (
    .O(n1710_5),
    .I(i2s_audio_en_d) 
);
  INV n1692_s2 (
    .O(n1692_5),
    .I(alternate) 
);
  cz80_mcode u_mcode (
    .n1321_13(n1321_13),
    .n2717_8(n2717_8),
    .regaddrb_2_6(regaddrb_2_6),
    .n2511_52(n2511_52),
    .n1321_10(n1321_10),
    .n2503_13(n2503_13),
    .n332_4(n332_4),
    .n189_11(n189_11),
    .n3430_5(n3430_5),
    .n222_4(n222_4),
    .incdecz_9(incdecz_9),
    .n1098_11(n1098_11),
    .n154_13(n154_13),
    .n2687_6(n2687_6),
    .n2503_12(n2503_12),
    .n279_26(n279_26),
    .n1321_8(n1321_8),
    .n154_8(n154_8),
    .n1085_21(n1085_21),
    .n1693_6(n1693_6),
    .n1138_8(n1138_8),
    .n1406_7(n1406_7),
    .n1321_11(n1321_11),
    .n189_9(n189_9),
    .n279_13(n279_13),
    .n2064_18(n2064_18),
    .n1139_21(n1139_21),
    .n1138_6(n1138_6),
    .n2715_6(n2715_6),
    .n189_10(n189_10),
    .n290_18(n290_18),
    .incdecz_8(incdecz_8),
    .n3366_5(n3366_5),
    .n2716_7(n2716_7),
    .n1531_11(n1531_11),
    .n154_9(n154_9),
    .intcycle(intcycle),
    .n189_12(n189_12),
    .n1297_11(n1297_11),
    .regaddra_1_17(regaddra_1_17),
    .n256_7(n256_7),
    .n2687_11(n2687_11),
    .regaddra_1_22(regaddra_1_22),
    .regaddra_1_13(regaddra_1_13),
    .n1083_20(n1083_20),
    .n2511_21(n2511_21),
    .regaddrb_2_8(regaddrb_2_8),
    .f_0(f[0]),
    .f_2(f[2]),
    .f_6(f[6]),
    .f_7(f[7]),
    .ir({ir_7,ir_6,ir_5,ir_4[4],ir_3,ir_2,ir_1,ir_0}),
    .iset(iset[1:0]),
    .w_m_cycle(w_m_cycle[2:0]),
    .xy_state(xy_state[1:0]),
    .n99_22(n99_22),
    .arith16_Z(arith16_Z),
    .exchangeaf_Z(exchangeaf_Z),
    .preservec_Z(preservec_Z),
    .\incdec_16_Z[3]_2_3 (\incdec_16_Z[3]_2_3 ),
    .set_busb_to_Z_1_4(set_busb_to_Z_1_4),
    .exchangeaf_Z_3(exchangeaf_Z_3),
    .exchangeaf_Z_4(exchangeaf_Z_4),
    .mcycles_d_1_7(mcycles_d_1_7),
    .imode_Z_0_4(imode_Z_0_4),
    .set_busb_to_Z_2_11(set_busb_to_Z_2_11),
    .set_busb_to_Z_1_8(set_busb_to_Z_1_8),
    .arith16_Z_5(arith16_Z_5),
    .arith16_Z_6(arith16_Z_6),
    .mcycles_d_1_11(mcycles_d_1_11),
    .mcycles_d_1_12(mcycles_d_1_12),
    .mcycles_d_0_7(mcycles_d_0_7),
    .mcycles_d_0_8(mcycles_d_0_8),
    .set_busa_to_Z_2_9(set_busa_to_Z_2_9),
    .set_busa_to_Z_1_12(set_busa_to_Z_1_12),
    .mcycles_d_2_8(mcycles_d_2_8),
    .mcycles_d_2_11(mcycles_d_2_11),
    .\incdec_16_Z[3]_2_6 (\incdec_16_Z[3]_2_6 ),
    .set_addr_to_Z_1_12(set_addr_to_Z_1_12),
    .set_addr_to_Z_1_13(set_addr_to_Z_1_13),
    .set_busb_to_Z_2_19(set_busb_to_Z_2_19),
    .set_busb_to_Z_2_24(set_busb_to_Z_2_24),
    .set_busb_to_Z_2_25(set_busb_to_Z_2_25),
    .mcycles_d_1_17(mcycles_d_1_17),
    .set_busa_to_Z_2_16(set_busa_to_Z_2_16),
    .set_busa_to_Z_2_21(set_busa_to_Z_2_21),
    .mcycles_d_2_14(mcycles_d_2_14),
    .mcycles_d_2_15(mcycles_d_2_15),
    .mcycles_d_2_16(mcycles_d_2_16),
    .set_busa_to_Z_1_21(set_busa_to_Z_1_21),
    .set_busa_to_Z_1_22(set_busa_to_Z_1_22),
    .set_addr_to_Z_1_32(set_addr_to_Z_1_32),
    .mcycles_d_1_28(mcycles_d_1_28),
    .mcycles_d_1_32(mcycles_d_1_32),
    .arith16_Z_8(arith16_Z_8),
    .tstates_Z_1_23(tstates_Z_1_23),
    .set_busb_to_Z_2_34(set_busb_to_Z_2_34),
    .set_addr_to_Z_1_40(set_addr_to_Z_1_40),
    .set_addr_to_Z_1_42(set_addr_to_Z_1_42),
    .mcycles_d_1_34(mcycles_d_1_34),
    .set_addr_to_Z_1_44(set_addr_to_Z_1_44),
    .mcycles_d_1_36(mcycles_d_1_36),
    .set_busa_to_Z_1_29(set_busa_to_Z_1_29),
    .mcycles_d_1_38(mcycles_d_1_38),
    .preservec_Z_10(preservec_Z_10),
    .set_busb_to_Z_2_38(set_busb_to_Z_2_38),
    .set_busb_to_Z_2_40(set_busb_to_Z_2_40),
    .mcycles_d_0_21(mcycles_d_0_21),
    .mcycles_d_2_20(mcycles_d_2_20),
    .set_busa_to_Z_2_25(set_busa_to_Z_2_25),
    .imode_Z_1_6(imode_Z_1_6),
    .tstates_Z_1_25(tstates_Z_1_25),
    .mcycles_d_2_22(mcycles_d_2_22),
    .exchangeaf_Z_9(exchangeaf_Z_9),
    .set_busb_to_Z_2_42(set_busb_to_Z_2_42),
    .arith16_Z_12(arith16_Z_12),
    .set_busb_to_Z(set_busb_to_Z[2:1]),
    .mcycles_d(mcycles_d[2:0]),
    .set_busa_to_Z(set_busa_to_Z[2:1]),
    .special_ld_Z(special_ld_Z[0]),
    .tstates_Z(tstates_Z[2:0]),
    .imode_Z(imode_Z[1:0]),
    .set_addr_to_Z(set_addr_to_Z[1]),
    .incdec_16_Z(incdec_16_Z[3])
);
  cz80_alu u_alu (
    .busa(busa[7:0]),
    .busb(busb[6:0]),
    .alu_op_r(alu_op_r[2:0]),
    .f(f[0]),
    .ir({ir_5,ir_4[4],ir_3}),
    .n282_17(n282_17),
    .w_addsub_l(w_addsub_l[5:1]),
    .w_addsub_m(w_addsub_m[4:1]),
    .w_addsub_s_2_6(w_addsub_s[2]),
    .w_addsub_s_4_6(w_addsub_s[4])
);
  cz80_registers u_regs (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .regdih_6_8(regdih_6_8),
    .n1522_6(n1522_6),
    .n1520_6(n1520_6),
    .n1518_6(n1518_6),
    .n1517_6(n1517_6),
    .regaddra_2_15(regaddra_2_15),
    .regdih_7_12(regdih_7_12),
    .n1515_6(n1515_6),
    .regdih_1_4(regdih_1_4),
    .n1519_6(n1519_6),
    .sp_15_9(sp_15_9),
    .w_cpu_enable(w_cpu_enable),
    .regdih_7_7(regdih_7_7),
    .n1365_13(n1365_13),
    .n1365_12(n1365_12),
    .regaddra_1_9(regaddra_1_9),
    .n1524_4(n1524_4),
    .regdih_2_8(regdih_2_8),
    .regaddrb_2_4(regaddrb_2_4),
    .n1515_15(n1515_15),
    .mcycles_d_0_7(mcycles_d_0_7),
    .n257_7(n257_7),
    .regaddra_1_16(regaddra_1_16),
    .n2064_14(n2064_14),
    .n301_17(n301_17),
    .regaddra_2_13(regaddra_2_13),
    .regdih(regdih[7:0]),
    .regaddra(regaddra[2:0]),
    .regaddrc(regaddrc[2:0]),
    .regaddrb(regaddrb[2:1]),
    .id16(id16[7:0]),
    .busb(busb[6]),
    .regbusa_r(regbusa_r[7:0]),
    .read_to_reg_r_0(read_to_reg_r[0]),
    .read_to_reg_r_3(read_to_reg_r[3]),
    .read_to_reg_r_4(read_to_reg_r[4]),
    .regaddrb_r(regaddrb_r[0]),
    .regbusa(regbusa[15:0]),
    .regbusb(regbusb[15:0]),
    .regbusc(regbusc[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80 */
module cz80_inst (
  lcd_clk_d,
  i2s_audio_en_d,
  d_1_15,
  d_2_15,
  w_cpu_enable,
  req_hsync_int_n,
  w_hsync_en,
  reg_r0_hsync_int_en_Z,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  w_cpu_freeze,
  ff_sdr_ready,
  n977_6,
  d_Z_0,
  d_Z_3,
  d_Z_4,
  d_Z_5,
  d_Z_6,
  d_Z_7,
  ff_d,
  ff_ireq_inhibit,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_wr_n_i,
  ff_rd,
  ff_iorq_n_i,
  ff_mreq,
  ff_dinst_7_6,
  n279_7,
  n279_9,
  n279_10,
  n279_11,
  iorq_n_Z,
  w_rd_n_i,
  w_rfsh_n_i,
  n1710_5,
  d_Z_1,
  w_a_i,
  w_do
)
;
input lcd_clk_d;
input i2s_audio_en_d;
input d_1_15;
input d_2_15;
input w_cpu_enable;
input req_hsync_int_n;
input w_hsync_en;
input reg_r0_hsync_int_en_Z;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input w_cpu_freeze;
input ff_sdr_ready;
input n977_6;
input d_Z_0;
input d_Z_3;
input d_Z_4;
input d_Z_5;
input d_Z_6;
input d_Z_7;
input [2:1] ff_d;
output ff_ireq_inhibit;
output ff_req_inhibit;
output ff_mreq_inhibit;
output ff_wr_n_i;
output ff_rd;
output ff_iorq_n_i;
output ff_mreq;
output ff_dinst_7_6;
output n279_7;
output n279_9;
output n279_10;
output n279_11;
output iorq_n_Z;
output w_rd_n_i;
output w_rfsh_n_i;
output n1710_5;
output [2:1] d_Z_1;
output [15:0] w_a_i;
output [7:0] w_do;
wire n279_6;
wire n280_6;
wire n281_5;
wire n189_5;
wire ff_wr_n_i_8;
wire ff_rd_8;
wire ff_iorq_n_i_8;
wire ff_mreq_8;
wire n201_7;
wire n162_5;
wire n222_4;
wire n222_5;
wire n279_8;
wire n281_6;
wire n189_7;
wire n189_8;
wire ff_wr_n_i_9;
wire ff_iorq_n_i_9;
wire ff_mreq_9;
wire n201_8;
wire n189_9;
wire n189_10;
wire n189_11;
wire ff_iorq_n_i_10;
wire n279_12;
wire n279_13;
wire n279_14;
wire n279_15;
wire n279_16;
wire n279_18;
wire n189_12;
wire ff_iorq_n_i_14;
wire n279_19;
wire n279_20;
wire n279_22;
wire n279_23;
wire n279_26;
wire n279_28;
wire n189_14;
wire ff_iorq_n_i_16;
wire n162_7;
wire n279_30;
wire ff_iorq_n_i_18;
wire n222_7;
wire ff_iorq_n_i_22;
wire ff_reset_n;
wire n124_6;
wire n136_5;
wire intcycle;
wire n332_4;
wire n1321_8;
wire n256_7;
wire n2717_8;
wire n1138_6;
wire n154_8;
wire n3366_5;
wire regaddrb_2_6;
wire n2503_13;
wire n1321_10;
wire incdecz_8;
wire n154_9;
wire n1098_11;
wire regaddra_1_13;
wire n2511_21;
wire n1085_21;
wire n290_18;
wire n1321_13;
wire regaddrb_2_8;
wire n290_20;
wire n154_11;
wire n2662_9;
wire n154_13;
wire mcycles_d_1_7;
wire mcycles_d_0_7;
wire mcycles_d_2_11;
wire mcycles_d_2_14;
wire mcycles_d_2_15;
wire mcycles_d_1_32;
wire arith16_Z_8;
wire mcycles_d_1_34;
wire mcycles_d_1_36;
wire mcycles_d_1_38;
wire mcycles_d_2_20;
wire arith16_Z_12;
wire [7:0] ff_dinst;
wire [7:0] ff_di_reg;
wire [7:0] ir;
wire [1:0] iset;
wire [2:0] w_m_cycle;
wire [2:0] w_t_state;
wire VCC;
wire GND;
  LUT4 n279_s3 (
    .F(n279_6),
    .I0(n222_4),
    .I1(w_t_state[1]),
    .I2(n279_7),
    .I3(n279_8) 
);
defparam n279_s3.INIT=16'h3250;
  LUT4 n280_s3 (
    .F(n280_6),
    .I0(w_t_state[1]),
    .I1(n279_8),
    .I2(n189_5),
    .I3(n222_4) 
);
defparam n280_s3.INIT=16'hCC70;
  LUT4 n281_s2 (
    .F(n281_5),
    .I0(n189_5),
    .I1(w_t_state[1]),
    .I2(n281_6),
    .I3(n222_4) 
);
defparam n281_s2.INIT=16'hCFEA;
  LUT3 n189_s1 (
    .F(n189_5),
    .I0(n189_14),
    .I1(n189_7),
    .I2(n189_8) 
);
defparam n189_s1.INIT=8'h01;
  LUT2 ff_dinst_7_s2 (
    .F(ff_dinst_7_6),
    .I0(ff_req_inhibit),
    .I1(ff_rd) 
);
defparam ff_dinst_7_s2.INIT=4'h4;
  LUT2 ff_wr_n_i_s3 (
    .F(ff_wr_n_i_8),
    .I0(w_t_state[2]),
    .I1(ff_wr_n_i_9) 
);
defparam ff_wr_n_i_s3.INIT=4'h4;
  LUT4 ff_rd_s3 (
    .F(ff_rd_8),
    .I0(n162_5),
    .I1(n189_5),
    .I2(ff_iorq_n_i),
    .I3(ff_iorq_n_i_8) 
);
defparam ff_rd_s3.INIT=16'hEF00;
  LUT4 ff_iorq_n_i_s3 (
    .F(ff_iorq_n_i_8),
    .I0(w_t_state[1]),
    .I1(ff_iorq_n_i_9),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam ff_iorq_n_i_s3.INIT=16'h0B00;
  LUT2 ff_mreq_s3 (
    .F(ff_mreq_8),
    .I0(ff_mreq_9),
    .I1(ff_iorq_n_i_8) 
);
defparam ff_mreq_s3.INIT=4'hE;
  LUT3 n201_s3 (
    .F(n201_7),
    .I0(n201_8),
    .I1(w_t_state[2]),
    .I2(n279_7) 
);
defparam n201_s3.INIT=8'hFE;
  LUT3 n162_s2 (
    .F(n162_5),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]) 
);
defparam n162_s2.INIT=8'h40;
  LUT3 n222_s1 (
    .F(n222_4),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam n222_s1.INIT=8'h10;
  LUT3 n222_s2 (
    .F(n222_5),
    .I0(w_t_state[0]),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]) 
);
defparam n222_s2.INIT=8'h10;
  LUT3 n279_s4 (
    .F(n279_7),
    .I0(n279_9),
    .I1(n279_10),
    .I2(n279_11) 
);
defparam n279_s4.INIT=8'h04;
  LUT4 n279_s5 (
    .F(n279_8),
    .I0(intcycle),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n279_s5.INIT=16'h0D00;
  LUT4 n281_s3 (
    .F(n281_6),
    .I0(intcycle),
    .I1(n222_4),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n281_s3.INIT=16'h0B00;
  LUT4 n189_s3 (
    .F(n189_7),
    .I0(n154_8),
    .I1(regaddrb_2_8),
    .I2(mcycles_d_1_7),
    .I3(n1321_8) 
);
defparam n189_s3.INIT=16'h8000;
  LUT4 n189_s4 (
    .F(n189_8),
    .I0(ir[2]),
    .I1(n189_10),
    .I2(n189_11),
    .I3(iset[1]) 
);
defparam n189_s4.INIT=16'h1000;
  LUT4 ff_wr_n_i_s4 (
    .F(ff_wr_n_i_9),
    .I0(ff_iorq_n_i),
    .I1(w_t_state[1]),
    .I2(n189_5),
    .I3(w_t_state[0]) 
);
defparam ff_wr_n_i_s4.INIT=16'hCDC0;
  LUT4 ff_iorq_n_i_s4 (
    .F(ff_iorq_n_i_9),
    .I0(n2717_8),
    .I1(ff_iorq_n_i_10),
    .I2(ff_iorq_n_i_22),
    .I3(ff_iorq_n_i_16) 
);
defparam ff_iorq_n_i_s4.INIT=16'h00EF;
  LUT4 ff_mreq_s4 (
    .F(ff_mreq_9),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n222_4) 
);
defparam ff_mreq_s4.INIT=16'h1000;
  LUT4 n201_s4 (
    .F(n201_8),
    .I0(ff_iorq_n_i),
    .I1(w_t_state[1]),
    .I2(n189_5),
    .I3(w_t_state[0]) 
);
defparam n201_s4.INIT=16'hFE3F;
  LUT4 n279_s6 (
    .F(n279_9),
    .I0(n279_12),
    .I1(n279_13),
    .I2(n279_14),
    .I3(mcycles_d_1_7) 
);
defparam n279_s6.INIT=16'h4F00;
  LUT3 n279_s7 (
    .F(n279_10),
    .I0(n279_15),
    .I1(iset[1]),
    .I2(n279_16) 
);
defparam n279_s7.INIT=8'h0B;
  LUT4 n279_s8 (
    .F(n279_11),
    .I0(n279_26),
    .I1(mcycles_d_2_11),
    .I2(n279_18),
    .I3(arith16_Z_12) 
);
defparam n279_s8.INIT=16'hFE00;
  LUT2 n189_s5 (
    .F(n189_9),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam n189_s5.INIT=4'h8;
  LUT4 n189_s6 (
    .F(n189_10),
    .I0(ir[0]),
    .I1(n189_12),
    .I2(n1321_10),
    .I3(ir[1]) 
);
defparam n189_s6.INIT=16'hBB0F;
  LUT3 n189_s7 (
    .F(n189_11),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]) 
);
defparam n189_s7.INIT=8'h10;
  LUT4 ff_iorq_n_i_s5 (
    .F(ff_iorq_n_i_10),
    .I0(ff_iorq_n_i_18),
    .I1(n332_4),
    .I2(ff_iorq_n_i_14),
    .I3(iset[1]) 
);
defparam ff_iorq_n_i_s5.INIT=16'h4F00;
  LUT4 n279_s9 (
    .F(n279_12),
    .I0(mcycles_d_1_34),
    .I1(mcycles_d_2_14),
    .I2(mcycles_d_2_20),
    .I3(n1085_21) 
);
defparam n279_s9.INIT=16'h0007;
  LUT2 n279_s10 (
    .F(n279_13),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]) 
);
defparam n279_s10.INIT=4'h4;
  LUT4 n279_s11 (
    .F(n279_14),
    .I0(n279_19),
    .I1(n154_8),
    .I2(regaddra_1_13),
    .I3(n279_20) 
);
defparam n279_s11.INIT=16'h000B;
  LUT4 n279_s12 (
    .F(n279_15),
    .I0(n1138_6),
    .I1(n1098_11),
    .I2(n279_30),
    .I3(n279_22) 
);
defparam n279_s12.INIT=16'h0007;
  LUT4 n279_s13 (
    .F(n279_16),
    .I0(n1321_10),
    .I1(mcycles_d_1_38),
    .I2(n154_8),
    .I3(n2503_13) 
);
defparam n279_s13.INIT=16'h1000;
  LUT2 n279_s15 (
    .F(n279_18),
    .I0(mcycles_d_1_32),
    .I1(w_m_cycle[0]) 
);
defparam n279_s15.INIT=4'h1;
  LUT3 n189_s8 (
    .F(n189_12),
    .I0(ir[6]),
    .I1(ir[5]),
    .I2(ir[7]) 
);
defparam n189_s8.INIT=8'h40;
  LUT4 ff_iorq_n_i_s9 (
    .F(ff_iorq_n_i_14),
    .I0(n189_11),
    .I1(regaddrb_2_6),
    .I2(n1321_13),
    .I3(n154_13) 
);
defparam ff_iorq_n_i_s9.INIT=16'h007F;
  LUT4 n279_s16 (
    .F(n279_19),
    .I0(regaddrb_2_8),
    .I1(incdecz_8),
    .I2(n2662_9),
    .I3(mcycles_d_1_36) 
);
defparam n279_s16.INIT=16'h0007;
  LUT4 n279_s17 (
    .F(n279_20),
    .I0(n154_9),
    .I1(mcycles_d_2_15),
    .I2(n256_7),
    .I3(n1098_11) 
);
defparam n279_s17.INIT=16'h8000;
  LUT4 n279_s19 (
    .F(n279_22),
    .I0(n189_11),
    .I1(n3366_5),
    .I2(n279_28),
    .I3(n1321_10) 
);
defparam n279_s19.INIT=16'hF800;
  LUT2 n279_s20 (
    .F(n279_23),
    .I0(ir[1]),
    .I1(ir[3]) 
);
defparam n279_s20.INIT=4'h4;
  LUT4 n279_s22 (
    .F(n279_26),
    .I0(ir[1]),
    .I1(ir[3]),
    .I2(n2511_21),
    .I3(ir[0]) 
);
defparam n279_s22.INIT=16'hB000;
  LUT4 n279_s23 (
    .F(n279_28),
    .I0(ir[3]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_0_7) 
);
defparam n279_s23.INIT=16'h1000;
  LUT4 n189_s9 (
    .F(n189_14),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(n332_4),
    .I3(n154_11) 
);
defparam n189_s9.INIT=16'h8000;
  LUT2 iorq_n_Z_s0 (
    .F(iorq_n_Z),
    .I0(ff_iorq_n_i),
    .I1(ff_ireq_inhibit) 
);
defparam iorq_n_Z_s0.INIT=4'hE;
  LUT4 ff_iorq_n_i_s10 (
    .F(ff_iorq_n_i_16),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2662_9),
    .I3(n2717_8) 
);
defparam ff_iorq_n_i_s10.INIT=16'hF400;
  LUT4 n162_s3 (
    .F(n162_7),
    .I0(ff_dinst_7_6),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(w_t_state[0]) 
);
defparam n162_s3.INIT=16'h2000;
  LUT4 n279_s24 (
    .F(n279_30),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(n154_8),
    .I3(n332_4) 
);
defparam n279_s24.INIT=16'hB000;
  LUT4 ff_iorq_n_i_s11 (
    .F(ff_iorq_n_i_18),
    .I0(n154_8),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(n1098_11) 
);
defparam ff_iorq_n_i_s11.INIT=16'h00DF;
  LUT4 n222_s3 (
    .F(n222_7),
    .I0(n222_4),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n222_s3.INIT=16'h0200;
  LUT4 d_Z_1_s (
    .F(d_Z_1[1]),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(ff_d[1]),
    .I3(d_1_15) 
);
defparam d_Z_1_s.INIT=16'hFF40;
  LUT4 d_Z_2_s (
    .F(d_Z_1[2]),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(ff_d[2]),
    .I3(d_2_15) 
);
defparam d_Z_2_s.INIT=16'hFF40;
  LUT2 w_rd_n_i_s1 (
    .F(w_rd_n_i),
    .I0(ff_req_inhibit),
    .I1(ff_rd) 
);
defparam w_rd_n_i_s1.INIT=4'hB;
  LUT4 ff_iorq_n_i_s13 (
    .F(ff_iorq_n_i_22),
    .I0(n290_20),
    .I1(n290_18),
    .I2(arith16_Z_12),
    .I3(arith16_Z_8) 
);
defparam ff_iorq_n_i_s13.INIT=16'h0777;
  DFFRE ff_dinst_7_s0 (
    .Q(ff_dinst[7]),
    .D(d_Z_7),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_6_s0 (
    .Q(ff_dinst[6]),
    .D(d_Z_6),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_5_s0 (
    .Q(ff_dinst[5]),
    .D(d_Z_5),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_4_s0 (
    .Q(ff_dinst[4]),
    .D(d_Z_4),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_3_s0 (
    .Q(ff_dinst[3]),
    .D(d_Z_3),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_2_s0 (
    .Q(ff_dinst[2]),
    .D(d_Z_1[2]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_1_s0 (
    .Q(ff_dinst[1]),
    .D(d_Z_1[1]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_0_s0 (
    .Q(ff_dinst[0]),
    .D(d_Z_0),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_7_s0 (
    .Q(ff_di_reg[7]),
    .D(d_Z_7),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_6_s0 (
    .Q(ff_di_reg[6]),
    .D(d_Z_6),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_5_s0 (
    .Q(ff_di_reg[5]),
    .D(d_Z_5),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_4_s0 (
    .Q(ff_di_reg[4]),
    .D(d_Z_4),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_3_s0 (
    .Q(ff_di_reg[3]),
    .D(d_Z_3),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_2_s0 (
    .Q(ff_di_reg[2]),
    .D(d_Z_1[2]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_1_s0 (
    .Q(ff_di_reg[1]),
    .D(d_Z_1[1]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_0_s0 (
    .Q(ff_di_reg[0]),
    .D(d_Z_0),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFF ff_ireq_inhibit_s0 (
    .Q(ff_ireq_inhibit),
    .D(n189_5),
    .CLK(lcd_clk_d) 
);
  DFFR ff_req_inhibit_s0 (
    .Q(ff_req_inhibit),
    .D(n222_7),
    .CLK(lcd_clk_d),
    .RESET(n136_5) 
);
  DFFR ff_mreq_inhibit_s0 (
    .Q(ff_mreq_inhibit),
    .D(n222_7),
    .CLK(n124_6),
    .RESET(n136_5) 
);
  DFF ff_reset_n_s0 (
    .Q(ff_reset_n),
    .D(i2s_audio_en_d),
    .CLK(lcd_clk_d) 
);
  DFFSE ff_wr_n_i_s1 (
    .Q(ff_wr_n_i),
    .D(n201_7),
    .CLK(n124_6),
    .CE(ff_wr_n_i_8),
    .SET(n136_5) 
);
defparam ff_wr_n_i_s1.INIT=1'b1;
  DFFRE ff_rd_s1 (
    .Q(ff_rd),
    .D(n279_6),
    .CLK(n124_6),
    .CE(ff_rd_8),
    .RESET(n136_5) 
);
  DFFSE ff_iorq_n_i_s1 (
    .Q(ff_iorq_n_i),
    .D(n281_5),
    .CLK(n124_6),
    .CE(ff_iorq_n_i_8),
    .SET(n136_5) 
);
  DFFRE ff_mreq_s1 (
    .Q(ff_mreq),
    .D(n280_6),
    .CLK(n124_6),
    .CE(ff_mreq_8),
    .RESET(n136_5) 
);
  INV n124_s2 (
    .O(n124_6),
    .I(lcd_clk_d) 
);
  INV n136_s2 (
    .O(n136_5),
    .I(ff_reset_n) 
);
  cz80 u_cz80 (
    .lcd_clk_d(lcd_clk_d),
    .w_cpu_enable(w_cpu_enable),
    .n222_5(n222_5),
    .n162_5(n162_5),
    .req_hsync_int_n(req_hsync_int_n),
    .w_hsync_en(w_hsync_en),
    .reg_r0_hsync_int_en_Z(reg_r0_hsync_int_en_Z),
    .n189_5(n189_5),
    .n222_4(n222_4),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .n189_11(n189_11),
    .ff_iorq_n_i_16(ff_iorq_n_i_16),
    .n279_13(n279_13),
    .n279_26(n279_26),
    .n279_23(n279_23),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n977_6(n977_6),
    .n222_7(n222_7),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n189_9(n189_9),
    .n189_10(n189_10),
    .n189_12(n189_12),
    .ff_di_reg(ff_di_reg[7:0]),
    .ff_dinst(ff_dinst[7:0]),
    .w_rfsh_n_i(w_rfsh_n_i),
    .intcycle(intcycle),
    .n332_4(n332_4),
    .n1321_8(n1321_8),
    .n256_7(n256_7),
    .n2717_8(n2717_8),
    .n1138_6(n1138_6),
    .n154_8(n154_8),
    .n3366_5(n3366_5),
    .regaddrb_2_6(regaddrb_2_6),
    .n2503_13(n2503_13),
    .n1321_10(n1321_10),
    .incdecz_8(incdecz_8),
    .n154_9(n154_9),
    .n1098_11(n1098_11),
    .regaddra_1_13(regaddra_1_13),
    .n2511_21(n2511_21),
    .n1085_21(n1085_21),
    .n290_18(n290_18),
    .n1321_13(n1321_13),
    .regaddrb_2_8(regaddrb_2_8),
    .n290_20(n290_20),
    .n154_11(n154_11),
    .n2662_9(n2662_9),
    .n154_13(n154_13),
    .n1710_5(n1710_5),
    .mcycles_d_1_7(mcycles_d_1_7),
    .mcycles_d_0_7(mcycles_d_0_7),
    .mcycles_d_2_11(mcycles_d_2_11),
    .mcycles_d_2_14(mcycles_d_2_14),
    .mcycles_d_2_15(mcycles_d_2_15),
    .mcycles_d_1_32(mcycles_d_1_32),
    .arith16_Z_8(arith16_Z_8),
    .mcycles_d_1_34(mcycles_d_1_34),
    .mcycles_d_1_36(mcycles_d_1_36),
    .mcycles_d_1_38(mcycles_d_1_38),
    .mcycles_d_2_20(mcycles_d_2_20),
    .arith16_Z_12(arith16_Z_12),
    .w_a_i(w_a_i[15:0]),
    .ir_0(ir[0]),
    .ir_1(ir[1]),
    .ir_2(ir[2]),
    .ir_3(ir[3]),
    .ir_5(ir[5]),
    .ir_6(ir[6]),
    .ir_7(ir[7]),
    .iset(iset[1:0]),
    .w_do(w_do[7:0]),
    .w_m_cycle(w_m_cycle[2:0]),
    .w_t_state(w_t_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_inst */
module rtc (
  lcd_clk_d,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  n42_5,
  ff_clock_div,
  ff_wr_n_i,
  ff_dinst_7_6,
  d_Z,
  w_a_i,
  w_rtc_q_en,
  n113_9,
  n4_5,
  n113_15,
  n113_17,
  n113_19,
  n149_5,
  n1719_5,
  reg_yea_7_9,
  reg_wee_2_9,
  reg_hou_3_9,
  reg_min_3_9,
  reg_sec_6_9,
  reg_sec_3_9,
  n65_11,
  n89_7,
  n113_20,
  n149_7,
  n149_9,
  reg_min_6_12,
  reg_day_3_12,
  n57_7,
  reg_ptr,
  reg_yea_1,
  reg_yea_2,
  reg_yea_3,
  reg_yea_5,
  reg_yea_6,
  reg_yea_7,
  reg_mon,
  reg_day_1,
  reg_day_2,
  reg_day_3,
  reg_day_5,
  reg_wee,
  reg_hou_1,
  reg_hou_2,
  reg_hou_3,
  reg_hou_5,
  reg_min_1,
  reg_min_2,
  reg_min_3,
  reg_min_5,
  reg_min_6,
  reg_sec_1,
  reg_sec_2,
  reg_sec_3,
  reg_sec_5,
  reg_sec_6,
  reg_leap,
  reg_mode,
  ff_mem_q
)
;
input lcd_clk_d;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input n42_5;
input ff_clock_div;
input ff_wr_n_i;
input ff_dinst_7_6;
input [3:0] d_Z;
input [7:0] w_a_i;
output w_rtc_q_en;
output n113_9;
output n4_5;
output n113_15;
output n113_17;
output n113_19;
output n149_5;
output n1719_5;
output reg_yea_7_9;
output reg_wee_2_9;
output reg_hou_3_9;
output reg_min_3_9;
output reg_sec_6_9;
output reg_sec_3_9;
output n65_11;
output n89_7;
output n113_20;
output n149_7;
output n149_9;
output reg_min_6_12;
output reg_day_3_12;
output n57_7;
output [2:0] reg_ptr;
output reg_yea_1;
output reg_yea_2;
output reg_yea_3;
output reg_yea_5;
output reg_yea_6;
output reg_yea_7;
output [3:1] reg_mon;
output reg_day_1;
output reg_day_2;
output reg_day_3;
output reg_day_5;
output [2:1] reg_wee;
output reg_hou_1;
output reg_hou_2;
output reg_hou_3;
output reg_hou_5;
output reg_min_1;
output reg_min_2;
output reg_min_3;
output reg_min_5;
output reg_min_6;
output reg_sec_1;
output reg_sec_2;
output reg_sec_3;
output reg_sec_5;
output reg_sec_6;
output [1:1] reg_leap;
output [3:1] reg_mode;
output [3:1] ff_mem_q;
wire \ff_ram_DOL_1_G[1]_1 ;
wire \ff_ram_DOL_2_G[1]_1 ;
wire \ff_ram_DOL_4_G[1]_1 ;
wire \ff_ram_DOL_5_G[1]_1 ;
wire \ff_ram_DOL_7_G[1]_1 ;
wire \ff_ram_DOL_8_G[1]_1 ;
wire \ff_ram_DOL_10_G[1]_1 ;
wire \ff_ram_DOL_11_G[1]_1 ;
wire n57_4;
wire n149_3;
wire n924_3;
wire n925_3;
wire n926_3;
wire n927_3;
wire n928_3;
wire n929_3;
wire n930_3;
wire n931_3;
wire n932_4;
wire n933_3;
wire n934_3;
wire n935_3;
wire n936_3;
wire n937_4;
wire n938_4;
wire n939_3;
wire n940_3;
wire n941_3;
wire n942_3;
wire n943_3;
wire n944_3;
wire n945_3;
wire n946_4;
wire n947_4;
wire n948_3;
wire n949_3;
wire n950_3;
wire n951_3;
wire n952_3;
wire n953_3;
wire n954_3;
wire n955_3;
wire n956_3;
wire n957_3;
wire n958_3;
wire n959_3;
wire n960_3;
wire n961_3;
wire n962_3;
wire n963_3;
wire n964_3;
wire n965_3;
wire n967_3;
wire n968_3;
wire n1717_4;
wire n1719_4;
wire ff_mem_q_3_6;
wire reg_yea_7_8;
wire reg_yea_3_8;
wire reg_mon_3_8;
wire reg_day_3_8;
wire reg_wee_2_8;
wire reg_hou_3_8;
wire reg_min_6_8;
wire reg_min_3_8;
wire reg_sec_6_8;
wire reg_sec_3_8;
wire reg_leap_1_8;
wire ff_1sec_cnt_21_8;
wire reg_mode_0_22;
wire reg_mode_0_24;
wire reg_mode_0_26;
wire reg_mode_0_28;
wire reg_mon_4_9;
wire reg_day_5_9;
wire reg_hou_5_9;
wire n994_6;
wire n991_6;
wire n990_6;
wire n989_6;
wire n987_6;
wire n985_6;
wire n984_6;
wire n982_6;
wire n980_6;
wire n979_6;
wire n976_6;
wire n973_6;
wire n65_7;
wire n81_10;
wire n73_6;
wire n81_12;
wire n97_9;
wire n89_6;
wire n97_11;
wire n113_13;
wire n105_8;
wire n149_6;
wire n924_4;
wire n925_4;
wire n926_4;
wire n928_4;
wire n929_4;
wire n930_4;
wire n932_5;
wire n933_4;
wire n934_4;
wire n935_4;
wire n937_5;
wire n937_6;
wire n939_4;
wire n940_4;
wire n941_4;
wire n943_4;
wire n944_4;
wire n945_4;
wire n946_5;
wire n948_4;
wire n949_4;
wire n950_4;
wire n950_5;
wire n952_4;
wire n953_4;
wire n955_4;
wire n956_4;
wire n957_4;
wire n959_4;
wire n960_4;
wire n962_4;
wire n963_4;
wire n964_4;
wire n1717_5;
wire reg_yea_7_10;
wire reg_yea_3_9;
wire reg_mon_3_9;
wire reg_mon_3_10;
wire reg_day_3_10;
wire reg_hou_3_10;
wire reg_min_6_10;
wire reg_min_3_10;
wire reg_sec_6_10;
wire reg_sec_3_10;
wire ff_1sec_cnt_21_9;
wire ff_1sec_cnt_21_10;
wire reg_mon_4_10;
wire reg_day_5_11;
wire reg_hou_5_10;
wire n65_10;
wire n935_5;
wire n937_7;
wire n946_6;
wire n949_6;
wire reg_yea_7_11;
wire reg_yea_7_12;
wire reg_yea_7_13;
wire reg_yea_3_11;
wire reg_mon_3_11;
wire reg_sec_6_11;
wire reg_sec_6_12;
wire reg_mon_4_11;
wire reg_day_5_12;
wire n937_8;
wire n937_9;
wire reg_yea_7_14;
wire reg_sec_6_13;
wire reg_sec_6_14;
wire n937_10;
wire n937_11;
wire n937_12;
wire reg_sec_6_15;
wire reg_sec_6_16;
wire reg_sec_6_17;
wire reg_sec_6_18;
wire n937_13;
wire n949_8;
wire reg_day_5_14;
wire n128_6;
wire ff_rdata_en_7;
wire reg_yea_3_13;
wire n81_16;
wire n65_13;
wire n974_8;
wire n975_8;
wire n977_8;
wire n978_8;
wire n981_8;
wire n983_8;
wire n986_8;
wire n988_8;
wire n992_8;
wire n993_9;
wire ff_req;
wire reg_1224;
wire ff_ram_23;
wire ff_ram_22;
wire ff_ram_21;
wire ff_ram_20;
wire ff_ram_27;
wire ff_ram_26;
wire ff_ram_25;
wire ff_ram_24;
wire ff_ram_31;
wire ff_ram_30;
wire ff_ram_29;
wire ff_ram_28;
wire ff_ram_35;
wire ff_ram_34;
wire ff_ram_33;
wire ff_ram_32;
wire \ff_ram_DOL_0_G[0]_2 ;
wire \ff_ram_DOL_3_G[0]_2 ;
wire \ff_ram_DOL_6_G[0]_2 ;
wire \ff_ram_DOL_9_G[0]_2 ;
wire n65_5;
wire n81_5;
wire n81_6;
wire n97_5;
wire n113_5;
wire n113_6;
wire [3:3] reg_ptr_0;
wire [4:0] reg_yea_0;
wire [4:0] reg_mon_0;
wire [4:0] reg_day_0;
wire [0:0] reg_wee_0;
wire [4:0] reg_hou_0;
wire [4:0] reg_min_0;
wire [4:0] reg_sec_0;
wire [0:0] reg_leap_0;
wire [0:0] reg_mode_0;
wire [21:0] ff_1sec_cnt;
wire [0:0] ff_mem_q_0;
wire VCC;
wire GND;
  LUT3 \ff_ram_DOL_0_G[0]_s1  (
    .F(\ff_ram_DOL_1_G[1]_1 ),
    .I0(ff_ram_20),
    .I1(ff_ram_28),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_0_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_0_G[0]_s2  (
    .F(\ff_ram_DOL_2_G[1]_1 ),
    .I0(ff_ram_24),
    .I1(ff_ram_32),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_0_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_3_G[0]_s1  (
    .F(\ff_ram_DOL_4_G[1]_1 ),
    .I0(ff_ram_21),
    .I1(ff_ram_29),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_3_G[0]_s2  (
    .F(\ff_ram_DOL_5_G[1]_1 ),
    .I0(ff_ram_25),
    .I1(ff_ram_33),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_6_G[0]_s1  (
    .F(\ff_ram_DOL_7_G[1]_1 ),
    .I0(ff_ram_22),
    .I1(ff_ram_30),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_6_G[0]_s2  (
    .F(\ff_ram_DOL_8_G[1]_1 ),
    .I0(ff_ram_26),
    .I1(ff_ram_34),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_9_G[0]_s1  (
    .F(\ff_ram_DOL_10_G[1]_1 ),
    .I0(ff_ram_23),
    .I1(ff_ram_31),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_ram_DOL_9_G[0]_s2  (
    .F(\ff_ram_DOL_11_G[1]_1 ),
    .I0(ff_ram_27),
    .I1(ff_ram_35),
    .I2(reg_mode[1]) 
);
defparam \ff_ram_DOL_9_G[0]_s2 .INIT=8'hCA;
  LUT3 n113_s22 (
    .F(n57_4),
    .I0(reg_leap_0[0]),
    .I1(ff_mem_q_0[0]),
    .I2(n57_7) 
);
defparam n113_s22.INIT=8'hAC;
  LUT4 n149_s0 (
    .F(n149_3),
    .I0(ff_req),
    .I1(n149_9),
    .I2(n149_5),
    .I3(n149_6) 
);
defparam n149_s0.INIT=16'h4000;
  LUT3 n924_s0 (
    .F(n924_3),
    .I0(d_Z[3]),
    .I1(n924_4),
    .I2(ff_mem_q_3_6) 
);
defparam n924_s0.INIT=8'h3A;
  LUT4 n925_s0 (
    .F(n925_3),
    .I0(d_Z[2]),
    .I1(n925_4),
    .I2(reg_yea_6),
    .I3(ff_mem_q_3_6) 
);
defparam n925_s0.INIT=16'h3CAA;
  LUT3 n926_s0 (
    .F(n926_3),
    .I0(d_Z[1]),
    .I1(n926_4),
    .I2(ff_mem_q_3_6) 
);
defparam n926_s0.INIT=8'hCA;
  LUT3 n927_s0 (
    .F(n927_3),
    .I0(d_Z[0]),
    .I1(reg_yea_0[4]),
    .I2(ff_mem_q_3_6) 
);
defparam n927_s0.INIT=8'h3A;
  LUT3 n928_s0 (
    .F(n928_3),
    .I0(d_Z[3]),
    .I1(n928_4),
    .I2(ff_mem_q_3_6) 
);
defparam n928_s0.INIT=8'h3A;
  LUT4 n929_s0 (
    .F(n929_3),
    .I0(d_Z[2]),
    .I1(n929_4),
    .I2(reg_yea_2),
    .I3(ff_mem_q_3_6) 
);
defparam n929_s0.INIT=16'h3CAA;
  LUT3 n930_s0 (
    .F(n930_3),
    .I0(d_Z[1]),
    .I1(n930_4),
    .I2(ff_mem_q_3_6) 
);
defparam n930_s0.INIT=8'hCA;
  LUT3 n931_s0 (
    .F(n931_3),
    .I0(d_Z[0]),
    .I1(reg_yea_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n931_s0.INIT=8'h3A;
  LUT3 n932_s1 (
    .F(n932_4),
    .I0(d_Z[0]),
    .I1(n932_5),
    .I2(ff_mem_q_3_6) 
);
defparam n932_s1.INIT=8'hCA;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(d_Z[3]),
    .I1(n933_4),
    .I2(ff_mem_q_3_6) 
);
defparam n933_s0.INIT=8'h3A;
  LUT4 n934_s0 (
    .F(n934_3),
    .I0(d_Z[2]),
    .I1(n934_4),
    .I2(reg_mon[2]),
    .I3(ff_mem_q_3_6) 
);
defparam n934_s0.INIT=16'h3CAA;
  LUT3 n935_s0 (
    .F(n935_3),
    .I0(d_Z[1]),
    .I1(n935_4),
    .I2(ff_mem_q_3_6) 
);
defparam n935_s0.INIT=8'hCA;
  LUT3 n936_s0 (
    .F(n936_3),
    .I0(d_Z[0]),
    .I1(reg_mon_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n936_s0.INIT=8'h3A;
  LUT4 n937_s1 (
    .F(n937_4),
    .I0(ff_mem_q_3_6),
    .I1(d_Z[1]),
    .I2(n937_5),
    .I3(n937_6) 
);
defparam n937_s1.INIT=16'h4F44;
  LUT4 n938_s1 (
    .F(n938_4),
    .I0(ff_mem_q_3_6),
    .I1(d_Z[0]),
    .I2(reg_day_0[4]),
    .I3(n937_6) 
);
defparam n938_s1.INIT=16'h4F44;
  LUT4 n939_s0 (
    .F(n939_3),
    .I0(ff_mem_q_3_6),
    .I1(d_Z[3]),
    .I2(n939_4),
    .I3(n937_6) 
);
defparam n939_s0.INIT=16'h4F44;
  LUT4 n940_s0 (
    .F(n940_3),
    .I0(d_Z[2]),
    .I1(n940_4),
    .I2(reg_day_2),
    .I3(ff_mem_q_3_6) 
);
defparam n940_s0.INIT=16'h3CAA;
  LUT4 n941_s0 (
    .F(n941_3),
    .I0(ff_mem_q_3_6),
    .I1(d_Z[1]),
    .I2(n941_4),
    .I3(n937_6) 
);
defparam n941_s0.INIT=16'hF444;
  LUT4 n942_s0 (
    .F(n942_3),
    .I0(ff_mem_q_3_6),
    .I1(d_Z[0]),
    .I2(reg_day_0[0]),
    .I3(n937_6) 
);
defparam n942_s0.INIT=16'h0EEE;
  LUT3 n943_s0 (
    .F(n943_3),
    .I0(d_Z[2]),
    .I1(n943_4),
    .I2(ff_mem_q_3_6) 
);
defparam n943_s0.INIT=8'h3A;
  LUT3 n944_s0 (
    .F(n944_3),
    .I0(d_Z[1]),
    .I1(n944_4),
    .I2(ff_mem_q_3_6) 
);
defparam n944_s0.INIT=8'h3A;
  LUT4 n945_s0 (
    .F(n945_3),
    .I0(reg_wee_0[0]),
    .I1(n945_4),
    .I2(d_Z[0]),
    .I3(ff_mem_q_3_6) 
);
defparam n945_s0.INIT=16'h11F0;
  LUT4 n946_s1 (
    .F(n946_4),
    .I0(d_Z[1]),
    .I1(reg_hou_5),
    .I2(n946_5),
    .I3(ff_mem_q_3_6) 
);
defparam n946_s1.INIT=16'hC3AA;
  LUT3 n947_s1 (
    .F(n947_4),
    .I0(n946_5),
    .I1(d_Z[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n947_s1.INIT=8'hAC;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(d_Z[3]),
    .I1(n948_4),
    .I2(ff_mem_q_3_6) 
);
defparam n948_s0.INIT=8'h3A;
  LUT4 n949_s0 (
    .F(n949_3),
    .I0(n949_4),
    .I1(n949_8),
    .I2(d_Z[2]),
    .I3(ff_mem_q_3_6) 
);
defparam n949_s0.INIT=16'h22F0;
  LUT4 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n950_5),
    .I2(d_Z[1]),
    .I3(ff_mem_q_3_6) 
);
defparam n950_s0.INIT=16'h22F0;
  LUT3 n951_s0 (
    .F(n951_3),
    .I0(d_Z[0]),
    .I1(reg_hou_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n951_s0.INIT=8'h3A;
  LUT3 n952_s0 (
    .F(n952_3),
    .I0(d_Z[2]),
    .I1(n952_4),
    .I2(ff_mem_q_3_6) 
);
defparam n952_s0.INIT=8'h3A;
  LUT3 n953_s0 (
    .F(n953_3),
    .I0(d_Z[1]),
    .I1(n953_4),
    .I2(ff_mem_q_3_6) 
);
defparam n953_s0.INIT=8'h3A;
  LUT3 n954_s0 (
    .F(n954_3),
    .I0(d_Z[0]),
    .I1(reg_min_0[4]),
    .I2(ff_mem_q_3_6) 
);
defparam n954_s0.INIT=8'h3A;
  LUT3 n955_s0 (
    .F(n955_3),
    .I0(d_Z[3]),
    .I1(n955_4),
    .I2(ff_mem_q_3_6) 
);
defparam n955_s0.INIT=8'h3A;
  LUT4 n956_s0 (
    .F(n956_3),
    .I0(d_Z[2]),
    .I1(n956_4),
    .I2(reg_min_2),
    .I3(ff_mem_q_3_6) 
);
defparam n956_s0.INIT=16'h3CAA;
  LUT3 n957_s0 (
    .F(n957_3),
    .I0(d_Z[1]),
    .I1(n957_4),
    .I2(ff_mem_q_3_6) 
);
defparam n957_s0.INIT=8'hCA;
  LUT3 n958_s0 (
    .F(n958_3),
    .I0(d_Z[0]),
    .I1(reg_min_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n958_s0.INIT=8'h3A;
  LUT3 n959_s0 (
    .F(n959_3),
    .I0(d_Z[2]),
    .I1(n959_4),
    .I2(ff_mem_q_3_6) 
);
defparam n959_s0.INIT=8'h3A;
  LUT3 n960_s0 (
    .F(n960_3),
    .I0(d_Z[1]),
    .I1(n960_4),
    .I2(ff_mem_q_3_6) 
);
defparam n960_s0.INIT=8'h3A;
  LUT3 n961_s0 (
    .F(n961_3),
    .I0(d_Z[0]),
    .I1(reg_sec_0[4]),
    .I2(ff_mem_q_3_6) 
);
defparam n961_s0.INIT=8'h3A;
  LUT3 n962_s0 (
    .F(n962_3),
    .I0(d_Z[3]),
    .I1(n962_4),
    .I2(ff_mem_q_3_6) 
);
defparam n962_s0.INIT=8'h3A;
  LUT4 n963_s0 (
    .F(n963_3),
    .I0(d_Z[2]),
    .I1(n963_4),
    .I2(reg_sec_2),
    .I3(ff_mem_q_3_6) 
);
defparam n963_s0.INIT=16'h3CAA;
  LUT3 n964_s0 (
    .F(n964_3),
    .I0(d_Z[1]),
    .I1(n964_4),
    .I2(ff_mem_q_3_6) 
);
defparam n964_s0.INIT=8'hCA;
  LUT3 n965_s0 (
    .F(n965_3),
    .I0(d_Z[0]),
    .I1(reg_sec_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n965_s0.INIT=8'h3A;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(d_Z[1]),
    .I1(reg_leap[1]),
    .I2(reg_leap_0[0]),
    .I3(ff_mem_q_3_6) 
);
defparam n967_s0.INIT=16'h3CAA;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(d_Z[0]),
    .I1(reg_leap_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam n968_s0.INIT=8'h3A;
  LUT4 n1717_s1 (
    .F(n1717_4),
    .I0(reg_ptr[0]),
    .I1(ff_mem_q_3_6),
    .I2(n1717_5),
    .I3(reg_ptr[1]) 
);
defparam n1717_s1.INIT=16'h1000;
  LUT2 n1719_s1 (
    .F(n1719_4),
    .I0(ff_mem_q_3_6),
    .I1(n1719_5) 
);
defparam n1719_s1.INIT=4'h4;
  LUT2 n4_s1 (
    .F(n4_5),
    .I0(ff_iorq_n_i),
    .I1(ff_ireq_inhibit) 
);
defparam n4_s1.INIT=4'h1;
  LUT4 ff_mem_q_3_s2 (
    .F(ff_mem_q_3_6),
    .I0(ff_req),
    .I1(n149_9),
    .I2(n149_6),
    .I3(n42_5) 
);
defparam ff_mem_q_3_s2.INIT=16'hBFFF;
  LUT4 reg_yea_7_s4 (
    .F(reg_yea_7_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_yea_7_9),
    .I2(reg_yea_7_10),
    .I3(n149_3) 
);
defparam reg_yea_7_s4.INIT=16'h00F4;
  LUT3 reg_yea_3_s4 (
    .F(reg_yea_3_8),
    .I0(reg_yea_3_9),
    .I1(reg_yea_3_13),
    .I2(n149_3) 
);
defparam reg_yea_3_s4.INIT=8'h0E;
  LUT4 reg_mon_3_s4 (
    .F(reg_mon_3_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_mon_3_9),
    .I2(reg_mon_3_10),
    .I3(n149_3) 
);
defparam reg_mon_3_s4.INIT=16'h00F4;
  LUT4 reg_day_3_s4 (
    .F(reg_day_3_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_day_3_12),
    .I2(reg_day_3_10),
    .I3(n149_3) 
);
defparam reg_day_3_s4.INIT=16'h00F4;
  LUT4 reg_wee_2_s4 (
    .F(reg_wee_2_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_wee_2_9),
    .I2(reg_day_3_10),
    .I3(n149_3) 
);
defparam reg_wee_2_s4.INIT=16'h00F4;
  LUT4 reg_hou_3_s4 (
    .F(reg_hou_3_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_hou_3_9),
    .I2(reg_hou_3_10),
    .I3(n149_3) 
);
defparam reg_hou_3_s4.INIT=16'h00F4;
  LUT4 reg_min_6_s4 (
    .F(reg_min_6_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_min_6_12),
    .I2(reg_min_6_10),
    .I3(n149_3) 
);
defparam reg_min_6_s4.INIT=16'h00F4;
  LUT4 reg_min_3_s4 (
    .F(reg_min_3_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_min_3_9),
    .I2(reg_min_3_10),
    .I3(n149_3) 
);
defparam reg_min_3_s4.INIT=16'h00F4;
  LUT4 reg_sec_6_s4 (
    .F(reg_sec_6_8),
    .I0(ff_mem_q_3_6),
    .I1(reg_sec_6_9),
    .I2(reg_sec_6_10),
    .I3(n149_3) 
);
defparam reg_sec_6_s4.INIT=16'h00F4;
  LUT4 reg_sec_3_s4 (
    .F(reg_sec_3_8),
    .I0(reg_sec_3_9),
    .I1(reg_sec_3_10),
    .I2(n149_3),
    .I3(ff_mem_q_3_6) 
);
defparam reg_sec_3_s4.INIT=16'h0C0A;
  LUT4 reg_leap_1_s4 (
    .F(reg_leap_1_8),
    .I0(ff_mem_q_3_6),
    .I1(n57_7),
    .I2(reg_yea_3_9),
    .I3(n149_3) 
);
defparam reg_leap_1_s4.INIT=16'h00F4;
  LUT4 ff_1sec_cnt_21_s4 (
    .F(ff_1sec_cnt_21_8),
    .I0(d_Z[1]),
    .I1(ff_1sec_cnt_21_9),
    .I2(ff_1sec_cnt_21_10),
    .I3(n149_3) 
);
defparam ff_1sec_cnt_21_s4.INIT=16'h00F8;
  LUT3 reg_mode_0_s18 (
    .F(reg_mode_0_22),
    .I0(reg_mode[1]),
    .I1(reg_mode_0[0]),
    .I2(ff_mem_q_3_6) 
);
defparam reg_mode_0_s18.INIT=8'h01;
  LUT3 reg_mode_0_s19 (
    .F(reg_mode_0_24),
    .I0(reg_mode[1]),
    .I1(ff_mem_q_3_6),
    .I2(reg_mode_0[0]) 
);
defparam reg_mode_0_s19.INIT=8'h10;
  LUT3 reg_mode_0_s20 (
    .F(reg_mode_0_26),
    .I0(reg_mode_0[0]),
    .I1(ff_mem_q_3_6),
    .I2(reg_mode[1]) 
);
defparam reg_mode_0_s20.INIT=8'h10;
  LUT3 reg_mode_0_s21 (
    .F(reg_mode_0_28),
    .I0(ff_mem_q_3_6),
    .I1(reg_mode_0[0]),
    .I2(reg_mode[1]) 
);
defparam reg_mode_0_s21.INIT=8'h40;
  LUT4 reg_mon_4_s5 (
    .F(reg_mon_4_9),
    .I0(reg_mon_3_10),
    .I1(ff_mem_q_3_6),
    .I2(n149_3),
    .I3(reg_mon_4_10) 
);
defparam reg_mon_4_s5.INIT=16'h030A;
  LUT4 reg_day_5_s5 (
    .F(reg_day_5_9),
    .I0(reg_day_5_14),
    .I1(reg_day_3_10),
    .I2(reg_day_5_11),
    .I3(n149_3) 
);
defparam reg_day_5_s5.INIT=16'h00F4;
  LUT4 reg_hou_5_s5 (
    .F(reg_hou_5_9),
    .I0(n950_5),
    .I1(reg_hou_3_10),
    .I2(reg_hou_5_10),
    .I3(n149_3) 
);
defparam reg_hou_5_s5.INIT=16'h00F8;
  LUT3 n994_s2 (
    .F(n994_6),
    .I0(ff_1sec_cnt[21]),
    .I1(ff_1sec_cnt[20]),
    .I2(ff_mem_q_3_6) 
);
defparam n994_s2.INIT=8'h90;
  LUT2 n991_s2 (
    .F(n991_6),
    .I0(ff_1sec_cnt[2]),
    .I1(ff_mem_q_3_6) 
);
defparam n991_s2.INIT=4'h8;
  LUT2 n990_s2 (
    .F(n990_6),
    .I0(ff_1sec_cnt[3]),
    .I1(ff_mem_q_3_6) 
);
defparam n990_s2.INIT=4'h8;
  LUT2 n989_s2 (
    .F(n989_6),
    .I0(ff_1sec_cnt[4]),
    .I1(ff_mem_q_3_6) 
);
defparam n989_s2.INIT=4'h8;
  LUT2 n987_s2 (
    .F(n987_6),
    .I0(ff_1sec_cnt[6]),
    .I1(ff_mem_q_3_6) 
);
defparam n987_s2.INIT=4'h8;
  LUT2 n985_s2 (
    .F(n985_6),
    .I0(ff_1sec_cnt[8]),
    .I1(ff_mem_q_3_6) 
);
defparam n985_s2.INIT=4'h8;
  LUT2 n984_s2 (
    .F(n984_6),
    .I0(ff_1sec_cnt[9]),
    .I1(ff_mem_q_3_6) 
);
defparam n984_s2.INIT=4'h8;
  LUT2 n982_s2 (
    .F(n982_6),
    .I0(ff_1sec_cnt[11]),
    .I1(ff_mem_q_3_6) 
);
defparam n982_s2.INIT=4'h8;
  LUT2 n980_s2 (
    .F(n980_6),
    .I0(ff_1sec_cnt[13]),
    .I1(ff_mem_q_3_6) 
);
defparam n980_s2.INIT=4'h8;
  LUT2 n979_s2 (
    .F(n979_6),
    .I0(ff_1sec_cnt[14]),
    .I1(ff_mem_q_3_6) 
);
defparam n979_s2.INIT=4'h8;
  LUT2 n976_s2 (
    .F(n976_6),
    .I0(ff_1sec_cnt[17]),
    .I1(ff_mem_q_3_6) 
);
defparam n976_s2.INIT=4'h8;
  LUT2 n973_s2 (
    .F(n973_6),
    .I0(ff_1sec_cnt[20]),
    .I1(ff_mem_q_3_6) 
);
defparam n973_s2.INIT=4'h8;
  LUT4 n113_s21 (
    .F(n65_7),
    .I0(reg_yea_0[0]),
    .I1(reg_yea_0[4]),
    .I2(n65_10),
    .I3(n65_11) 
);
defparam n113_s21.INIT=16'hACCC;
  LUT3 n113_s23 (
    .F(n81_10),
    .I0(reg_day_0[4]),
    .I1(reg_day_0[0]),
    .I2(reg_day_3_12) 
);
defparam n113_s23.INIT=8'hCA;
  LUT3 n113_s24 (
    .F(n73_6),
    .I0(reg_mon_0[4]),
    .I1(reg_mon_0[0]),
    .I2(reg_mon_3_9) 
);
defparam n113_s24.INIT=8'hCA;
  LUT4 n81_s8 (
    .F(n81_12),
    .I0(reg_ptr[1]),
    .I1(reg_ptr[0]),
    .I2(n65_11),
    .I3(reg_day_3_12) 
);
defparam n81_s8.INIT=16'h00EF;
  LUT3 n113_s25 (
    .F(n97_9),
    .I0(reg_hou_0[0]),
    .I1(reg_min_0[4]),
    .I2(reg_min_6_12) 
);
defparam n113_s25.INIT=8'hCA;
  LUT3 n113_s26 (
    .F(n89_6),
    .I0(reg_wee_0[0]),
    .I1(reg_hou_0[4]),
    .I2(n89_7) 
);
defparam n113_s26.INIT=8'hCA;
  LUT2 n97_s7 (
    .F(n97_11),
    .I0(reg_hou_3_9),
    .I1(reg_min_6_12) 
);
defparam n97_s7.INIT=4'h1;
  LUT3 n113_s27 (
    .F(n113_13),
    .I0(reg_sec_0[0]),
    .I1(reg_mode_0[0]),
    .I2(n1719_5) 
);
defparam n113_s27.INIT=8'hCA;
  LUT3 n113_s28 (
    .F(n105_8),
    .I0(reg_min_0[0]),
    .I1(reg_sec_0[4]),
    .I2(reg_sec_6_9) 
);
defparam n113_s28.INIT=8'hCA;
  LUT2 n113_s11 (
    .F(n113_15),
    .I0(n1719_5),
    .I1(reg_sec_3_9) 
);
defparam n113_s11.INIT=4'h1;
  LUT4 n113_s12 (
    .F(n113_17),
    .I0(reg_ptr[2]),
    .I1(n65_10),
    .I2(n113_20),
    .I3(n1719_5) 
);
defparam n113_s12.INIT=16'h00EF;
  LUT4 n113_s13 (
    .F(n113_19),
    .I0(n65_10),
    .I1(reg_ptr[2]),
    .I2(n113_20),
    .I3(n1719_5) 
);
defparam n113_s13.INIT=16'h008F;
  LUT2 n149_s2 (
    .F(n149_5),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]) 
);
defparam n149_s2.INIT=4'h1;
  LUT4 n149_s3 (
    .F(n149_6),
    .I0(w_a_i[3]),
    .I1(w_a_i[2]),
    .I2(w_a_i[4]),
    .I3(n149_7) 
);
defparam n149_s3.INIT=16'h4000;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(reg_yea_0[4]),
    .I1(reg_yea_6),
    .I2(reg_yea_5),
    .I3(reg_yea_7) 
);
defparam n924_s1.INIT=16'h827F;
  LUT2 n925_s1 (
    .F(n925_4),
    .I0(reg_yea_5),
    .I1(reg_yea_0[4]) 
);
defparam n925_s1.INIT=4'h8;
  LUT4 n926_s1 (
    .F(n926_4),
    .I0(reg_yea_6),
    .I1(reg_yea_7),
    .I2(reg_yea_5),
    .I3(reg_yea_0[4]) 
);
defparam n926_s1.INIT=16'h0BF0;
  LUT4 n928_s1 (
    .F(n928_4),
    .I0(reg_yea_0[0]),
    .I1(reg_yea_2),
    .I2(reg_yea_1),
    .I3(reg_yea_3) 
);
defparam n928_s1.INIT=16'h827F;
  LUT2 n929_s1 (
    .F(n929_4),
    .I0(reg_yea_1),
    .I1(reg_yea_0[0]) 
);
defparam n929_s1.INIT=4'h8;
  LUT4 n930_s1 (
    .F(n930_4),
    .I0(reg_yea_2),
    .I1(reg_yea_3),
    .I2(reg_yea_1),
    .I3(reg_yea_0[0]) 
);
defparam n930_s1.INIT=16'h0BF0;
  LUT4 n932_s2 (
    .F(n932_5),
    .I0(reg_mon[2]),
    .I1(reg_mon[1]),
    .I2(reg_mon[3]),
    .I3(reg_mon_0[0]) 
);
defparam n932_s2.INIT=16'h1000;
  LUT4 n933_s1 (
    .F(n933_4),
    .I0(reg_mon_0[0]),
    .I1(reg_mon[2]),
    .I2(reg_mon[1]),
    .I3(reg_mon[3]) 
);
defparam n933_s1.INIT=16'h827F;
  LUT2 n934_s1 (
    .F(n934_4),
    .I0(reg_mon[1]),
    .I1(reg_mon_0[0]) 
);
defparam n934_s1.INIT=4'h8;
  LUT4 n935_s1 (
    .F(n935_4),
    .I0(reg_mon[2]),
    .I1(n935_5),
    .I2(reg_mon_0[0]),
    .I3(reg_mon[1]) 
);
defparam n935_s1.INIT=16'h0EE0;
  LUT2 n937_s2 (
    .F(n937_5),
    .I0(reg_day_5),
    .I1(reg_day_0[4]) 
);
defparam n937_s2.INIT=4'h9;
  LUT2 n937_s3 (
    .F(n937_6),
    .I0(n937_7),
    .I1(ff_mem_q_3_6) 
);
defparam n937_s3.INIT=4'h4;
  LUT4 n939_s1 (
    .F(n939_4),
    .I0(reg_day_0[0]),
    .I1(reg_day_2),
    .I2(reg_day_1),
    .I3(reg_day_3) 
);
defparam n939_s1.INIT=16'h827F;
  LUT2 n940_s1 (
    .F(n940_4),
    .I0(reg_day_1),
    .I1(reg_day_0[0]) 
);
defparam n940_s1.INIT=4'h8;
  LUT4 n941_s1 (
    .F(n941_4),
    .I0(reg_day_2),
    .I1(reg_day_3),
    .I2(reg_day_1),
    .I3(reg_day_0[0]) 
);
defparam n941_s1.INIT=16'h0BF0;
  LUT3 n943_s1 (
    .F(n943_4),
    .I0(reg_wee_0[0]),
    .I1(reg_wee[2]),
    .I2(reg_wee[1]) 
);
defparam n943_s1.INIT=8'hD3;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(reg_wee[2]),
    .I1(reg_wee_0[0]),
    .I2(reg_wee[1]) 
);
defparam n944_s1.INIT=8'hE3;
  LUT2 n945_s1 (
    .F(n945_4),
    .I0(reg_wee[2]),
    .I1(reg_wee[1]) 
);
defparam n945_s1.INIT=4'h8;
  LUT4 n946_s2 (
    .F(n946_5),
    .I0(reg_hou_1),
    .I1(reg_hou_0[4]),
    .I2(reg_hou_3),
    .I3(n946_6) 
);
defparam n946_s2.INIT=16'h1000;
  LUT4 n948_s1 (
    .F(n948_4),
    .I0(reg_hou_0[0]),
    .I1(reg_hou_2),
    .I2(reg_hou_1),
    .I3(reg_hou_3) 
);
defparam n948_s1.INIT=16'h827F;
  LUT3 n949_s1 (
    .F(n949_4),
    .I0(reg_hou_1),
    .I1(reg_hou_0[0]),
    .I2(reg_hou_2) 
);
defparam n949_s1.INIT=8'h78;
  LUT2 n950_s1 (
    .F(n950_4),
    .I0(reg_hou_1),
    .I1(reg_hou_0[0]) 
);
defparam n950_s1.INIT=4'h6;
  LUT4 n950_s2 (
    .F(n950_5),
    .I0(n949_6),
    .I1(reg_hou_1),
    .I2(reg_hou_3),
    .I3(n946_6) 
);
defparam n950_s2.INIT=16'h3500;
  LUT3 n952_s1 (
    .F(n952_4),
    .I0(reg_min_5),
    .I1(reg_min_6),
    .I2(reg_min_0[4]) 
);
defparam n952_s1.INIT=8'hD3;
  LUT3 n953_s1 (
    .F(n953_4),
    .I0(reg_min_6),
    .I1(reg_min_5),
    .I2(reg_min_0[4]) 
);
defparam n953_s1.INIT=8'hE3;
  LUT4 n955_s1 (
    .F(n955_4),
    .I0(reg_min_0[0]),
    .I1(reg_min_2),
    .I2(reg_min_1),
    .I3(reg_min_3) 
);
defparam n955_s1.INIT=16'h827F;
  LUT2 n956_s1 (
    .F(n956_4),
    .I0(reg_min_1),
    .I1(reg_min_0[0]) 
);
defparam n956_s1.INIT=4'h8;
  LUT4 n957_s1 (
    .F(n957_4),
    .I0(reg_min_2),
    .I1(reg_min_3),
    .I2(reg_min_1),
    .I3(reg_min_0[0]) 
);
defparam n957_s1.INIT=16'h0BF0;
  LUT3 n959_s1 (
    .F(n959_4),
    .I0(reg_sec_5),
    .I1(reg_sec_6),
    .I2(reg_sec_0[4]) 
);
defparam n959_s1.INIT=8'hD3;
  LUT3 n960_s1 (
    .F(n960_4),
    .I0(reg_sec_6),
    .I1(reg_sec_5),
    .I2(reg_sec_0[4]) 
);
defparam n960_s1.INIT=8'hE3;
  LUT4 n962_s1 (
    .F(n962_4),
    .I0(reg_sec_0[0]),
    .I1(reg_sec_2),
    .I2(reg_sec_1),
    .I3(reg_sec_3) 
);
defparam n962_s1.INIT=16'h827F;
  LUT2 n963_s1 (
    .F(n963_4),
    .I0(reg_sec_1),
    .I1(reg_sec_0[0]) 
);
defparam n963_s1.INIT=4'h8;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(reg_sec_2),
    .I1(reg_sec_3),
    .I2(reg_sec_1),
    .I3(reg_sec_0[0]) 
);
defparam n964_s1.INIT=16'h0BF0;
  LUT4 n1717_s2 (
    .F(n1717_5),
    .I0(reg_ptr[2]),
    .I1(reg_mode[1]),
    .I2(reg_mode_0[0]),
    .I3(reg_ptr_0[3]) 
);
defparam n1717_s2.INIT=16'h1000;
  LUT4 n1719_s2 (
    .F(n1719_5),
    .I0(reg_ptr[1]),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[2]),
    .I3(reg_ptr_0[3]) 
);
defparam n1719_s2.INIT=16'h4000;
  LUT4 reg_yea_7_s5 (
    .F(reg_yea_7_9),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(reg_yea_7_11),
    .I3(reg_ptr[2]) 
);
defparam reg_yea_7_s5.INIT=16'h1000;
  LUT4 reg_yea_7_s6 (
    .F(reg_yea_7_10),
    .I0(reg_yea_7_12),
    .I1(reg_mon_0[4]),
    .I2(reg_yea_7_13),
    .I3(reg_min_6_10) 
);
defparam reg_yea_7_s6.INIT=16'h8000;
  LUT4 reg_yea_3_s5 (
    .F(reg_yea_3_9),
    .I0(reg_yea_3_11),
    .I1(reg_mon_0[4]),
    .I2(reg_yea_7_13),
    .I3(reg_min_6_10) 
);
defparam reg_yea_3_s5.INIT=16'h8000;
  LUT3 reg_mon_3_s5 (
    .F(reg_mon_3_9),
    .I0(reg_ptr[1]),
    .I1(reg_ptr[0]),
    .I2(n65_11) 
);
defparam reg_mon_3_s5.INIT=8'h40;
  LUT3 reg_mon_3_s6 (
    .F(reg_mon_3_10),
    .I0(n937_7),
    .I1(reg_mon_3_11),
    .I2(reg_min_6_10) 
);
defparam reg_mon_3_s6.INIT=8'h80;
  LUT2 reg_day_3_s6 (
    .F(reg_day_3_10),
    .I0(reg_mon_3_11),
    .I1(reg_min_6_10) 
);
defparam reg_day_3_s6.INIT=4'h8;
  LUT4 reg_wee_2_s5 (
    .F(reg_wee_2_9),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(reg_ptr[2]),
    .I3(n113_20) 
);
defparam reg_wee_2_s5.INIT=16'h4000;
  LUT4 reg_hou_3_s5 (
    .F(reg_hou_3_9),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(reg_ptr[2]),
    .I3(n113_20) 
);
defparam reg_hou_3_s5.INIT=16'h1000;
  LUT4 reg_hou_3_s6 (
    .F(reg_hou_3_10),
    .I0(reg_min_5),
    .I1(reg_min_6),
    .I2(reg_min_0[4]),
    .I3(reg_min_6_10) 
);
defparam reg_hou_3_s6.INIT=16'h4000;
  LUT4 reg_min_6_s6 (
    .F(reg_min_6_10),
    .I0(reg_min_2),
    .I1(reg_min_3),
    .I2(reg_min_3_10),
    .I3(n955_4) 
);
defparam reg_min_6_s6.INIT=16'h4000;
  LUT4 reg_min_3_s5 (
    .F(reg_min_3_9),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[2]),
    .I2(reg_ptr[1]),
    .I3(n113_20) 
);
defparam reg_min_3_s5.INIT=16'h1000;
  LUT4 reg_min_3_s6 (
    .F(reg_min_3_10),
    .I0(reg_sec_5),
    .I1(reg_sec_6),
    .I2(reg_sec_0[4]),
    .I3(reg_sec_6_10) 
);
defparam reg_min_3_s6.INIT=16'h4000;
  LUT4 reg_sec_6_s5 (
    .F(reg_sec_6_9),
    .I0(reg_ptr[1]),
    .I1(reg_ptr[2]),
    .I2(reg_ptr[0]),
    .I3(n113_20) 
);
defparam reg_sec_6_s5.INIT=16'h1000;
  LUT4 reg_sec_6_s6 (
    .F(reg_sec_6_10),
    .I0(reg_sec_6_11),
    .I1(reg_sec_3),
    .I2(ff_mem_q_3_6),
    .I3(reg_sec_6_12) 
);
defparam reg_sec_6_s6.INIT=16'h8000;
  LUT4 reg_sec_3_s5 (
    .F(reg_sec_3_9),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(reg_ptr[2]),
    .I3(n113_20) 
);
defparam reg_sec_3_s5.INIT=16'h0100;
  LUT2 reg_sec_3_s6 (
    .F(reg_sec_3_10),
    .I0(ff_clock_div),
    .I1(reg_sec_6_12) 
);
defparam reg_sec_3_s6.INIT=4'h8;
  LUT4 ff_1sec_cnt_21_s5 (
    .F(ff_1sec_cnt_21_9),
    .I0(ff_mem_q_3_6),
    .I1(reg_ptr_0[3]),
    .I2(n65_10),
    .I3(reg_ptr[2]) 
);
defparam ff_1sec_cnt_21_s5.INIT=16'h4000;
  LUT2 ff_1sec_cnt_21_s6 (
    .F(ff_1sec_cnt_21_10),
    .I0(ff_clock_div),
    .I1(ff_mem_q_3_6) 
);
defparam ff_1sec_cnt_21_s6.INIT=4'h8;
  LUT4 reg_mon_4_s6 (
    .F(reg_mon_4_10),
    .I0(reg_mon[2]),
    .I1(n935_5),
    .I2(reg_mon_4_11),
    .I3(ff_mem_q_3_6) 
);
defparam reg_mon_4_s6.INIT=16'hEEF0;
  LUT4 reg_day_5_s7 (
    .F(reg_day_5_11),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(ff_mem_q_3_6),
    .I3(n65_11) 
);
defparam reg_day_5_s7.INIT=16'h0100;
  LUT2 reg_hou_5_s6 (
    .F(reg_hou_5_10),
    .I0(ff_mem_q_3_6),
    .I1(n89_7) 
);
defparam reg_hou_5_s6.INIT=4'h4;
  LUT2 n65_s6 (
    .F(n65_10),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]) 
);
defparam n65_s6.INIT=4'h8;
  LUT4 n65_s7 (
    .F(n65_11),
    .I0(reg_ptr[2]),
    .I1(reg_mode_0[0]),
    .I2(reg_mode[1]),
    .I3(reg_ptr_0[3]) 
);
defparam n65_s7.INIT=16'h0100;
  LUT4 n89_s4 (
    .F(n89_7),
    .I0(reg_ptr[1]),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[2]),
    .I3(n113_20) 
);
defparam n89_s4.INIT=16'h4000;
  LUT3 n113_s14 (
    .F(n113_20),
    .I0(reg_ptr_0[3]),
    .I1(reg_mode_0[0]),
    .I2(reg_mode[1]) 
);
defparam n113_s14.INIT=8'h01;
  LUT3 n149_s4 (
    .F(n149_7),
    .I0(w_a_i[6]),
    .I1(w_a_i[5]),
    .I2(w_a_i[7]) 
);
defparam n149_s4.INIT=8'h40;
  LUT4 n935_s2 (
    .F(n935_5),
    .I0(reg_mon_0[4]),
    .I1(reg_mon_0[0]),
    .I2(reg_mon[3]),
    .I3(reg_mon[1]) 
);
defparam n935_s2.INIT=16'hFD3F;
  LUT4 n937_s4 (
    .F(n937_7),
    .I0(n937_8),
    .I1(n937_9),
    .I2(reg_day_2),
    .I3(reg_day_3) 
);
defparam n937_s4.INIT=16'h0A0C;
  LUT2 n946_s3 (
    .F(n946_6),
    .I0(reg_hou_2),
    .I1(reg_hou_0[0]) 
);
defparam n946_s3.INIT=4'h4;
  LUT4 n949_s3 (
    .F(n949_6),
    .I0(reg_hou_5),
    .I1(reg_hou_0[4]),
    .I2(reg_hou_1),
    .I3(reg_1224) 
);
defparam n949_s3.INIT=16'hDFF3;
  LUT3 reg_yea_7_s7 (
    .F(reg_yea_7_11),
    .I0(reg_mode_0[0]),
    .I1(reg_mode[1]),
    .I2(reg_ptr_0[3]) 
);
defparam reg_yea_7_s7.INIT=8'h10;
  LUT3 reg_yea_7_s8 (
    .F(reg_yea_7_12),
    .I0(n937_7),
    .I1(reg_mon_3_11),
    .I2(reg_yea_7_14) 
);
defparam reg_yea_7_s8.INIT=8'h80;
  LUT4 reg_yea_7_s9 (
    .F(reg_yea_7_13),
    .I0(reg_mon[3]),
    .I1(reg_mon[2]),
    .I2(reg_mon_0[0]),
    .I3(reg_mon[1]) 
);
defparam reg_yea_7_s9.INIT=16'h0100;
  LUT2 reg_yea_3_s7 (
    .F(reg_yea_3_11),
    .I0(n937_7),
    .I1(reg_mon_3_11) 
);
defparam reg_yea_3_s7.INIT=4'h8;
  LUT4 reg_mon_3_s7 (
    .F(reg_mon_3_11),
    .I0(reg_min_5),
    .I1(reg_min_6),
    .I2(reg_min_0[4]),
    .I3(n949_8) 
);
defparam reg_mon_3_s7.INIT=16'h4000;
  LUT4 reg_sec_6_s7 (
    .F(reg_sec_6_11),
    .I0(reg_sec_2),
    .I1(reg_sec_1),
    .I2(ff_clock_div),
    .I3(reg_sec_0[0]) 
);
defparam reg_sec_6_s7.INIT=16'h1000;
  LUT4 reg_sec_6_s8 (
    .F(reg_sec_6_12),
    .I0(ff_1sec_cnt[20]),
    .I1(ff_1sec_cnt[21]),
    .I2(reg_sec_6_13),
    .I3(reg_sec_6_14) 
);
defparam reg_sec_6_s8.INIT=16'h4000;
  LUT3 reg_mon_4_s7 (
    .F(reg_mon_4_11),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(n65_11) 
);
defparam reg_mon_4_s7.INIT=8'h40;
  LUT4 reg_day_5_s8 (
    .F(reg_day_5_12),
    .I0(reg_day_2),
    .I1(reg_day_1),
    .I2(reg_day_3),
    .I3(reg_day_0[0]) 
);
defparam reg_day_5_s8.INIT=16'h1000;
  LUT3 n937_s5 (
    .F(n937_8),
    .I0(n937_10),
    .I1(reg_yea_7_13),
    .I2(n937_11) 
);
defparam n937_s5.INIT=8'h40;
  LUT4 n937_s6 (
    .F(n937_9),
    .I0(reg_day_1),
    .I1(n937_12),
    .I2(reg_day_0[4]),
    .I3(reg_day_5) 
);
defparam n937_s6.INIT=16'h1000;
  LUT4 reg_yea_7_s10 (
    .F(reg_yea_7_14),
    .I0(reg_yea_2),
    .I1(reg_yea_1),
    .I2(reg_yea_3),
    .I3(reg_yea_0[0]) 
);
defparam reg_yea_7_s10.INIT=16'h1000;
  LUT4 reg_sec_6_s9 (
    .F(reg_sec_6_13),
    .I0(ff_1sec_cnt[2]),
    .I1(ff_1sec_cnt[3]),
    .I2(ff_1sec_cnt[0]),
    .I3(ff_1sec_cnt[1]) 
);
defparam reg_sec_6_s9.INIT=16'h1000;
  LUT4 reg_sec_6_s10 (
    .F(reg_sec_6_14),
    .I0(reg_sec_6_15),
    .I1(reg_sec_6_16),
    .I2(reg_sec_6_17),
    .I3(reg_sec_6_18) 
);
defparam reg_sec_6_s10.INIT=16'h8000;
  LUT3 n937_s7 (
    .F(n937_10),
    .I0(reg_leap[1]),
    .I1(reg_leap_0[0]),
    .I2(reg_day_0[0]) 
);
defparam n937_s7.INIT=8'h01;
  LUT4 n937_s8 (
    .F(n937_11),
    .I0(reg_day_1),
    .I1(reg_mon_0[4]),
    .I2(reg_day_0[4]),
    .I3(reg_day_5) 
);
defparam n937_s8.INIT=16'h0100;
  LUT4 n937_s9 (
    .F(n937_12),
    .I0(reg_mon[1]),
    .I1(n937_13),
    .I2(reg_day_0[0]),
    .I3(reg_mon_0[0]) 
);
defparam n937_s9.INIT=16'h0B0C;
  LUT4 reg_sec_6_s11 (
    .F(reg_sec_6_15),
    .I0(ff_1sec_cnt[13]),
    .I1(ff_1sec_cnt[14]),
    .I2(ff_1sec_cnt[12]),
    .I3(ff_1sec_cnt[15]) 
);
defparam reg_sec_6_s11.INIT=16'h1000;
  LUT4 reg_sec_6_s12 (
    .F(reg_sec_6_16),
    .I0(ff_1sec_cnt[4]),
    .I1(ff_1sec_cnt[6]),
    .I2(ff_1sec_cnt[5]),
    .I3(ff_1sec_cnt[7]) 
);
defparam reg_sec_6_s12.INIT=16'h1000;
  LUT4 reg_sec_6_s13 (
    .F(reg_sec_6_17),
    .I0(ff_1sec_cnt[17]),
    .I1(ff_1sec_cnt[16]),
    .I2(ff_1sec_cnt[18]),
    .I3(ff_1sec_cnt[19]) 
);
defparam reg_sec_6_s13.INIT=16'h4000;
  LUT4 reg_sec_6_s14 (
    .F(reg_sec_6_18),
    .I0(ff_1sec_cnt[8]),
    .I1(ff_1sec_cnt[9]),
    .I2(ff_1sec_cnt[11]),
    .I3(ff_1sec_cnt[10]) 
);
defparam reg_sec_6_s14.INIT=16'h0100;
  LUT4 n937_s10 (
    .F(n937_13),
    .I0(reg_mon[2]),
    .I1(reg_mon_0[0]),
    .I2(reg_mon[3]),
    .I3(reg_mon_0[4]) 
);
defparam n937_s10.INIT=16'h3771;
  LUT4 n949_s4 (
    .F(n949_8),
    .I0(reg_hou_3),
    .I1(n949_6),
    .I2(reg_hou_2),
    .I3(reg_hou_0[0]) 
);
defparam n949_s4.INIT=16'h0100;
  LUT3 reg_day_5_s9 (
    .F(reg_day_5_14),
    .I0(reg_day_5_12),
    .I1(n937_7),
    .I2(ff_mem_q_3_6) 
);
defparam reg_day_5_s9.INIT=8'h10;
  LUT3 n149_s5 (
    .F(n149_9),
    .I0(ff_wr_n_i),
    .I1(ff_iorq_n_i),
    .I2(ff_ireq_inhibit) 
);
defparam n149_s5.INIT=8'h01;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(ff_req),
    .I1(ff_dinst_7_6),
    .I2(ff_iorq_n_i),
    .I3(ff_ireq_inhibit) 
);
defparam n128_s2.INIT=16'h0004;
  LUT3 ff_rdata_en_s3 (
    .F(ff_rdata_en_7),
    .I0(n149_6),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]) 
);
defparam ff_rdata_en_s3.INIT=8'hDF;
  LUT4 reg_min_6_s7 (
    .F(reg_min_6_12),
    .I0(reg_ptr[2]),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[1]),
    .I3(n113_20) 
);
defparam reg_min_6_s7.INIT=16'h4000;
  LUT4 reg_day_3_s7 (
    .F(reg_day_3_12),
    .I0(reg_ptr[2]),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[1]),
    .I3(n113_20) 
);
defparam reg_day_3_s7.INIT=16'h8000;
  LUT4 reg_yea_3_s8 (
    .F(reg_yea_3_13),
    .I0(ff_mem_q_3_6),
    .I1(n65_11),
    .I2(reg_ptr[0]),
    .I3(reg_ptr[1]) 
);
defparam reg_yea_3_s8.INIT=16'h4000;
  LUT3 n57_s3 (
    .F(n57_7),
    .I0(reg_ptr[0]),
    .I1(reg_ptr[1]),
    .I2(n1717_5) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n81_s10 (
    .F(n81_16),
    .I0(n65_11),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[1]),
    .I3(reg_day_3_12) 
);
defparam n81_s10.INIT=16'h00D5;
  LUT4 n65_s8 (
    .F(n65_13),
    .I0(n65_11),
    .I1(reg_ptr[0]),
    .I2(reg_ptr[1]),
    .I3(reg_yea_7_9) 
);
defparam n65_s8.INIT=16'h007F;
  LUT3 n974_s3 (
    .F(n974_8),
    .I0(ff_1sec_cnt[19]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n974_s3.INIT=8'h20;
  LUT3 n975_s3 (
    .F(n975_8),
    .I0(ff_1sec_cnt[18]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n975_s3.INIT=8'h20;
  LUT3 n977_s3 (
    .F(n977_8),
    .I0(ff_1sec_cnt[16]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n977_s3.INIT=8'h20;
  LUT3 n978_s3 (
    .F(n978_8),
    .I0(ff_1sec_cnt[15]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n978_s3.INIT=8'h20;
  LUT3 n981_s3 (
    .F(n981_8),
    .I0(ff_1sec_cnt[12]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n981_s3.INIT=8'h20;
  LUT3 n983_s3 (
    .F(n983_8),
    .I0(ff_1sec_cnt[10]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n983_s3.INIT=8'h20;
  LUT3 n986_s3 (
    .F(n986_8),
    .I0(ff_1sec_cnt[7]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n986_s3.INIT=8'h20;
  LUT3 n988_s3 (
    .F(n988_8),
    .I0(ff_1sec_cnt[5]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n988_s3.INIT=8'h20;
  LUT3 n992_s3 (
    .F(n992_8),
    .I0(ff_1sec_cnt[1]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n992_s3.INIT=8'h20;
  LUT3 n993_s4 (
    .F(n993_9),
    .I0(ff_1sec_cnt[0]),
    .I1(reg_sec_6_12),
    .I2(ff_mem_q_3_6) 
);
defparam n993_s4.INIT=8'h20;
  DFF ff_req_s0 (
    .Q(ff_req),
    .D(n4_5),
    .CLK(lcd_clk_d) 
);
defparam ff_req_s0.INIT=1'b0;
  DFFE reg_ptr_3_s0 (
    .Q(reg_ptr_0[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n149_3) 
);
defparam reg_ptr_3_s0.INIT=1'b0;
  DFFE reg_ptr_2_s0 (
    .Q(reg_ptr[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n149_3) 
);
defparam reg_ptr_2_s0.INIT=1'b0;
  DFFE reg_ptr_1_s0 (
    .Q(reg_ptr[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n149_3) 
);
defparam reg_ptr_1_s0.INIT=1'b0;
  DFFE reg_ptr_0_s0 (
    .Q(reg_ptr[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n149_3) 
);
defparam reg_ptr_0_s0.INIT=1'b0;
  DFFE reg_yea_7_s0 (
    .Q(reg_yea_7),
    .D(n924_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_7_8) 
);
defparam reg_yea_7_s0.INIT=1'b0;
  DFFE reg_yea_6_s0 (
    .Q(reg_yea_6),
    .D(n925_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_7_8) 
);
defparam reg_yea_6_s0.INIT=1'b0;
  DFFE reg_yea_5_s0 (
    .Q(reg_yea_5),
    .D(n926_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_7_8) 
);
defparam reg_yea_5_s0.INIT=1'b0;
  DFFE reg_yea_4_s0 (
    .Q(reg_yea_0[4]),
    .D(n927_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_7_8) 
);
defparam reg_yea_4_s0.INIT=1'b0;
  DFFE reg_yea_3_s0 (
    .Q(reg_yea_3),
    .D(n928_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_3_8) 
);
defparam reg_yea_3_s0.INIT=1'b0;
  DFFE reg_yea_2_s0 (
    .Q(reg_yea_2),
    .D(n929_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_3_8) 
);
defparam reg_yea_2_s0.INIT=1'b0;
  DFFE reg_yea_1_s0 (
    .Q(reg_yea_1),
    .D(n930_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_3_8) 
);
defparam reg_yea_1_s0.INIT=1'b0;
  DFFE reg_yea_0_s0 (
    .Q(reg_yea_0[0]),
    .D(n931_3),
    .CLK(lcd_clk_d),
    .CE(reg_yea_3_8) 
);
defparam reg_yea_0_s0.INIT=1'b0;
  DFFE reg_mon_4_s0 (
    .Q(reg_mon_0[4]),
    .D(n932_4),
    .CLK(lcd_clk_d),
    .CE(reg_mon_4_9) 
);
defparam reg_mon_4_s0.INIT=1'b0;
  DFFE reg_mon_3_s0 (
    .Q(reg_mon[3]),
    .D(n933_3),
    .CLK(lcd_clk_d),
    .CE(reg_mon_3_8) 
);
defparam reg_mon_3_s0.INIT=1'b0;
  DFFE reg_mon_2_s0 (
    .Q(reg_mon[2]),
    .D(n934_3),
    .CLK(lcd_clk_d),
    .CE(reg_mon_3_8) 
);
defparam reg_mon_2_s0.INIT=1'b0;
  DFFE reg_mon_1_s0 (
    .Q(reg_mon[1]),
    .D(n935_3),
    .CLK(lcd_clk_d),
    .CE(reg_mon_3_8) 
);
defparam reg_mon_1_s0.INIT=1'b0;
  DFFE reg_mon_0_s0 (
    .Q(reg_mon_0[0]),
    .D(n936_3),
    .CLK(lcd_clk_d),
    .CE(reg_mon_3_8) 
);
defparam reg_mon_0_s0.INIT=1'b0;
  DFFE reg_day_5_s0 (
    .Q(reg_day_5),
    .D(n937_4),
    .CLK(lcd_clk_d),
    .CE(reg_day_5_9) 
);
defparam reg_day_5_s0.INIT=1'b0;
  DFFE reg_day_4_s0 (
    .Q(reg_day_0[4]),
    .D(n938_4),
    .CLK(lcd_clk_d),
    .CE(reg_day_5_9) 
);
defparam reg_day_4_s0.INIT=1'b0;
  DFFE reg_day_3_s0 (
    .Q(reg_day_3),
    .D(n939_3),
    .CLK(lcd_clk_d),
    .CE(reg_day_3_8) 
);
defparam reg_day_3_s0.INIT=1'b0;
  DFFE reg_day_2_s0 (
    .Q(reg_day_2),
    .D(n940_3),
    .CLK(lcd_clk_d),
    .CE(reg_day_3_8) 
);
defparam reg_day_2_s0.INIT=1'b0;
  DFFE reg_day_1_s0 (
    .Q(reg_day_1),
    .D(n941_3),
    .CLK(lcd_clk_d),
    .CE(reg_day_3_8) 
);
defparam reg_day_1_s0.INIT=1'b0;
  DFFE reg_day_0_s0 (
    .Q(reg_day_0[0]),
    .D(n942_3),
    .CLK(lcd_clk_d),
    .CE(reg_day_3_8) 
);
defparam reg_day_0_s0.INIT=1'b0;
  DFFE reg_wee_2_s0 (
    .Q(reg_wee[2]),
    .D(n943_3),
    .CLK(lcd_clk_d),
    .CE(reg_wee_2_8) 
);
defparam reg_wee_2_s0.INIT=1'b0;
  DFFE reg_wee_1_s0 (
    .Q(reg_wee[1]),
    .D(n944_3),
    .CLK(lcd_clk_d),
    .CE(reg_wee_2_8) 
);
defparam reg_wee_1_s0.INIT=1'b0;
  DFFE reg_wee_0_s0 (
    .Q(reg_wee_0[0]),
    .D(n945_3),
    .CLK(lcd_clk_d),
    .CE(reg_wee_2_8) 
);
defparam reg_wee_0_s0.INIT=1'b0;
  DFFE reg_hou_5_s0 (
    .Q(reg_hou_5),
    .D(n946_4),
    .CLK(lcd_clk_d),
    .CE(reg_hou_5_9) 
);
defparam reg_hou_5_s0.INIT=1'b0;
  DFFE reg_hou_4_s0 (
    .Q(reg_hou_0[4]),
    .D(n947_4),
    .CLK(lcd_clk_d),
    .CE(reg_hou_5_9) 
);
defparam reg_hou_4_s0.INIT=1'b0;
  DFFE reg_hou_3_s0 (
    .Q(reg_hou_3),
    .D(n948_3),
    .CLK(lcd_clk_d),
    .CE(reg_hou_3_8) 
);
defparam reg_hou_3_s0.INIT=1'b0;
  DFFE reg_hou_2_s0 (
    .Q(reg_hou_2),
    .D(n949_3),
    .CLK(lcd_clk_d),
    .CE(reg_hou_3_8) 
);
defparam reg_hou_2_s0.INIT=1'b0;
  DFFE reg_hou_1_s0 (
    .Q(reg_hou_1),
    .D(n950_3),
    .CLK(lcd_clk_d),
    .CE(reg_hou_3_8) 
);
defparam reg_hou_1_s0.INIT=1'b0;
  DFFE reg_hou_0_s0 (
    .Q(reg_hou_0[0]),
    .D(n951_3),
    .CLK(lcd_clk_d),
    .CE(reg_hou_3_8) 
);
defparam reg_hou_0_s0.INIT=1'b0;
  DFFE reg_min_6_s0 (
    .Q(reg_min_6),
    .D(n952_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_6_8) 
);
defparam reg_min_6_s0.INIT=1'b0;
  DFFE reg_min_5_s0 (
    .Q(reg_min_5),
    .D(n953_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_6_8) 
);
defparam reg_min_5_s0.INIT=1'b0;
  DFFE reg_min_4_s0 (
    .Q(reg_min_0[4]),
    .D(n954_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_6_8) 
);
defparam reg_min_4_s0.INIT=1'b0;
  DFFE reg_min_3_s0 (
    .Q(reg_min_3),
    .D(n955_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_3_8) 
);
defparam reg_min_3_s0.INIT=1'b0;
  DFFE reg_min_2_s0 (
    .Q(reg_min_2),
    .D(n956_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_3_8) 
);
defparam reg_min_2_s0.INIT=1'b0;
  DFFE reg_min_1_s0 (
    .Q(reg_min_1),
    .D(n957_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_3_8) 
);
defparam reg_min_1_s0.INIT=1'b0;
  DFFE reg_min_0_s0 (
    .Q(reg_min_0[0]),
    .D(n958_3),
    .CLK(lcd_clk_d),
    .CE(reg_min_3_8) 
);
defparam reg_min_0_s0.INIT=1'b0;
  DFFE reg_sec_6_s0 (
    .Q(reg_sec_6),
    .D(n959_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_6_8) 
);
defparam reg_sec_6_s0.INIT=1'b0;
  DFFE reg_sec_5_s0 (
    .Q(reg_sec_5),
    .D(n960_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_6_8) 
);
defparam reg_sec_5_s0.INIT=1'b0;
  DFFE reg_sec_4_s0 (
    .Q(reg_sec_0[4]),
    .D(n961_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_6_8) 
);
defparam reg_sec_4_s0.INIT=1'b0;
  DFFE reg_sec_3_s0 (
    .Q(reg_sec_3),
    .D(n962_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_3_8) 
);
defparam reg_sec_3_s0.INIT=1'b0;
  DFFE reg_sec_2_s0 (
    .Q(reg_sec_2),
    .D(n963_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_3_8) 
);
defparam reg_sec_2_s0.INIT=1'b0;
  DFFE reg_sec_1_s0 (
    .Q(reg_sec_1),
    .D(n964_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_3_8) 
);
defparam reg_sec_1_s0.INIT=1'b0;
  DFFE reg_sec_0_s0 (
    .Q(reg_sec_0[0]),
    .D(n965_3),
    .CLK(lcd_clk_d),
    .CE(reg_sec_3_8) 
);
defparam reg_sec_0_s0.INIT=1'b0;
  DFFE reg_1224_s0 (
    .Q(reg_1224),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1717_4) 
);
defparam reg_1224_s0.INIT=1'b0;
  DFFE reg_leap_1_s0 (
    .Q(reg_leap[1]),
    .D(n967_3),
    .CLK(lcd_clk_d),
    .CE(reg_leap_1_8) 
);
defparam reg_leap_1_s0.INIT=1'b0;
  DFFE reg_leap_0_s0 (
    .Q(reg_leap_0[0]),
    .D(n968_3),
    .CLK(lcd_clk_d),
    .CE(reg_leap_1_8) 
);
defparam reg_leap_0_s0.INIT=1'b0;
  DFFE reg_mode_2_s0 (
    .Q(reg_mode[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1719_4) 
);
defparam reg_mode_2_s0.INIT=1'b0;
  DFFE reg_mode_1_s0 (
    .Q(reg_mode[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1719_4) 
);
defparam reg_mode_1_s0.INIT=1'b0;
  DFFE reg_mode_0_s0 (
    .Q(reg_mode_0[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1719_4) 
);
defparam reg_mode_0_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_21_s0 (
    .Q(ff_1sec_cnt[21]),
    .D(n973_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_21_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_20_s0 (
    .Q(ff_1sec_cnt[20]),
    .D(n974_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_20_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_19_s0 (
    .Q(ff_1sec_cnt[19]),
    .D(n975_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_19_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_18_s0 (
    .Q(ff_1sec_cnt[18]),
    .D(n976_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_18_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_17_s0 (
    .Q(ff_1sec_cnt[17]),
    .D(n977_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_17_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_16_s0 (
    .Q(ff_1sec_cnt[16]),
    .D(n978_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_16_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_15_s0 (
    .Q(ff_1sec_cnt[15]),
    .D(n979_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_15_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_14_s0 (
    .Q(ff_1sec_cnt[14]),
    .D(n980_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_14_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_13_s0 (
    .Q(ff_1sec_cnt[13]),
    .D(n981_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_13_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_12_s0 (
    .Q(ff_1sec_cnt[12]),
    .D(n982_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_12_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_11_s0 (
    .Q(ff_1sec_cnt[11]),
    .D(n983_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_11_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_10_s0 (
    .Q(ff_1sec_cnt[10]),
    .D(n984_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_10_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_9_s0 (
    .Q(ff_1sec_cnt[9]),
    .D(n985_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_9_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_8_s0 (
    .Q(ff_1sec_cnt[8]),
    .D(n986_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_8_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_7_s0 (
    .Q(ff_1sec_cnt[7]),
    .D(n987_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_7_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_6_s0 (
    .Q(ff_1sec_cnt[6]),
    .D(n988_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_6_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_5_s0 (
    .Q(ff_1sec_cnt[5]),
    .D(n989_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_5_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_4_s0 (
    .Q(ff_1sec_cnt[4]),
    .D(n990_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_4_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_3_s0 (
    .Q(ff_1sec_cnt[3]),
    .D(n991_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_3_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_2_s0 (
    .Q(ff_1sec_cnt[2]),
    .D(n992_8),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_2_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_1_s0 (
    .Q(ff_1sec_cnt[1]),
    .D(n993_9),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_1_s0.INIT=1'b0;
  DFFE ff_1sec_cnt_0_s0 (
    .Q(ff_1sec_cnt[0]),
    .D(n994_6),
    .CLK(lcd_clk_d),
    .CE(ff_1sec_cnt_21_8) 
);
defparam ff_1sec_cnt_0_s0.INIT=1'b0;
  DFFE ff_mem_q_3_s0 (
    .Q(ff_mem_q[3]),
    .D(\ff_ram_DOL_9_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(ff_mem_q_3_6) 
);
  DFFE ff_mem_q_2_s0 (
    .Q(ff_mem_q[2]),
    .D(\ff_ram_DOL_6_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(ff_mem_q_3_6) 
);
  DFFE ff_mem_q_1_s0 (
    .Q(ff_mem_q[1]),
    .D(\ff_ram_DOL_3_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(ff_mem_q_3_6) 
);
  DFFE ff_mem_q_0_s0 (
    .Q(ff_mem_q_0[0]),
    .D(\ff_ram_DOL_0_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(ff_mem_q_3_6) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_rtc_q_en),
    .D(n128_6),
    .CLK(lcd_clk_d),
    .RESET(ff_rdata_en_7) 
);
defparam ff_rdata_en_s0.INIT=1'b0;
  DFFSE reg_mode_3_s1 (
    .Q(reg_mode[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n1719_4),
    .SET(GND) 
);
defparam reg_mode_3_s1.INIT=1'b1;
  RAM16S4 ff_ram_ff_ram_0_0_s (
    .DO({ff_ram_23,ff_ram_22,ff_ram_21,ff_ram_20}),
    .DI(d_Z[3:0]),
    .AD({reg_ptr_0[3],reg_ptr[2:0]}),
    .WRE(reg_mode_0_22),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_ram_ff_ram_1_0_s (
    .DO({ff_ram_27,ff_ram_26,ff_ram_25,ff_ram_24}),
    .DI(d_Z[3:0]),
    .AD({reg_ptr_0[3],reg_ptr[2:0]}),
    .WRE(reg_mode_0_24),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_ram_ff_ram_2_0_s (
    .DO({ff_ram_31,ff_ram_30,ff_ram_29,ff_ram_28}),
    .DI(d_Z[3:0]),
    .AD({reg_ptr_0[3],reg_ptr[2:0]}),
    .WRE(reg_mode_0_26),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_ram_ff_ram_3_0_s (
    .DO({ff_ram_35,ff_ram_34,ff_ram_33,ff_ram_32}),
    .DI(d_Z[3:0]),
    .AD({reg_ptr_0[3],reg_ptr[2:0]}),
    .WRE(reg_mode_0_28),
    .CLK(lcd_clk_d) 
);
  MUX2_LUT5 \ff_ram_DOL_0_G[0]_s0  (
    .O(\ff_ram_DOL_0_G[0]_2 ),
    .I0(\ff_ram_DOL_1_G[1]_1 ),
    .I1(\ff_ram_DOL_2_G[1]_1 ),
    .S0(reg_mode_0[0]) 
);
  MUX2_LUT5 \ff_ram_DOL_3_G[0]_s0  (
    .O(\ff_ram_DOL_3_G[0]_2 ),
    .I0(\ff_ram_DOL_4_G[1]_1 ),
    .I1(\ff_ram_DOL_5_G[1]_1 ),
    .S0(reg_mode_0[0]) 
);
  MUX2_LUT5 \ff_ram_DOL_6_G[0]_s0  (
    .O(\ff_ram_DOL_6_G[0]_2 ),
    .I0(\ff_ram_DOL_7_G[1]_1 ),
    .I1(\ff_ram_DOL_8_G[1]_1 ),
    .S0(reg_mode_0[0]) 
);
  MUX2_LUT5 \ff_ram_DOL_9_G[0]_s0  (
    .O(\ff_ram_DOL_9_G[0]_2 ),
    .I0(\ff_ram_DOL_10_G[1]_1 ),
    .I1(\ff_ram_DOL_11_G[1]_1 ),
    .S0(reg_mode_0[0]) 
);
  MUX2_LUT5 n113_s18 (
    .O(n65_5),
    .I0(n65_7),
    .I1(n57_4),
    .S0(n65_13) 
);
  MUX2_LUT5 n113_s17 (
    .O(n81_5),
    .I0(n81_10),
    .I1(n73_6),
    .S0(n81_12) 
);
  MUX2_LUT6 n113_s16 (
    .O(n81_6),
    .I0(n81_5),
    .I1(n65_5),
    .S0(n81_16) 
);
  MUX2_LUT5 n113_s20 (
    .O(n97_5),
    .I0(n97_9),
    .I1(n89_6),
    .S0(n97_11) 
);
  MUX2_LUT5 n113_s19 (
    .O(n113_5),
    .I0(n113_13),
    .I1(n105_8),
    .S0(n113_15) 
);
  MUX2_LUT6 n113_s15 (
    .O(n113_6),
    .I0(n113_5),
    .I1(n97_5),
    .S0(n113_17) 
);
  MUX2_LUT7 n113_s7 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n81_6),
    .S0(n113_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* rtc */
module ppi (
  O_sdram_clk_d,
  n1710_5,
  ff_dinst_7_6,
  i2s_audio_en_d,
  ff_wr_n_i,
  n279_7,
  d_2_15,
  d_1_15,
  d_7_18,
  ff_req_inhibit,
  ff_rd,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  n149_7,
  d_Z,
  w_a_i,
  w_matrix_x,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_7,
  w_do_1,
  w_do_2,
  w_do_3,
  w_do_7,
  w_ppi_q_en,
  w_click_sound,
  w_keyboard_caps_led_off,
  n218_4,
  n111_8,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input ff_dinst_7_6;
input i2s_audio_en_d;
input ff_wr_n_i;
input n279_7;
input d_2_15;
input d_1_15;
input d_7_18;
input ff_req_inhibit;
input ff_rd;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input n149_7;
input [7:0] d_Z;
input [4:0] w_a_i;
input [7:0] w_matrix_x;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_7;
input w_do_1;
input w_do_2;
input w_do_3;
input w_do_7;
output w_ppi_q_en;
output w_click_sound;
output w_keyboard_caps_led_off;
output n218_4;
output n111_8;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n111_5;
wire n112_10;
wire n113_11;
wire n114_11;
wire n115_11;
wire n116_11;
wire n117_11;
wire n118_10;
wire n119_11;
wire n128_4;
wire ff_port_c_7_6;
wire ff_port_c_6_6;
wire ff_port_c_5_8;
wire ff_port_c_4_8;
wire ff_port_c_3_6;
wire ff_port_c_2_6;
wire ff_port_c_1_6;
wire n10_5;
wire n218_5;
wire n112_11;
wire n113_12;
wire n114_12;
wire n115_12;
wire n116_12;
wire n117_12;
wire n118_11;
wire n119_12;
wire ff_port_c_7_7;
wire ff_port_c_7_8;
wire ff_port_c_6_7;
wire ff_port_c_5_9;
wire ff_port_c_4_9;
wire ff_port_c_3_7;
wire n218_6;
wire ff_port_c_7_9;
wire ff_port_c_6_8;
wire n75_6;
wire n218_9;
wire n10_7;
wire ff_port_c_7_12;
wire n218_11;
wire [5:4] ff_port_c;
wire VCC;
wire GND;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(d_Z[0]),
    .I1(d_Z[7]),
    .I2(n75_6) 
);
defparam n75_s0.INIT=8'hCA;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(d_Z[0]),
    .I1(d_Z[6]),
    .I2(n75_6) 
);
defparam n76_s0.INIT=8'hCA;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(d_Z[0]),
    .I1(d_Z[5]),
    .I2(n75_6) 
);
defparam n77_s0.INIT=8'hCA;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(d_Z[0]),
    .I1(d_Z[4]),
    .I2(n75_6) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(d_Z[0]),
    .I1(d_Z[3]),
    .I2(n75_6) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(d_Z[0]),
    .I1(d_Z[2]),
    .I2(n75_6) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(d_Z[0]),
    .I1(d_Z[1]),
    .I2(n75_6) 
);
defparam n81_s0.INIT=8'hCA;
  LUT4 n111_s2 (
    .F(n111_5),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(ff_dinst_7_6),
    .I3(n111_8) 
);
defparam n111_s2.INIT=16'h4000;
  LUT4 n112_s5 (
    .F(n112_10),
    .I0(w_matrix_x[7]),
    .I1(n112_11),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n112_s5.INIT=16'hFA3C;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(w_matrix_x[6]),
    .I1(n113_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n113_s6.INIT=16'h0AC3;
  LUT4 n114_s6 (
    .F(n114_11),
    .I0(w_matrix_x[5]),
    .I1(n114_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n114_s6.INIT=16'h0AC3;
  LUT4 n115_s6 (
    .F(n115_11),
    .I0(w_matrix_x[4]),
    .I1(n115_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n115_s6.INIT=16'h0AC3;
  LUT4 n116_s6 (
    .F(n116_11),
    .I0(w_matrix_x[3]),
    .I1(n116_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n116_s6.INIT=16'h0AC3;
  LUT4 n117_s6 (
    .F(n117_11),
    .I0(w_matrix_x[2]),
    .I1(n117_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n117_s6.INIT=16'h0AC3;
  LUT4 n118_s5 (
    .F(n118_10),
    .I0(w_matrix_x[1]),
    .I1(n118_11),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n118_s5.INIT=16'hFA3C;
  LUT4 n119_s6 (
    .F(n119_11),
    .I0(w_matrix_x[0]),
    .I1(n119_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n119_s6.INIT=16'h0AC3;
  LUT2 n128_s1 (
    .F(n128_4),
    .I0(i2s_audio_en_d),
    .I1(n111_5) 
);
defparam n128_s1.INIT=4'h7;
  LUT4 ff_port_c_7_s3 (
    .F(ff_port_c_7_6),
    .I0(d_Z[1]),
    .I1(ff_port_c_7_7),
    .I2(ff_port_c_7_8),
    .I3(n75_6) 
);
defparam ff_port_c_7_s3.INIT=16'hFF80;
  LUT3 ff_port_c_6_s3 (
    .F(ff_port_c_6_6),
    .I0(ff_port_c_7_8),
    .I1(ff_port_c_6_7),
    .I2(n75_6) 
);
defparam ff_port_c_6_s3.INIT=8'hF8;
  LUT3 ff_port_c_5_s3 (
    .F(ff_port_c_5_8),
    .I0(ff_port_c_7_8),
    .I1(ff_port_c_5_9),
    .I2(n75_6) 
);
defparam ff_port_c_5_s3.INIT=8'hF8;
  LUT4 ff_port_c_4_s3 (
    .F(ff_port_c_4_8),
    .I0(ff_port_c_4_9),
    .I1(ff_port_c_6_8),
    .I2(ff_port_c_7_8),
    .I3(n75_6) 
);
defparam ff_port_c_4_s3.INIT=16'hFF10;
  LUT4 ff_port_c_3_s3 (
    .F(ff_port_c_3_6),
    .I0(d_Z[1]),
    .I1(ff_port_c_7_7),
    .I2(ff_port_c_3_7),
    .I3(n75_6) 
);
defparam ff_port_c_3_s3.INIT=16'hFF80;
  LUT4 ff_port_c_2_s3 (
    .F(ff_port_c_2_6),
    .I0(ff_port_c_6_7),
    .I1(ff_port_c_3_7),
    .I2(w_a_i[0]),
    .I3(n218_5) 
);
defparam ff_port_c_2_s3.INIT=16'h8F00;
  LUT4 ff_port_c_1_s3 (
    .F(ff_port_c_1_6),
    .I0(ff_port_c_5_9),
    .I1(ff_port_c_3_7),
    .I2(w_a_i[0]),
    .I3(n218_5) 
);
defparam ff_port_c_1_s3.INIT=16'h8F00;
  LUT4 n10_s2 (
    .F(n10_5),
    .I0(w_a_i[2]),
    .I1(ff_wr_n_i),
    .I2(w_a_i[3]),
    .I3(n111_8) 
);
defparam n10_s2.INIT=16'h1000;
  LUT4 n218_s1 (
    .F(n218_4),
    .I0(n279_7),
    .I1(n218_6),
    .I2(n218_11),
    .I3(ff_port_c_6_8) 
);
defparam n218_s1.INIT=16'h000E;
  LUT2 n218_s2 (
    .F(n218_5),
    .I0(w_a_i[1]),
    .I1(n10_5) 
);
defparam n218_s2.INIT=4'h8;
  LUT3 n112_s6 (
    .F(n112_11),
    .I0(w_primary_slot[7]),
    .I1(w_click_sound),
    .I2(w_a_i[1]) 
);
defparam n112_s6.INIT=8'h3A;
  LUT3 n113_s7 (
    .F(n113_12),
    .I0(w_primary_slot[6]),
    .I1(w_keyboard_caps_led_off),
    .I2(w_a_i[1]) 
);
defparam n113_s7.INIT=8'hC5;
  LUT3 n114_s7 (
    .F(n114_12),
    .I0(w_primary_slot[5]),
    .I1(ff_port_c[5]),
    .I2(w_a_i[1]) 
);
defparam n114_s7.INIT=8'hC5;
  LUT3 n115_s7 (
    .F(n115_12),
    .I0(w_primary_slot[4]),
    .I1(ff_port_c[4]),
    .I2(w_a_i[1]) 
);
defparam n115_s7.INIT=8'hC5;
  LUT3 n116_s7 (
    .F(n116_12),
    .I0(w_primary_slot[3]),
    .I1(w_matrix_y[3]),
    .I2(w_a_i[1]) 
);
defparam n116_s7.INIT=8'hC5;
  LUT3 n117_s7 (
    .F(n117_12),
    .I0(w_primary_slot[2]),
    .I1(w_matrix_y[2]),
    .I2(w_a_i[1]) 
);
defparam n117_s7.INIT=8'hC5;
  LUT3 n118_s6 (
    .F(n118_11),
    .I0(w_primary_slot[1]),
    .I1(w_matrix_y[1]),
    .I2(w_a_i[1]) 
);
defparam n118_s6.INIT=8'h3A;
  LUT3 n119_s7 (
    .F(n119_12),
    .I0(w_primary_slot[0]),
    .I1(w_matrix_y[0]),
    .I2(w_a_i[1]) 
);
defparam n119_s7.INIT=8'hC5;
  LUT4 ff_port_c_7_s4 (
    .F(ff_port_c_7_7),
    .I0(ff_dinst_7_6),
    .I1(ff_d_2),
    .I2(d_2_15),
    .I3(n218_5) 
);
defparam ff_port_c_7_s4.INIT=16'hF800;
  LUT4 ff_port_c_7_s5 (
    .F(ff_port_c_7_8),
    .I0(ff_port_c_7_9),
    .I1(n279_7),
    .I2(ff_port_c_7_12),
    .I3(n218_5) 
);
defparam ff_port_c_7_s5.INIT=16'hE100;
  LUT4 ff_port_c_6_s4 (
    .F(ff_port_c_6_7),
    .I0(d_2_15),
    .I1(ff_d_1),
    .I2(d_1_15),
    .I3(ff_port_c_6_8) 
);
defparam ff_port_c_6_s4.INIT=16'h030A;
  LUT4 ff_port_c_5_s4 (
    .F(ff_port_c_5_9),
    .I0(d_1_15),
    .I1(ff_d_2),
    .I2(d_2_15),
    .I3(ff_port_c_6_8) 
);
defparam ff_port_c_5_s4.INIT=16'h030A;
  LUT3 ff_port_c_4_s4 (
    .F(ff_port_c_4_9),
    .I0(w_do_1),
    .I1(w_do_2),
    .I2(n279_7) 
);
defparam ff_port_c_4_s4.INIT=8'h0E;
  LUT4 ff_port_c_3_s4 (
    .F(ff_port_c_3_7),
    .I0(w_do_3),
    .I1(w_do_7),
    .I2(n279_7),
    .I3(n218_11) 
);
defparam ff_port_c_3_s4.INIT=16'h00F1;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(w_do_7),
    .I1(w_do_3),
    .I2(w_do_2),
    .I3(w_do_1) 
);
defparam n218_s3.INIT=16'h0001;
  LUT4 ff_port_c_7_s6 (
    .F(ff_port_c_7_9),
    .I0(d_7_18),
    .I1(w_do_3),
    .I2(w_do_7),
    .I3(ff_port_c_7_12) 
);
defparam ff_port_c_7_s6.INIT=16'h0FFB;
  LUT4 ff_port_c_6_s5 (
    .F(ff_port_c_6_8),
    .I0(ff_d_1),
    .I1(ff_d_2),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam ff_port_c_6_s5.INIT=16'h0E00;
  LUT3 n75_s2 (
    .F(n75_6),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n10_5) 
);
defparam n75_s2.INIT=8'h40;
  LUT4 n218_s5 (
    .F(n218_9),
    .I0(n218_4),
    .I1(w_a_i[0]),
    .I2(w_a_i[1]),
    .I3(n10_5) 
);
defparam n218_s5.INIT=16'hB000;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]),
    .I2(n10_5) 
);
defparam n10_s3.INIT=8'h10;
  LUT4 n111_s4 (
    .F(n111_8),
    .I0(w_a_i[4]),
    .I1(ff_iorq_n_i),
    .I2(ff_ireq_inhibit),
    .I3(n149_7) 
);
defparam n111_s4.INIT=16'h0100;
  LUT4 ff_port_c_7_s8 (
    .F(ff_port_c_7_12),
    .I0(ff_d_7),
    .I1(ff_d_3),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam ff_port_c_7_s8.INIT=16'h0400;
  LUT4 n218_s6 (
    .F(n218_11),
    .I0(ff_d_3),
    .I1(ff_d_7),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam n218_s6.INIT=16'h0E00;
  DFFRE ff_port_a_6_s0 (
    .Q(w_primary_slot[6]),
    .D(d_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_5_s0 (
    .Q(w_primary_slot[5]),
    .D(d_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_4_s0 (
    .Q(w_primary_slot[4]),
    .D(d_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_3_s0 (
    .Q(w_primary_slot[3]),
    .D(d_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_2_s0 (
    .Q(w_primary_slot[2]),
    .D(d_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_1_s0 (
    .Q(w_primary_slot[1]),
    .D(d_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_0_s0 (
    .Q(w_primary_slot[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_0_s0 (
    .Q(w_matrix_y[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n218_9),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_ppi_q[7]),
    .D(n112_10),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_ppi_q[6]),
    .D(n113_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_ppi_q[5]),
    .D(n114_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_ppi_q[4]),
    .D(n115_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_ppi_q[3]),
    .D(n116_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_ppi_q[2]),
    .D(n117_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_ppi_q[1]),
    .D(n118_10),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_ppi_q[0]),
    .D(n119_11),
    .CLK(O_sdram_clk_d),
    .RESET(n128_4) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_ppi_q_en),
    .D(n111_5),
    .CLK(O_sdram_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_7_s0 (
    .Q(w_primary_slot[7]),
    .D(d_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_7_s1 (
    .Q(w_click_sound),
    .D(n75_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_7_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_7_s1.INIT=1'b0;
  DFFSE ff_port_c_6_s1 (
    .Q(w_keyboard_caps_led_off),
    .D(n76_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_6_6),
    .SET(n1710_5) 
);
defparam ff_port_c_6_s1.INIT=1'b1;
  DFFSE ff_port_c_5_s1 (
    .Q(ff_port_c[5]),
    .D(n77_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_5_8),
    .SET(n1710_5) 
);
defparam ff_port_c_5_s1.INIT=1'b1;
  DFFSE ff_port_c_4_s1 (
    .Q(ff_port_c[4]),
    .D(n78_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_4_8),
    .SET(n1710_5) 
);
defparam ff_port_c_4_s1.INIT=1'b1;
  DFFRE ff_port_c_3_s1 (
    .Q(w_matrix_y[3]),
    .D(n79_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_3_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_3_s1.INIT=1'b0;
  DFFRE ff_port_c_2_s1 (
    .Q(w_matrix_y[2]),
    .D(n80_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_2_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_2_s1.INIT=1'b0;
  DFFRE ff_port_c_1_s1 (
    .Q(w_matrix_y[1]),
    .D(n81_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_1_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_1_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi */
module ppi_inst (
  O_sdram_clk_d,
  n1710_5,
  ff_dinst_7_6,
  i2s_audio_en_d,
  ff_wr_n_i,
  n279_7,
  d_2_15,
  d_1_15,
  d_7_18,
  ff_req_inhibit,
  ff_rd,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  n149_7,
  d_Z,
  w_a_i,
  w_matrix_x,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_7,
  w_do_1,
  w_do_2,
  w_do_3,
  w_do_7,
  w_ppi_q_en,
  w_click_sound,
  w_keyboard_caps_led_off,
  n218_4,
  n111_8,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input ff_dinst_7_6;
input i2s_audio_en_d;
input ff_wr_n_i;
input n279_7;
input d_2_15;
input d_1_15;
input d_7_18;
input ff_req_inhibit;
input ff_rd;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input n149_7;
input [7:0] d_Z;
input [4:0] w_a_i;
input [7:0] w_matrix_x;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_7;
input w_do_1;
input w_do_2;
input w_do_3;
input w_do_7;
output w_ppi_q_en;
output w_click_sound;
output w_keyboard_caps_led_off;
output n218_4;
output n111_8;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire VCC;
wire GND;
  ppi u_ppi_0 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .ff_dinst_7_6(ff_dinst_7_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .n279_7(n279_7),
    .d_2_15(d_2_15),
    .d_1_15(d_1_15),
    .d_7_18(d_7_18),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .n149_7(n149_7),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[4:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .ff_d_1(ff_d_1),
    .ff_d_2(ff_d_2),
    .ff_d_3(ff_d_3),
    .ff_d_7(ff_d_7),
    .w_do_1(w_do_1),
    .w_do_2(w_do_2),
    .w_do_3(w_do_3),
    .w_do_7(w_do_7),
    .w_ppi_q_en(w_ppi_q_en),
    .w_click_sound(w_click_sound),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .n218_4(n218_4),
    .n111_8(n111_8),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi_inst */
module secondary_slot_inst (
  lcd_clk_d,
  n1710_5,
  ff_mreq,
  ff_dinst_7_6,
  i2s_audio_en_d,
  ff_mreq_inhibit,
  ff_req_inhibit,
  ff_wr_n_i,
  n107_5,
  w_cs_n_7,
  d_Z,
  w_a_i,
  w_primary_slot,
  w_expslt0_q_en,
  n28_4,
  n28_5,
  n28_6,
  n28_8,
  n28_9,
  n28_10,
  ff_secondary_slot,
  w_expslt0_q
)
;
input lcd_clk_d;
input n1710_5;
input ff_mreq;
input ff_dinst_7_6;
input i2s_audio_en_d;
input ff_mreq_inhibit;
input ff_req_inhibit;
input ff_wr_n_i;
input n107_5;
input w_cs_n_7;
input [7:0] d_Z;
input [15:6] w_a_i;
input [7:0] w_primary_slot;
output w_expslt0_q_en;
output n28_4;
output n28_5;
output n28_6;
output n28_8;
output n28_9;
output n28_10;
output [7:0] ff_secondary_slot;
output [7:0] w_expslt0_q;
wire n59_3;
wire n76_5;
wire n28_7;
wire n28_11;
wire n28_12;
wire n28_13;
wire n28_15;
wire n76_8;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire VCC;
wire GND;
  LUT4 n59_s0 (
    .F(n59_3),
    .I0(ff_mreq),
    .I1(n28_4),
    .I2(n28_5),
    .I3(ff_dinst_7_6) 
);
defparam n59_s0.INIT=16'h8000;
  LUT2 n76_s2 (
    .F(n76_5),
    .I0(i2s_audio_en_d),
    .I1(n59_3) 
);
defparam n76_s2.INIT=4'h7;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(n28_7),
    .I1(w_a_i[8]),
    .I2(w_a_i[9]),
    .I3(n28_8) 
);
defparam n28_s1.INIT=16'h8000;
  LUT2 n28_s2 (
    .F(n28_5),
    .I0(n28_9),
    .I1(n28_10) 
);
defparam n28_s2.INIT=4'h8;
  LUT4 n28_s3 (
    .F(n28_6),
    .I0(ff_mreq_inhibit),
    .I1(ff_req_inhibit),
    .I2(ff_wr_n_i),
    .I3(ff_mreq) 
);
defparam n28_s3.INIT=16'h0700;
  LUT4 n28_s4 (
    .F(n28_7),
    .I0(w_a_i[10]),
    .I1(w_a_i[11]),
    .I2(n107_5),
    .I3(n28_11) 
);
defparam n28_s4.INIT=16'h8000;
  LUT3 n28_s5 (
    .F(n28_8),
    .I0(w_a_i[6]),
    .I1(w_a_i[7]),
    .I2(w_cs_n_7) 
);
defparam n28_s5.INIT=8'h80;
  LUT4 n28_s6 (
    .F(n28_9),
    .I0(w_primary_slot[6]),
    .I1(w_primary_slot[4]),
    .I2(w_a_i[15]),
    .I3(n28_12) 
);
defparam n28_s6.INIT=16'h5F30;
  LUT4 n28_s7 (
    .F(n28_10),
    .I0(w_primary_slot[5]),
    .I1(w_primary_slot[7]),
    .I2(w_a_i[15]),
    .I3(n28_13) 
);
defparam n28_s7.INIT=16'h5F30;
  LUT4 n28_s8 (
    .F(n28_11),
    .I0(w_a_i[15]),
    .I1(w_a_i[13]),
    .I2(w_a_i[12]),
    .I3(w_a_i[14]) 
);
defparam n28_s8.INIT=16'h8000;
  LUT4 n28_s9 (
    .F(n28_12),
    .I0(w_primary_slot[2]),
    .I1(w_primary_slot[0]),
    .I2(w_a_i[15]),
    .I3(w_a_i[14]) 
);
defparam n28_s9.INIT=16'hF503;
  LUT4 n28_s10 (
    .F(n28_13),
    .I0(w_primary_slot[1]),
    .I1(w_primary_slot[3]),
    .I2(w_a_i[15]),
    .I3(w_a_i[14]) 
);
defparam n28_s10.INIT=16'h03F5;
  LUT4 n28_s11 (
    .F(n28_15),
    .I0(n28_4),
    .I1(n28_9),
    .I2(n28_10),
    .I3(n28_6) 
);
defparam n28_s11.INIT=16'h8000;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt0_q[7]),
    .D(n76_8),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt0_q[6]),
    .D(n77_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt0_q[5]),
    .D(n78_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt0_q[4]),
    .D(n79_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt0_q[3]),
    .D(n80_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt0_q[2]),
    .D(n81_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt0_q[1]),
    .D(n82_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt0_q[0]),
    .D(n83_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt0_q_en),
    .D(n59_3),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  INV n76_s4 (
    .O(n76_8),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst */
module secondary_slot_inst_0 (
  lcd_clk_d,
  n1710_5,
  ff_mreq,
  n28_4,
  ff_dinst_7_6,
  i2s_audio_en_d,
  n28_9,
  n28_10,
  n28_6,
  d_Z,
  w_expslt3_q_en,
  n28_4_2,
  ff_secondary_slot,
  w_expslt3_q
)
;
input lcd_clk_d;
input n1710_5;
input ff_mreq;
input n28_4;
input ff_dinst_7_6;
input i2s_audio_en_d;
input n28_9;
input n28_10;
input n28_6;
input [7:0] d_Z;
output w_expslt3_q_en;
output n28_4_2;
output [7:0] ff_secondary_slot;
output [7:0] w_expslt3_q;
wire n59_3;
wire n76_5;
wire n28_6_3;
wire n76_8;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire VCC;
wire GND;
  LUT4 n59_s0 (
    .F(n59_3),
    .I0(ff_mreq),
    .I1(n28_4),
    .I2(n28_4_2),
    .I3(ff_dinst_7_6) 
);
defparam n59_s0.INIT=16'h8000;
  LUT2 n76_s2 (
    .F(n76_5),
    .I0(i2s_audio_en_d),
    .I1(n59_3) 
);
defparam n76_s2.INIT=4'h7;
  LUT2 n28_s1 (
    .F(n28_4_2),
    .I0(n28_9),
    .I1(n28_10) 
);
defparam n28_s1.INIT=4'h1;
  LUT4 n28_s2 (
    .F(n28_6_3),
    .I0(n28_4),
    .I1(n28_9),
    .I2(n28_10),
    .I3(n28_6) 
);
defparam n28_s2.INIT=16'h0200;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt3_q[7]),
    .D(n76_8),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt3_q[6]),
    .D(n77_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt3_q[5]),
    .D(n78_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt3_q[4]),
    .D(n79_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt3_q[3]),
    .D(n80_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt3_q[2]),
    .D(n81_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt3_q[1]),
    .D(n82_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt3_q[0]),
    .D(n83_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt3_q_en),
    .D(n59_3),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n28_6_3),
    .RESET(n1710_5) 
);
  INV n76_s4 (
    .O(n76_8),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst_0 */
module ssg (
  ff_wr_n_i,
  lcd_clk_d,
  n1710_5,
  w_rd_n_i,
  w_psg_enable,
  ssg_ioa_5_1,
  ssg_ioa_4_1,
  ssg_ioa_3_1,
  ssg_ioa_2_1,
  ssg_ioa_1_1,
  ssg_ioa_0_1,
  n149_5,
  i2s_audio_en_d,
  n111_8,
  n74_5,
  n42_5,
  w_cpu_freeze,
  ff_sdr_ready,
  n984_5,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i,
  ff_wr_n,
  w_keyboard_kana_led_off,
  w_psg_q_en,
  ssg_iob_d,
  w_psg_q,
  w_ssg_sound_out
)
;
input ff_wr_n_i;
input lcd_clk_d;
input n1710_5;
input w_rd_n_i;
input w_psg_enable;
input ssg_ioa_5_1;
input ssg_ioa_4_1;
input ssg_ioa_3_1;
input ssg_ioa_2_1;
input ssg_ioa_1_1;
input ssg_ioa_0_1;
input n149_5;
input i2s_audio_en_d;
input n111_8;
input n74_5;
input n42_5;
input w_cpu_freeze;
input ff_sdr_ready;
input n984_5;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input [3:0] w_a_i;
output ff_wr_n;
output w_keyboard_kana_led_off;
output w_psg_q_en;
output [2:0] ssg_iob_d;
output [7:0] w_psg_q;
output [11:0] w_ssg_sound_out;
wire w_out_level_7_39;
wire w_out_level_7_40;
wire w_out_level_6_39;
wire w_out_level_6_40;
wire w_out_level_5_39;
wire w_out_level_5_40;
wire w_out_level_4_39;
wire w_out_level_4_40;
wire w_out_level_3_39;
wire w_out_level_3_40;
wire w_out_level_2_39;
wire w_out_level_2_40;
wire w_out_level_1_39;
wire w_out_level_1_40;
wire w_out_level_0_39;
wire w_out_level_0_40;
wire n156_29;
wire n156_30;
wire n157_28;
wire n157_29;
wire n158_18;
wire n158_19;
wire n158_20;
wire n158_21;
wire n158_22;
wire n158_23;
wire n158_24;
wire n158_25;
wire n159_18;
wire n159_19;
wire n159_20;
wire n159_21;
wire n159_22;
wire n159_23;
wire n159_24;
wire n159_25;
wire n160_18;
wire n160_19;
wire n160_20;
wire n160_21;
wire n160_22;
wire n160_23;
wire n160_24;
wire n160_25;
wire n161_18;
wire n161_19;
wire n161_20;
wire n161_21;
wire n161_22;
wire n161_23;
wire n161_24;
wire n161_25;
wire n93_3;
wire n205_4;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n771_3;
wire n772_3;
wire n773_3;
wire n774_3;
wire n775_3;
wire n776_3;
wire n777_3;
wire n778_3;
wire n779_3;
wire n780_3;
wire n781_3;
wire n782_3;
wire n873_3;
wire n874_3;
wire n875_3;
wire n876_3;
wire n877_3;
wire n878_3;
wire n879_3;
wire n880_3;
wire n881_3;
wire n882_3;
wire n883_3;
wire n884_3;
wire n2027_3;
wire n1015_3;
wire n1016_3;
wire n1017_3;
wire n1018_3;
wire n1019_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1209_3;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n157_38;
wire n380_4;
wire n385_4;
wire n401_4;
wire n406_4;
wire n422_4;
wire n427_4;
wire n443_4;
wire n451_4;
wire n147_4;
wire n6_5;
wire ff_ssg_ch_a_counter_11_6;
wire ff_ssg_ch_b_counter_11_6;
wire ff_ssg_ch_c_counter_11_6;
wire ff_ssg_noise_counter_4_6;
wire ff_ssg_envelope_counter_15_6;
wire ff_ssg_envelope_ptr_5_6;
wire n157_40;
wire n1396_6;
wire n1395_6;
wire n1394_6;
wire n1393_6;
wire n1392_6;
wire n173_5;
wire n1326_5;
wire n1323_5;
wire n1047_5;
wire n48_5;
wire n45_5;
wire n93_4;
wire n93_5;
wire n2024_4;
wire n669_4;
wire n669_5;
wire n670_4;
wire n670_5;
wire n671_4;
wire n672_4;
wire n672_5;
wire n673_4;
wire n674_4;
wire n674_5;
wire n675_4;
wire n675_5;
wire n676_4;
wire n677_4;
wire n677_5;
wire n678_4;
wire n679_4;
wire n2025_4;
wire n771_4;
wire n771_5;
wire n772_4;
wire n772_5;
wire n773_4;
wire n774_4;
wire n774_5;
wire n775_4;
wire n776_4;
wire n776_5;
wire n777_4;
wire n777_5;
wire n778_4;
wire n779_4;
wire n779_5;
wire n780_4;
wire n781_4;
wire n2026_4;
wire n873_4;
wire n873_5;
wire n874_4;
wire n874_5;
wire n875_4;
wire n876_4;
wire n876_5;
wire n877_4;
wire n878_4;
wire n878_5;
wire n879_4;
wire n879_5;
wire n880_4;
wire n881_4;
wire n881_5;
wire n882_4;
wire n883_4;
wire n2027_4;
wire n1016_4;
wire n1016_5;
wire n1018_4;
wire n1200_4;
wire n1200_5;
wire n1201_4;
wire n1201_5;
wire n1201_6;
wire n1202_4;
wire n1202_5;
wire n1203_4;
wire n1203_5;
wire n1204_4;
wire n1204_5;
wire n1205_4;
wire n1205_5;
wire n1206_4;
wire n1206_5;
wire n1207_4;
wire n1207_5;
wire n1208_4;
wire n1208_5;
wire n1209_4;
wire n1209_5;
wire n1210_4;
wire n1210_5;
wire n1211_4;
wire n1211_5;
wire n1212_4;
wire n1212_5;
wire n1213_4;
wire n1213_5;
wire n1214_4;
wire n380_5;
wire n385_5;
wire n393_5;
wire n416_5;
wire n439_5;
wire ff_ssg_noise_counter_4_7;
wire ff_ssg_envelope_counter_15_7;
wire ff_ssg_envelope_ptr_5_7;
wire w_ssg_ch_level_0_7;
wire w_ssg_ch_level_0_8;
wire w_ssg_ch_level_1_7;
wire w_ssg_ch_level_2_7;
wire w_ssg_ch_level_3_7;
wire w_ssg_ch_level_4_7;
wire n1396_7;
wire n173_6;
wire n173_7;
wire n172_6;
wire n171_6;
wire n170_6;
wire n1325_6;
wire n1324_6;
wire n1047_6;
wire n669_6;
wire n671_5;
wire n674_6;
wire n771_6;
wire n773_5;
wire n776_6;
wire n873_6;
wire n875_5;
wire n878_6;
wire n1015_6;
wire n1201_7;
wire n1203_6;
wire n1206_6;
wire n1209_6;
wire w_ssg_ch_level_0_9;
wire w_ssg_ch_level_0_10;
wire w_ssg_ch_level_0_11;
wire w_ssg_ch_level_0_12;
wire w_ssg_ch_level_1_8;
wire w_ssg_ch_level_2_8;
wire w_ssg_ch_level_3_8;
wire w_ssg_ch_level_4_8;
wire n173_8;
wire n173_9;
wire n172_7;
wire n172_8;
wire n171_7;
wire n171_8;
wire n170_7;
wire n170_8;
wire n1047_7;
wire n1047_8;
wire n1047_9;
wire n1047_10;
wire w_ssg_ch_level_0_13;
wire w_ssg_ch_level_0_14;
wire n172_9;
wire n172_10;
wire n171_9;
wire n171_10;
wire n170_9;
wire n170_10;
wire n171_11;
wire n1017_6;
wire n1015_8;
wire n1200_8;
wire n1015_10;
wire n455_6;
wire n431_6;
wire n411_6;
wire n393_7;
wire n439_7;
wire n416_7;
wire n1324_8;
wire n1325_8;
wire n1327_7;
wire n1328_8;
wire n170_12;
wire n171_13;
wire n172_12;
wire n174_7;
wire n175_7;
wire n176_7;
wire n177_7;
wire n640_6;
wire n46_7;
wire n47_7;
wire n1517_7;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire ff_ssg_mixer_3_8;
wire n2059_7;
wire n640_8;
wire n147_7;
wire n49_9;
wire n736_7;
wire n838_7;
wire n940_7;
wire n1516_9;
wire n1516_10;
wire ff_rd_n;
wire ff_hold;
wire ff_alternate;
wire ff_attack;
wire ff_continue;
wire ff_ssg_envelope_req;
wire ff_ssg_noise;
wire ff_ssg_envelope_ack;
wire ff_iorq_n;
wire ff_ssg_ch_a_tone_wave;
wire ff_ssg_ch_b_tone_wave;
wire ff_ssg_ch_c_tone_wave;
wire n1515_1;
wire n1515_2;
wire n1514_1;
wire n1514_2;
wire n1513_1;
wire n1513_2;
wire n1512_1;
wire n1512_2;
wire n1511_1;
wire n1511_2;
wire n1510_1;
wire n1510_2;
wire n1509_1;
wire n1509_2;
wire n1508_1;
wire n1508_2;
wire n1507_1;
wire n1507_2;
wire n1506_1;
wire n1506_2;
wire n1505_1;
wire n1505_2;
wire n156_32;
wire n157_32;
wire n158_27;
wire n158_29;
wire n158_31;
wire n158_33;
wire n159_27;
wire n159_29;
wire n159_31;
wire n159_33;
wire n160_27;
wire n160_29;
wire n160_31;
wire n160_33;
wire n161_27;
wire n161_29;
wire n161_31;
wire n161_33;
wire n158_35;
wire n158_37;
wire n159_35;
wire n159_37;
wire n160_35;
wire n160_37;
wire n161_35;
wire n161_37;
wire n158_39;
wire n159_39;
wire n160_39;
wire n161_39;
wire n157_34;
wire n157_36;
wire ff_wdata_7_7;
wire n384_6;
wire [9:0] w_out_level;
wire [4:0] w_ssg_ch_level;
wire [7:0] ff_wdata;
wire [4:0] ff_ssg_state;
wire [5:0] ff_port_a;
wire [3:0] ff_port_b;
wire [3:0] ff_ssg_register_ptr;
wire [11:0] ff_ssg_ch_a_frequency;
wire [11:0] ff_ssg_ch_b_frequency;
wire [11:0] ff_ssg_ch_c_frequency;
wire [4:0] ff_ssg_noise_frequency;
wire [5:0] ff_ssg_ch_select;
wire [4:0] ff_ssg_ch_a_volume;
wire [4:0] ff_ssg_ch_b_volume;
wire [4:0] ff_ssg_ch_c_volume;
wire [15:0] ff_ssg_envelope_frequency;
wire [11:0] ff_ssg_ch_a_counter;
wire [11:0] ff_ssg_ch_b_counter;
wire [11:0] ff_ssg_ch_c_counter;
wire [4:0] ff_ssg_noise_counter;
wire [17:0] ff_ssg_noise_generator;
wire [15:0] ff_ssg_envelope_counter;
wire [5:0] ff_ssg_envelope_ptr;
wire [4:0] ff_ssg_envelope_volume;
wire [11:0] ff_ssg_mixer;
wire VCC;
wire GND;
  LUT4 w_out_level_8_s16 (
    .F(w_out_level[8]),
    .I0(w_ssg_ch_level[1]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[3]),
    .I3(w_ssg_ch_level[4]) 
);
defparam w_out_level_8_s16.INIT=16'hB000;
  LUT4 w_out_level_7_s36 (
    .F(w_out_level_7_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s36.INIT=16'h0000;
  LUT4 w_out_level_7_s37 (
    .F(w_out_level_7_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s37.INIT=16'hACF0;
  LUT4 w_out_level_6_s36 (
    .F(w_out_level_6_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s36.INIT=16'h0000;
  LUT4 w_out_level_6_s37 (
    .F(w_out_level_6_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s37.INIT=16'hFACF;
  LUT4 w_out_level_5_s36 (
    .F(w_out_level_5_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s36.INIT=16'hF000;
  LUT4 w_out_level_5_s37 (
    .F(w_out_level_5_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s37.INIT=16'h9FAC;
  LUT4 w_out_level_4_s36 (
    .F(w_out_level_4_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s36.INIT=16'hCF00;
  LUT4 w_out_level_4_s37 (
    .F(w_out_level_4_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s37.INIT=16'hE9FA;
  LUT4 w_out_level_3_s36 (
    .F(w_out_level_3_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s36.INIT=16'hACF0;
  LUT4 w_out_level_3_s37 (
    .F(w_out_level_3_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s37.INIT=16'hCE9F;
  LUT4 w_out_level_2_s36 (
    .F(w_out_level_2_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s36.INIT=16'hFAC8;
  LUT4 w_out_level_2_s37 (
    .F(w_out_level_2_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s37.INIT=16'hCCE9;
  LUT4 w_out_level_1_s36 (
    .F(w_out_level_1_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s36.INIT=16'h9FAC;
  LUT4 w_out_level_1_s37 (
    .F(w_out_level_1_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s37.INIT=16'hACCE;
  LUT4 w_out_level_0_s36 (
    .F(w_out_level_0_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s36.INIT=16'hE9F0;
  LUT4 w_out_level_0_s37 (
    .F(w_out_level_0_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s37.INIT=16'hAACC;
  LUT3 n156_s25 (
    .F(n156_29),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n156_s25.INIT=8'hCA;
  LUT3 n156_s26 (
    .F(n156_30),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_select[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n156_s26.INIT=8'hCA;
  LUT3 n157_s32 (
    .F(n157_28),
    .I0(ff_ssg_ch_a_volume[4]),
    .I1(ff_ssg_ch_b_volume[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s32.INIT=8'hCA;
  LUT3 n157_s33 (
    .F(n157_29),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s33.INIT=8'hCA;
  LUT3 n158_s36 (
    .F(n158_18),
    .I0(ff_ssg_ch_a_frequency[3]),
    .I1(ff_ssg_ch_a_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s36.INIT=8'hCA;
  LUT3 n158_s37 (
    .F(n158_19),
    .I0(ff_ssg_ch_b_frequency[3]),
    .I1(ff_ssg_ch_b_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s37.INIT=8'hCA;
  LUT3 n158_s38 (
    .F(n158_20),
    .I0(ff_ssg_ch_c_frequency[3]),
    .I1(ff_ssg_ch_c_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s38.INIT=8'hCA;
  LUT3 n158_s39 (
    .F(n158_21),
    .I0(ff_ssg_noise_frequency[3]),
    .I1(ff_ssg_ch_select[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s39.INIT=8'hCA;
  LUT3 n158_s40 (
    .F(n158_22),
    .I0(ff_ssg_ch_a_volume[3]),
    .I1(ff_ssg_ch_b_volume[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s40.INIT=8'hCA;
  LUT3 n158_s41 (
    .F(n158_23),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(ff_ssg_envelope_frequency[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s41.INIT=8'hCA;
  LUT3 n158_s42 (
    .F(n158_24),
    .I0(ff_ssg_envelope_frequency[11]),
    .I1(ff_continue),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s42.INIT=8'hCA;
  LUT3 n158_s43 (
    .F(n158_25),
    .I0(ff_port_a[3]),
    .I1(ff_port_b[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s43.INIT=8'hCA;
  LUT3 n159_s36 (
    .F(n159_18),
    .I0(ff_ssg_ch_a_frequency[2]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s36.INIT=8'hCA;
  LUT3 n159_s37 (
    .F(n159_19),
    .I0(ff_ssg_ch_b_frequency[2]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s37.INIT=8'hCA;
  LUT3 n159_s38 (
    .F(n159_20),
    .I0(ff_ssg_ch_c_frequency[2]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s38.INIT=8'hCA;
  LUT3 n159_s39 (
    .F(n159_21),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s39.INIT=8'hCA;
  LUT3 n159_s40 (
    .F(n159_22),
    .I0(ff_ssg_ch_a_volume[2]),
    .I1(ff_ssg_ch_b_volume[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s40.INIT=8'hCA;
  LUT3 n159_s41 (
    .F(n159_23),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(ff_ssg_envelope_frequency[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s41.INIT=8'hCA;
  LUT3 n159_s42 (
    .F(n159_24),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_attack),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s42.INIT=8'hCA;
  LUT3 n159_s43 (
    .F(n159_25),
    .I0(ff_port_a[2]),
    .I1(ff_port_b[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s43.INIT=8'hCA;
  LUT3 n160_s36 (
    .F(n160_18),
    .I0(ff_ssg_ch_a_frequency[1]),
    .I1(ff_ssg_ch_a_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s36.INIT=8'hCA;
  LUT3 n160_s37 (
    .F(n160_19),
    .I0(ff_ssg_ch_b_frequency[1]),
    .I1(ff_ssg_ch_b_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s37.INIT=8'hCA;
  LUT3 n160_s38 (
    .F(n160_20),
    .I0(ff_ssg_ch_c_frequency[1]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s38.INIT=8'hCA;
  LUT3 n160_s39 (
    .F(n160_21),
    .I0(ff_ssg_noise_frequency[1]),
    .I1(ff_ssg_ch_select[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s39.INIT=8'hCA;
  LUT3 n160_s40 (
    .F(n160_22),
    .I0(ff_ssg_ch_a_volume[1]),
    .I1(ff_ssg_ch_b_volume[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s40.INIT=8'hCA;
  LUT3 n160_s41 (
    .F(n160_23),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s41.INIT=8'hCA;
  LUT3 n160_s42 (
    .F(n160_24),
    .I0(ff_ssg_envelope_frequency[9]),
    .I1(ff_alternate),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s42.INIT=8'hCA;
  LUT3 n160_s43 (
    .F(n160_25),
    .I0(ff_port_a[1]),
    .I1(ff_port_b[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s43.INIT=8'hCA;
  LUT3 n161_s36 (
    .F(n161_18),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s36.INIT=8'hCA;
  LUT3 n161_s37 (
    .F(n161_19),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s37.INIT=8'hCA;
  LUT3 n161_s38 (
    .F(n161_20),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s38.INIT=8'hCA;
  LUT3 n161_s39 (
    .F(n161_21),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_ch_select[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s39.INIT=8'hCA;
  LUT3 n161_s40 (
    .F(n161_22),
    .I0(ff_ssg_ch_a_volume[0]),
    .I1(ff_ssg_ch_b_volume[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s40.INIT=8'hCA;
  LUT3 n161_s41 (
    .F(n161_23),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s41.INIT=8'hCA;
  LUT3 n161_s42 (
    .F(n161_24),
    .I0(ff_ssg_envelope_frequency[8]),
    .I1(ff_hold),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s42.INIT=8'hCA;
  LUT3 n161_s43 (
    .F(n161_25),
    .I0(ff_port_a[0]),
    .I1(ff_port_b[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s43.INIT=8'hCA;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n93_4),
    .I3(n93_5) 
);
defparam n93_s0.INIT=16'h8000;
  LUT4 n205_s1 (
    .F(n205_4),
    .I0(ff_iorq_n),
    .I1(ff_wr_n),
    .I2(ff_wr_n_i),
    .I3(n149_5) 
);
defparam n205_s1.INIT=16'h1000;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n669_4),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n669_5) 
);
defparam n669_s0.INIT=16'h06F0;
  LUT4 n670_s0 (
    .F(n670_3),
    .I0(n670_4),
    .I1(ff_ssg_ch_a_counter[9]),
    .I2(n670_5),
    .I3(ff_ssg_ch_a_counter[10]) 
);
defparam n670_s0.INIT=16'hCF10;
  LUT4 n671_s0 (
    .F(n671_3),
    .I0(n671_4),
    .I1(n2024_4),
    .I2(n670_5),
    .I3(ff_ssg_ch_a_counter[9]) 
);
defparam n671_s0.INIT=16'h0770;
  LUT4 n672_s0 (
    .F(n672_3),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(n672_4),
    .I2(n672_5),
    .I3(ff_ssg_ch_a_counter[8]) 
);
defparam n672_s0.INIT=16'h0B04;
  LUT4 n673_s0 (
    .F(n673_3),
    .I0(n673_4),
    .I1(n2024_4),
    .I2(n672_4),
    .I3(ff_ssg_ch_a_counter[7]) 
);
defparam n673_s0.INIT=16'h0770;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(n2024_4),
    .I1(n674_4),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n674_5) 
);
defparam n674_s0.INIT=16'h007D;
  LUT4 n675_s0 (
    .F(n675_3),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n675_4),
    .I2(n675_5),
    .I3(ff_ssg_ch_a_counter[5]) 
);
defparam n675_s0.INIT=16'h0B04;
  LUT4 n676_s0 (
    .F(n676_3),
    .I0(n676_4),
    .I1(n2024_4),
    .I2(n675_4),
    .I3(ff_ssg_ch_a_counter[4]) 
);
defparam n676_s0.INIT=16'h0770;
  LUT4 n677_s0 (
    .F(n677_3),
    .I0(n2024_4),
    .I1(n677_4),
    .I2(ff_ssg_ch_a_frequency[3]),
    .I3(n677_5) 
);
defparam n677_s0.INIT=16'h007D;
  LUT4 n678_s0 (
    .F(n678_3),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(n678_4),
    .I3(ff_ssg_ch_a_counter[2]) 
);
defparam n678_s0.INIT=16'h0E01;
  LUT4 n679_s0 (
    .F(n679_3),
    .I0(n679_4),
    .I1(n2024_4),
    .I2(ff_ssg_ch_a_counter[0]),
    .I3(ff_ssg_ch_a_counter[1]) 
);
defparam n679_s0.INIT=16'hB00B;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n2024_4),
    .I1(ff_ssg_ch_a_frequency[0]),
    .I2(ff_ssg_ch_a_counter[0]) 
);
defparam n680_s0.INIT=8'h07;
  LUT4 n771_s0 (
    .F(n771_3),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n771_4),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n771_5) 
);
defparam n771_s0.INIT=16'h06F0;
  LUT4 n772_s0 (
    .F(n772_3),
    .I0(n772_4),
    .I1(ff_ssg_ch_b_counter[9]),
    .I2(n772_5),
    .I3(ff_ssg_ch_b_counter[10]) 
);
defparam n772_s0.INIT=16'hCF10;
  LUT4 n773_s0 (
    .F(n773_3),
    .I0(n773_4),
    .I1(n2025_4),
    .I2(n772_5),
    .I3(ff_ssg_ch_b_counter[9]) 
);
defparam n773_s0.INIT=16'h0770;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(n774_4),
    .I2(n774_5),
    .I3(ff_ssg_ch_b_counter[8]) 
);
defparam n774_s0.INIT=16'h0B04;
  LUT4 n775_s0 (
    .F(n775_3),
    .I0(n775_4),
    .I1(n2025_4),
    .I2(n774_4),
    .I3(ff_ssg_ch_b_counter[7]) 
);
defparam n775_s0.INIT=16'h0770;
  LUT4 n776_s0 (
    .F(n776_3),
    .I0(n2025_4),
    .I1(n776_4),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n776_5) 
);
defparam n776_s0.INIT=16'h007D;
  LUT4 n777_s0 (
    .F(n777_3),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n777_4),
    .I2(n777_5),
    .I3(ff_ssg_ch_b_counter[5]) 
);
defparam n777_s0.INIT=16'h0B04;
  LUT4 n778_s0 (
    .F(n778_3),
    .I0(n778_4),
    .I1(n2025_4),
    .I2(n777_4),
    .I3(ff_ssg_ch_b_counter[4]) 
);
defparam n778_s0.INIT=16'h0770;
  LUT4 n779_s0 (
    .F(n779_3),
    .I0(n2025_4),
    .I1(n779_4),
    .I2(ff_ssg_ch_b_frequency[3]),
    .I3(n779_5) 
);
defparam n779_s0.INIT=16'h007D;
  LUT4 n780_s0 (
    .F(n780_3),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(n780_4),
    .I3(ff_ssg_ch_b_counter[2]) 
);
defparam n780_s0.INIT=16'h0E01;
  LUT4 n781_s0 (
    .F(n781_3),
    .I0(n781_4),
    .I1(n2025_4),
    .I2(ff_ssg_ch_b_counter[0]),
    .I3(ff_ssg_ch_b_counter[1]) 
);
defparam n781_s0.INIT=16'hB00B;
  LUT3 n782_s0 (
    .F(n782_3),
    .I0(n2025_4),
    .I1(ff_ssg_ch_b_frequency[0]),
    .I2(ff_ssg_ch_b_counter[0]) 
);
defparam n782_s0.INIT=8'h07;
  LUT4 n873_s0 (
    .F(n873_3),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n873_4),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n873_5) 
);
defparam n873_s0.INIT=16'h06F0;
  LUT4 n874_s0 (
    .F(n874_3),
    .I0(n874_4),
    .I1(ff_ssg_ch_c_counter[9]),
    .I2(n874_5),
    .I3(ff_ssg_ch_c_counter[10]) 
);
defparam n874_s0.INIT=16'hCF10;
  LUT4 n875_s0 (
    .F(n875_3),
    .I0(n875_4),
    .I1(n2026_4),
    .I2(n874_5),
    .I3(ff_ssg_ch_c_counter[9]) 
);
defparam n875_s0.INIT=16'h0770;
  LUT4 n876_s0 (
    .F(n876_3),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(n876_4),
    .I2(n876_5),
    .I3(ff_ssg_ch_c_counter[8]) 
);
defparam n876_s0.INIT=16'h0B04;
  LUT4 n877_s0 (
    .F(n877_3),
    .I0(n877_4),
    .I1(n2026_4),
    .I2(n876_4),
    .I3(ff_ssg_ch_c_counter[7]) 
);
defparam n877_s0.INIT=16'h0770;
  LUT4 n878_s0 (
    .F(n878_3),
    .I0(n2026_4),
    .I1(n878_4),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n878_5) 
);
defparam n878_s0.INIT=16'h007D;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n879_4),
    .I2(n879_5),
    .I3(ff_ssg_ch_c_counter[5]) 
);
defparam n879_s0.INIT=16'h0B04;
  LUT4 n880_s0 (
    .F(n880_3),
    .I0(n880_4),
    .I1(n2026_4),
    .I2(n879_4),
    .I3(ff_ssg_ch_c_counter[4]) 
);
defparam n880_s0.INIT=16'h0770;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(n2026_4),
    .I1(n881_4),
    .I2(ff_ssg_ch_c_frequency[3]),
    .I3(n881_5) 
);
defparam n881_s0.INIT=16'h007D;
  LUT4 n882_s0 (
    .F(n882_3),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(n882_4),
    .I3(ff_ssg_ch_c_counter[2]) 
);
defparam n882_s0.INIT=16'h0E01;
  LUT4 n883_s0 (
    .F(n883_3),
    .I0(n883_4),
    .I1(n2026_4),
    .I2(ff_ssg_ch_c_counter[0]),
    .I3(ff_ssg_ch_c_counter[1]) 
);
defparam n883_s0.INIT=16'hB00B;
  LUT3 n884_s0 (
    .F(n884_3),
    .I0(n2026_4),
    .I1(ff_ssg_ch_c_frequency[0]),
    .I2(ff_ssg_ch_c_counter[0]) 
);
defparam n884_s0.INIT=8'h07;
  LUT4 n2027_s0 (
    .F(n2027_3),
    .I0(ff_ssg_state[4]),
    .I1(w_psg_enable),
    .I2(n640_6),
    .I3(n2027_4) 
);
defparam n2027_s0.INIT=16'h4000;
  LUT4 n1015_s0 (
    .F(n1015_3),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n1015_8),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1015_10) 
);
defparam n1015_s0.INIT=16'h06F0;
  LUT4 n1016_s0 (
    .F(n1016_3),
    .I0(n1016_4),
    .I1(ff_ssg_noise_counter[2]),
    .I2(n1016_5),
    .I3(ff_ssg_noise_counter[3]) 
);
defparam n1016_s0.INIT=16'hCF10;
  LUT4 n1017_s0 (
    .F(n1017_3),
    .I0(n1017_6),
    .I1(n2027_4),
    .I2(n1016_5),
    .I3(ff_ssg_noise_counter[2]) 
);
defparam n1017_s0.INIT=16'h0770;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(n2027_4),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n1018_s0.INIT=16'hB00B;
  LUT3 n1019_s0 (
    .F(n1019_3),
    .I0(n2027_4),
    .I1(ff_ssg_noise_frequency[0]),
    .I2(ff_ssg_noise_counter[0]) 
);
defparam n1019_s0.INIT=8'h07;
  LUT4 n1200_s0 (
    .F(n1200_3),
    .I0(n1200_4),
    .I1(n1200_5),
    .I2(n1200_8),
    .I3(ff_ssg_envelope_counter[15]) 
);
defparam n1200_s0.INIT=16'h1D51;
  LUT4 n1201_s0 (
    .F(n1201_3),
    .I0(n1201_4),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1201_5),
    .I3(n1201_6) 
);
defparam n1201_s0.INIT=16'h3C55;
  LUT4 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(ff_ssg_envelope_frequency[13]),
    .I2(n1202_5),
    .I3(n1201_6) 
);
defparam n1202_s0.INIT=16'h553C;
  LUT4 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_4),
    .I1(n1203_5),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1201_6) 
);
defparam n1203_s0.INIT=16'h553C;
  LUT4 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(n1204_5),
    .I2(ff_ssg_envelope_frequency[11]),
    .I3(n1201_6) 
);
defparam n1204_s0.INIT=16'h553C;
  LUT4 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(ff_ssg_envelope_frequency[10]),
    .I2(n1205_5),
    .I3(n1201_6) 
);
defparam n1205_s0.INIT=16'hAA3C;
  LUT4 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(n1206_5),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1201_6) 
);
defparam n1206_s0.INIT=16'h553C;
  LUT4 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(n1207_5),
    .I2(ff_ssg_envelope_frequency[8]),
    .I3(n1201_6) 
);
defparam n1207_s0.INIT=16'h553C;
  LUT4 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(ff_ssg_envelope_frequency[7]),
    .I2(n1208_5),
    .I3(n1201_6) 
);
defparam n1208_s0.INIT=16'hAA3C;
  LUT4 n1209_s0 (
    .F(n1209_3),
    .I0(n1209_4),
    .I1(n1209_5),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1201_6) 
);
defparam n1209_s0.INIT=16'h553C;
  LUT4 n1210_s0 (
    .F(n1210_3),
    .I0(n1210_4),
    .I1(n1210_5),
    .I2(ff_ssg_envelope_frequency[5]),
    .I3(n1201_6) 
);
defparam n1210_s0.INIT=16'h553C;
  LUT4 n1211_s0 (
    .F(n1211_3),
    .I0(n1211_4),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(n1211_5),
    .I3(n1201_6) 
);
defparam n1211_s0.INIT=16'hAA3C;
  LUT4 n1212_s0 (
    .F(n1212_3),
    .I0(n1212_4),
    .I1(n1212_5),
    .I2(ff_ssg_envelope_frequency[3]),
    .I3(n1201_6) 
);
defparam n1212_s0.INIT=16'h553C;
  LUT4 n1213_s0 (
    .F(n1213_3),
    .I0(n1213_4),
    .I1(n1213_5),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(n1201_6) 
);
defparam n1213_s0.INIT=16'h3C55;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(n1214_4),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_envelope_frequency[1]),
    .I3(n1201_6) 
);
defparam n1214_s0.INIT=16'hAAC3;
  LUT3 n1215_s0 (
    .F(n1215_3),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(n1201_6) 
);
defparam n1215_s0.INIT=8'h35;
  LUT3 n157_s35 (
    .F(n157_38),
    .I0(ff_port_a[4]),
    .I1(ssg_iob_d[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s35.INIT=8'hCA;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n380_5),
    .I3(n93_4) 
);
defparam n380_s1.INIT=16'h4000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n93_4),
    .I3(n385_5) 
);
defparam n385_s1.INIT=16'h8000;
  LUT3 n401_s1 (
    .F(n401_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n393_5) 
);
defparam n401_s1.INIT=8'h40;
  LUT3 n406_s1 (
    .F(n406_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n393_5) 
);
defparam n406_s1.INIT=8'h40;
  LUT4 n422_s1 (
    .F(n422_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n93_4),
    .I3(n416_5) 
);
defparam n422_s1.INIT=16'h4000;
  LUT4 n427_s1 (
    .F(n427_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n93_4),
    .I3(n416_5) 
);
defparam n427_s1.INIT=16'h4000;
  LUT3 n443_s1 (
    .F(n443_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n439_5) 
);
defparam n443_s1.INIT=8'h40;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n439_5) 
);
defparam n451_s1.INIT=8'h40;
  LUT2 n147_s1 (
    .F(n147_4),
    .I0(i2s_audio_en_d),
    .I1(n147_7) 
);
defparam n147_s1.INIT=4'h7;
  LUT3 n6_s2 (
    .F(n6_5),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(n111_8) 
);
defparam n6_s2.INIT=8'hEF;
  LUT4 ff_ssg_ch_a_counter_11_s2 (
    .F(ff_ssg_ch_a_counter_11_6),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n2024_4),
    .I2(n669_4),
    .I3(n640_8) 
);
defparam ff_ssg_ch_a_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_b_counter_11_s2 (
    .F(ff_ssg_ch_b_counter_11_6),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n2025_4),
    .I2(n771_4),
    .I3(n640_8) 
);
defparam ff_ssg_ch_b_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_c_counter_11_s2 (
    .F(ff_ssg_ch_c_counter_11_6),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n2026_4),
    .I2(n873_4),
    .I3(n640_8) 
);
defparam ff_ssg_ch_c_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_noise_counter_4_s2 (
    .F(ff_ssg_noise_counter_4_6),
    .I0(ff_ssg_noise_counter_4_7),
    .I1(ff_ssg_state[4]),
    .I2(w_psg_enable),
    .I3(n640_6) 
);
defparam ff_ssg_noise_counter_4_s2.INIT=16'h1000;
  LUT4 ff_ssg_envelope_counter_15_s2 (
    .F(ff_ssg_envelope_counter_15_6),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1201_6),
    .I2(ff_ssg_envelope_counter_15_7),
    .I3(n640_8) 
);
defparam ff_ssg_envelope_counter_15_s2.INIT=16'hEF00;
  LUT3 ff_ssg_envelope_ptr_5_s2 (
    .F(ff_ssg_envelope_ptr_5_6),
    .I0(ff_ssg_envelope_ptr_5_7),
    .I1(n1201_6),
    .I2(n640_8) 
);
defparam ff_ssg_envelope_ptr_5_s2.INIT=8'h10;
  LUT3 w_out_level_9_s3 (
    .F(w_out_level[9]),
    .I0(w_ssg_ch_level[2]),
    .I1(w_ssg_ch_level[3]),
    .I2(w_ssg_ch_level[4]) 
);
defparam w_out_level_9_s3.INIT=8'h80;
  LUT2 n157_s34 (
    .F(n157_40),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[12]) 
);
defparam n157_s34.INIT=4'h4;
  LUT3 w_ssg_ch_level_0_s2 (
    .F(w_ssg_ch_level[0]),
    .I0(w_ssg_ch_level_0_7),
    .I1(ff_ssg_envelope_volume[0]),
    .I2(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_0_s2.INIT=8'hE0;
  LUT4 w_ssg_ch_level_1_s2 (
    .F(w_ssg_ch_level[1]),
    .I0(w_ssg_ch_level_1_7),
    .I1(ff_ssg_envelope_volume[1]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_1_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_2_s2 (
    .F(w_ssg_ch_level[2]),
    .I0(w_ssg_ch_level_2_7),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_2_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_3_s2 (
    .F(w_ssg_ch_level[3]),
    .I0(w_ssg_ch_level_3_7),
    .I1(ff_ssg_envelope_volume[3]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_3_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_4_s2 (
    .F(w_ssg_ch_level[4]),
    .I0(w_ssg_ch_level_4_7),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_4_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[0]),
    .I3(n1396_7) 
);
defparam n1396_s2.INIT=16'hE00E;
  LUT4 n1395_s2 (
    .F(n1395_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(n1396_7) 
);
defparam n1395_s2.INIT=16'hE00E;
  LUT4 n1394_s2 (
    .F(n1394_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[2]),
    .I3(n1396_7) 
);
defparam n1394_s2.INIT=16'hE00E;
  LUT4 n1393_s2 (
    .F(n1393_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1396_7) 
);
defparam n1393_s2.INIT=16'hE00E;
  LUT4 n1392_s2 (
    .F(n1392_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1396_7) 
);
defparam n1392_s2.INIT=16'hE00E;
  LUT4 n173_s1 (
    .F(n173_5),
    .I0(n173_6),
    .I1(n173_7),
    .I2(n74_5),
    .I3(n147_7) 
);
defparam n173_s1.INIT=16'h4F00;
  LUT4 n1326_s1 (
    .F(n1326_5),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(n1200_5),
    .I3(ff_ssg_envelope_ptr[2]) 
);
defparam n1326_s1.INIT=16'hEF1F;
  LUT4 n1323_s1 (
    .F(n1323_5),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1324_6),
    .I2(n1200_5),
    .I3(ff_ssg_envelope_ptr[5]) 
);
defparam n1323_s1.INIT=16'hBF4F;
  LUT3 n1047_s1 (
    .F(n1047_5),
    .I0(n1047_6),
    .I1(ff_ssg_noise_generator[16]),
    .I2(ff_ssg_noise_generator[13]) 
);
defparam n1047_s1.INIT=8'h3E;
  LUT2 n48_s0 (
    .F(n48_5),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n48_s0.INIT=4'h9;
  LUT2 n45_s0 (
    .F(n45_5),
    .I0(ff_ssg_state[4]),
    .I1(n640_6) 
);
defparam n45_s0.INIT=4'h6;
  LUT4 n93_s1 (
    .F(n93_4),
    .I0(ff_iorq_n),
    .I1(ff_wr_n),
    .I2(ff_wr_n_i),
    .I3(n42_5) 
);
defparam n93_s1.INIT=16'h1000;
  LUT2 n93_s2 (
    .F(n93_5),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]) 
);
defparam n93_s2.INIT=4'h8;
  LUT4 n2024_s1 (
    .F(n2024_4),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n670_5) 
);
defparam n2024_s1.INIT=16'h0100;
  LUT2 n669_s1 (
    .F(n669_4),
    .I0(ff_ssg_ch_a_frequency[10]),
    .I1(n669_6) 
);
defparam n669_s1.INIT=4'h4;
  LUT3 n669_s2 (
    .F(n669_5),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(n670_5) 
);
defparam n669_s2.INIT=8'h10;
  LUT3 n670_s1 (
    .F(n670_4),
    .I0(ff_ssg_ch_a_counter[11]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(n669_6) 
);
defparam n670_s1.INIT=8'h41;
  LUT3 n670_s2 (
    .F(n670_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(ff_ssg_ch_a_counter[8]),
    .I2(n672_4) 
);
defparam n670_s2.INIT=8'h10;
  LUT4 n671_s1 (
    .F(n671_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(n671_5),
    .I3(ff_ssg_ch_a_frequency[9]) 
);
defparam n671_s1.INIT=16'h10EF;
  LUT4 n672_s1 (
    .F(n672_4),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(ff_ssg_ch_a_counter[6]),
    .I3(n675_4) 
);
defparam n672_s1.INIT=16'h0100;
  LUT4 n672_s2 (
    .F(n672_5),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n671_5),
    .I2(ff_ssg_ch_a_frequency[8]),
    .I3(n2024_4) 
);
defparam n672_s2.INIT=16'h4B00;
  LUT2 n673_s1 (
    .F(n673_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n671_5) 
);
defparam n673_s1.INIT=4'h9;
  LUT3 n674_s1 (
    .F(n674_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(n674_6) 
);
defparam n674_s1.INIT=8'h10;
  LUT4 n674_s2 (
    .F(n674_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(n675_4),
    .I3(ff_ssg_ch_a_counter[6]) 
);
defparam n674_s2.INIT=16'h10EF;
  LUT4 n675_s1 (
    .F(n675_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n675_s1.INIT=16'h0001;
  LUT4 n675_s2 (
    .F(n675_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n674_6),
    .I2(ff_ssg_ch_a_frequency[5]),
    .I3(n2024_4) 
);
defparam n675_s2.INIT=16'h4B00;
  LUT2 n676_s1 (
    .F(n676_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n674_6) 
);
defparam n676_s1.INIT=4'h9;
  LUT3 n677_s1 (
    .F(n677_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]) 
);
defparam n677_s1.INIT=8'h01;
  LUT4 n677_s2 (
    .F(n677_5),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n677_s2.INIT=16'h01FE;
  LUT4 n678_s1 (
    .F(n678_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n2024_4) 
);
defparam n678_s1.INIT=16'h1E00;
  LUT2 n679_s1 (
    .F(n679_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]) 
);
defparam n679_s1.INIT=4'h9;
  LUT4 n2025_s1 (
    .F(n2025_4),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n772_5) 
);
defparam n2025_s1.INIT=16'h0100;
  LUT2 n771_s1 (
    .F(n771_4),
    .I0(ff_ssg_ch_b_frequency[10]),
    .I1(n771_6) 
);
defparam n771_s1.INIT=4'h4;
  LUT3 n771_s2 (
    .F(n771_5),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(n772_5) 
);
defparam n771_s2.INIT=8'h10;
  LUT3 n772_s1 (
    .F(n772_4),
    .I0(ff_ssg_ch_b_counter[11]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(n771_6) 
);
defparam n772_s1.INIT=8'h41;
  LUT3 n772_s2 (
    .F(n772_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(ff_ssg_ch_b_counter[8]),
    .I2(n774_4) 
);
defparam n772_s2.INIT=8'h10;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(n773_5),
    .I3(ff_ssg_ch_b_frequency[9]) 
);
defparam n773_s1.INIT=16'h10EF;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(ff_ssg_ch_b_counter[6]),
    .I3(n777_4) 
);
defparam n774_s1.INIT=16'h0100;
  LUT4 n774_s2 (
    .F(n774_5),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n773_5),
    .I2(ff_ssg_ch_b_frequency[8]),
    .I3(n2025_4) 
);
defparam n774_s2.INIT=16'h4B00;
  LUT2 n775_s1 (
    .F(n775_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n773_5) 
);
defparam n775_s1.INIT=4'h9;
  LUT3 n776_s1 (
    .F(n776_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n776_6) 
);
defparam n776_s1.INIT=8'h10;
  LUT4 n776_s2 (
    .F(n776_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(n777_4),
    .I3(ff_ssg_ch_b_counter[6]) 
);
defparam n776_s2.INIT=16'h10EF;
  LUT4 n777_s1 (
    .F(n777_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n777_s1.INIT=16'h0001;
  LUT4 n777_s2 (
    .F(n777_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n776_6),
    .I2(ff_ssg_ch_b_frequency[5]),
    .I3(n2025_4) 
);
defparam n777_s2.INIT=16'h4B00;
  LUT2 n778_s1 (
    .F(n778_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n776_6) 
);
defparam n778_s1.INIT=4'h9;
  LUT3 n779_s1 (
    .F(n779_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]) 
);
defparam n779_s1.INIT=8'h01;
  LUT4 n779_s2 (
    .F(n779_5),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n779_s2.INIT=16'h01FE;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n2025_4) 
);
defparam n780_s1.INIT=16'h1E00;
  LUT2 n781_s1 (
    .F(n781_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]) 
);
defparam n781_s1.INIT=4'h9;
  LUT4 n2026_s1 (
    .F(n2026_4),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n874_5) 
);
defparam n2026_s1.INIT=16'h0100;
  LUT2 n873_s1 (
    .F(n873_4),
    .I0(ff_ssg_ch_c_frequency[10]),
    .I1(n873_6) 
);
defparam n873_s1.INIT=4'h4;
  LUT3 n873_s2 (
    .F(n873_5),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(n874_5) 
);
defparam n873_s2.INIT=8'h10;
  LUT3 n874_s1 (
    .F(n874_4),
    .I0(ff_ssg_ch_c_counter[11]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(n873_6) 
);
defparam n874_s1.INIT=8'h41;
  LUT3 n874_s2 (
    .F(n874_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(ff_ssg_ch_c_counter[8]),
    .I2(n876_4) 
);
defparam n874_s2.INIT=8'h10;
  LUT4 n875_s1 (
    .F(n875_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(n875_5),
    .I3(ff_ssg_ch_c_frequency[9]) 
);
defparam n875_s1.INIT=16'h10EF;
  LUT4 n876_s1 (
    .F(n876_4),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(ff_ssg_ch_c_counter[6]),
    .I3(n879_4) 
);
defparam n876_s1.INIT=16'h0100;
  LUT4 n876_s2 (
    .F(n876_5),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n875_5),
    .I2(ff_ssg_ch_c_frequency[8]),
    .I3(n2026_4) 
);
defparam n876_s2.INIT=16'h4B00;
  LUT2 n877_s1 (
    .F(n877_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n875_5) 
);
defparam n877_s1.INIT=4'h9;
  LUT3 n878_s1 (
    .F(n878_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(n878_6) 
);
defparam n878_s1.INIT=8'h10;
  LUT4 n878_s2 (
    .F(n878_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(n879_4),
    .I3(ff_ssg_ch_c_counter[6]) 
);
defparam n878_s2.INIT=16'h10EF;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n879_s1.INIT=16'h0001;
  LUT4 n879_s2 (
    .F(n879_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n878_6),
    .I2(ff_ssg_ch_c_frequency[5]),
    .I3(n2026_4) 
);
defparam n879_s2.INIT=16'h4B00;
  LUT2 n880_s1 (
    .F(n880_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n878_6) 
);
defparam n880_s1.INIT=4'h9;
  LUT3 n881_s1 (
    .F(n881_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]) 
);
defparam n881_s1.INIT=8'h01;
  LUT4 n881_s2 (
    .F(n881_5),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n881_s2.INIT=16'h01FE;
  LUT4 n882_s1 (
    .F(n882_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(n2026_4) 
);
defparam n882_s1.INIT=16'h1E00;
  LUT2 n883_s1 (
    .F(n883_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]) 
);
defparam n883_s1.INIT=4'h9;
  LUT4 n2027_s1 (
    .F(n2027_4),
    .I0(ff_ssg_noise_counter[2]),
    .I1(ff_ssg_noise_counter[3]),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1016_5) 
);
defparam n2027_s1.INIT=16'h0100;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(n1015_6),
    .I2(ff_ssg_noise_counter[4]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1016_s1.INIT=16'h040B;
  LUT2 n1016_s2 (
    .F(n1016_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]) 
);
defparam n1016_s2.INIT=4'h1;
  LUT2 n1018_s1 (
    .F(n1018_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n1018_s1.INIT=4'h9;
  LUT4 n1200_s1 (
    .F(n1200_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(n1202_5),
    .I3(ff_ssg_envelope_frequency[15]) 
);
defparam n1200_s1.INIT=16'h10EF;
  LUT2 n1200_s2 (
    .F(n1200_5),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack) 
);
defparam n1200_s2.INIT=4'h9;
  LUT3 n1201_s1 (
    .F(n1201_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1202_5),
    .I2(ff_ssg_envelope_frequency[14]) 
);
defparam n1201_s1.INIT=8'h4B;
  LUT2 n1201_s2 (
    .F(n1201_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1201_7) 
);
defparam n1201_s2.INIT=4'h4;
  LUT4 n1201_s3 (
    .F(n1201_6),
    .I0(ff_ssg_envelope_counter[15]),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1201_5),
    .I3(n1200_5) 
);
defparam n1201_s3.INIT=16'hEF00;
  LUT2 n1202_s1 (
    .F(n1202_4),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1201_7) 
);
defparam n1202_s1.INIT=4'h9;
  LUT4 n1202_s2 (
    .F(n1202_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1205_5) 
);
defparam n1202_s2.INIT=16'h0100;
  LUT4 n1203_s1 (
    .F(n1203_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(n1203_6),
    .I3(ff_ssg_envelope_counter[12]) 
);
defparam n1203_s1.INIT=16'h10EF;
  LUT3 n1203_s2 (
    .F(n1203_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(n1205_5) 
);
defparam n1203_s2.INIT=8'h10;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1203_6),
    .I2(ff_ssg_envelope_counter[11]) 
);
defparam n1204_s1.INIT=8'h4B;
  LUT2 n1204_s2 (
    .F(n1204_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1205_5) 
);
defparam n1204_s2.INIT=4'h4;
  LUT2 n1205_s1 (
    .F(n1205_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1203_6) 
);
defparam n1205_s1.INIT=4'h6;
  LUT4 n1205_s2 (
    .F(n1205_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1208_5) 
);
defparam n1205_s2.INIT=16'h0100;
  LUT4 n1206_s1 (
    .F(n1206_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(n1206_6),
    .I3(ff_ssg_envelope_counter[9]) 
);
defparam n1206_s1.INIT=16'h10EF;
  LUT3 n1206_s2 (
    .F(n1206_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(n1208_5) 
);
defparam n1206_s2.INIT=8'h10;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1206_6),
    .I2(ff_ssg_envelope_counter[8]) 
);
defparam n1207_s1.INIT=8'h4B;
  LUT2 n1207_s2 (
    .F(n1207_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1208_5) 
);
defparam n1207_s2.INIT=4'h4;
  LUT2 n1208_s1 (
    .F(n1208_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1206_6) 
);
defparam n1208_s1.INIT=4'h6;
  LUT4 n1208_s2 (
    .F(n1208_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1211_5) 
);
defparam n1208_s2.INIT=16'h0100;
  LUT4 n1209_s1 (
    .F(n1209_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(n1209_6),
    .I3(ff_ssg_envelope_counter[6]) 
);
defparam n1209_s1.INIT=16'h10EF;
  LUT3 n1209_s2 (
    .F(n1209_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(n1211_5) 
);
defparam n1209_s2.INIT=8'h10;
  LUT3 n1210_s1 (
    .F(n1210_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1209_6),
    .I2(ff_ssg_envelope_counter[5]) 
);
defparam n1210_s1.INIT=8'h4B;
  LUT2 n1210_s2 (
    .F(n1210_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1211_5) 
);
defparam n1210_s2.INIT=4'h4;
  LUT2 n1211_s1 (
    .F(n1211_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1209_6) 
);
defparam n1211_s1.INIT=4'h6;
  LUT4 n1211_s2 (
    .F(n1211_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1211_s2.INIT=16'h0001;
  LUT4 n1212_s1 (
    .F(n1212_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1212_s1.INIT=16'h01FE;
  LUT3 n1212_s2 (
    .F(n1212_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]) 
);
defparam n1212_s2.INIT=8'h01;
  LUT3 n1213_s1 (
    .F(n1213_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]) 
);
defparam n1213_s1.INIT=8'h1E;
  LUT2 n1213_s2 (
    .F(n1213_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1213_s2.INIT=4'h1;
  LUT2 n1214_s1 (
    .F(n1214_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1214_s1.INIT=4'h9;
  LUT2 n380_s2 (
    .F(n380_5),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]) 
);
defparam n380_s2.INIT=4'h8;
  LUT2 n385_s2 (
    .F(n385_5),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]) 
);
defparam n385_s2.INIT=4'h1;
  LUT3 n393_s2 (
    .F(n393_5),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n93_4) 
);
defparam n393_s2.INIT=8'h40;
  LUT2 n416_s2 (
    .F(n416_5),
    .I0(ff_ssg_register_ptr[3]),
    .I1(ff_ssg_register_ptr[2]) 
);
defparam n416_s2.INIT=4'h4;
  LUT3 n439_s2 (
    .F(n439_5),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n93_4) 
);
defparam n439_s2.INIT=8'h10;
  LUT3 ff_ssg_noise_counter_4_s3 (
    .F(ff_ssg_noise_counter_4_7),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n2027_4),
    .I2(n1015_8) 
);
defparam ff_ssg_noise_counter_4_s3.INIT=8'h40;
  LUT3 ff_ssg_envelope_counter_15_s3 (
    .F(ff_ssg_envelope_counter_15_7),
    .I0(ff_ssg_envelope_frequency[14]),
    .I1(ff_ssg_envelope_frequency[15]),
    .I2(n1202_5) 
);
defparam ff_ssg_envelope_counter_15_s3.INIT=8'h10;
  LUT4 ff_ssg_envelope_ptr_5_s3 (
    .F(ff_ssg_envelope_ptr_5_7),
    .I0(ff_continue),
    .I1(ff_hold),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1200_5) 
);
defparam ff_ssg_envelope_ptr_5_s3.INIT=16'h0D00;
  LUT4 w_ssg_ch_level_0_s3 (
    .F(w_ssg_ch_level_0_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[4]),
    .I2(w_ssg_ch_level_0_9),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s3.INIT=16'h0F77;
  LUT4 w_ssg_ch_level_0_s4 (
    .F(w_ssg_ch_level_0_8),
    .I0(w_ssg_ch_level_0_10),
    .I1(w_ssg_ch_level_0_11),
    .I2(w_ssg_ch_level_0_12),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s4.INIT=16'h0A03;
  LUT4 w_ssg_ch_level_1_s3 (
    .F(w_ssg_ch_level_1_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[0]),
    .I2(w_ssg_ch_level_1_8),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_1_s3.INIT=16'hF077;
  LUT4 w_ssg_ch_level_2_s3 (
    .F(w_ssg_ch_level_2_7),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(w_ssg_ch_level_2_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_2_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_3_s3 (
    .F(w_ssg_ch_level_3_7),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(w_ssg_ch_level_3_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_4_s3 (
    .F(w_ssg_ch_level_4_7),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(w_ssg_ch_level_4_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_4_s3.INIT=16'h35CF;
  LUT4 n1396_s3 (
    .F(n1396_7),
    .I0(ff_ssg_envelope_ptr[5]),
    .I1(ff_hold),
    .I2(ff_alternate),
    .I3(ff_attack) 
);
defparam n1396_s3.INIT=16'h14EB;
  LUT4 n173_s2 (
    .F(n173_6),
    .I0(ff_ssg_ch_select[4]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n173_8),
    .I3(n416_5) 
);
defparam n173_s2.INIT=16'hF400;
  LUT4 n173_s3 (
    .F(n173_7),
    .I0(ff_ssg_register_ptr[2]),
    .I1(n173_9),
    .I2(n157_36),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n173_s3.INIT=16'hF0EE;
  LUT4 n172_s2 (
    .F(n172_6),
    .I0(n172_7),
    .I1(n156_32),
    .I2(n172_8),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n172_s2.INIT=16'hF077;
  LUT3 n171_s2 (
    .F(n171_6),
    .I0(n171_7),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n171_8) 
);
defparam n171_s2.INIT=8'hBC;
  LUT3 n170_s2 (
    .F(n170_6),
    .I0(n170_7),
    .I1(n170_8),
    .I2(ff_ssg_register_ptr[3]) 
);
defparam n170_s2.INIT=8'h3A;
  LUT3 n1325_s2 (
    .F(n1325_6),
    .I0(ff_ssg_envelope_ptr[2]),
    .I1(ff_ssg_envelope_ptr[1]),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1325_s2.INIT=8'h01;
  LUT4 n1324_s2 (
    .F(n1324_6),
    .I0(ff_ssg_envelope_ptr[3]),
    .I1(ff_ssg_envelope_ptr[2]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1324_s2.INIT=16'h0001;
  LUT4 n1047_s2 (
    .F(n1047_6),
    .I0(n1047_7),
    .I1(n1047_8),
    .I2(n1047_9),
    .I3(n1047_10) 
);
defparam n1047_s2.INIT=16'h8000;
  LUT4 n669_s3 (
    .F(n669_6),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_ch_a_frequency[9]),
    .I3(n671_5) 
);
defparam n669_s3.INIT=16'h0100;
  LUT4 n671_s2 (
    .F(n671_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n674_6) 
);
defparam n671_s2.INIT=16'h0100;
  LUT4 n674_s3 (
    .F(n674_6),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n674_s3.INIT=16'h0001;
  LUT4 n771_s3 (
    .F(n771_6),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_ch_b_frequency[9]),
    .I3(n773_5) 
);
defparam n771_s3.INIT=16'h0100;
  LUT4 n773_s2 (
    .F(n773_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n776_6) 
);
defparam n773_s2.INIT=16'h0100;
  LUT4 n776_s3 (
    .F(n776_6),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n776_s3.INIT=16'h0001;
  LUT4 n873_s3 (
    .F(n873_6),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_ch_c_frequency[9]),
    .I3(n875_5) 
);
defparam n873_s3.INIT=16'h0100;
  LUT4 n875_s2 (
    .F(n875_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n878_6) 
);
defparam n875_s2.INIT=16'h0100;
  LUT4 n878_s3 (
    .F(n878_6),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n878_s3.INIT=16'h0001;
  LUT2 n1015_s3 (
    .F(n1015_6),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n1015_s3.INIT=4'h1;
  LUT4 n1201_s4 (
    .F(n1201_7),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1203_6) 
);
defparam n1201_s4.INIT=16'h0100;
  LUT4 n1203_s3 (
    .F(n1203_6),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1206_6) 
);
defparam n1203_s3.INIT=16'h0100;
  LUT4 n1206_s3 (
    .F(n1206_6),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1209_6) 
);
defparam n1206_s3.INIT=16'h0100;
  LUT4 n1209_s3 (
    .F(n1209_6),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1209_s3.INIT=16'h0001;
  LUT3 w_ssg_ch_level_0_s5 (
    .F(w_ssg_ch_level_0_9),
    .I0(ff_ssg_ch_b_volume[4]),
    .I1(ff_ssg_ch_a_volume[4]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s5.INIT=8'hCA;
  LUT4 w_ssg_ch_level_0_s6 (
    .F(w_ssg_ch_level_0_10),
    .I0(ff_ssg_ch_c_tone_wave),
    .I1(ff_ssg_ch_select[2]),
    .I2(w_ssg_ch_level_0_13),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s6.INIT=16'h0FEE;
  LUT3 w_ssg_ch_level_0_s7 (
    .F(w_ssg_ch_level_0_11),
    .I0(ff_ssg_ch_select[1]),
    .I1(ff_ssg_ch_b_tone_wave),
    .I2(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s7.INIT=8'h10;
  LUT4 w_ssg_ch_level_0_s8 (
    .F(w_ssg_ch_level_0_12),
    .I0(ff_ssg_ch_select[5]),
    .I1(ff_ssg_state[1]),
    .I2(ff_ssg_noise),
    .I3(w_ssg_ch_level_0_14) 
);
defparam w_ssg_ch_level_0_s8.INIT=16'h0D00;
  LUT3 w_ssg_ch_level_1_s4 (
    .F(w_ssg_ch_level_1_8),
    .I0(ff_ssg_ch_b_volume[0]),
    .I1(ff_ssg_ch_a_volume[0]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s4.INIT=8'h35;
  LUT3 w_ssg_ch_level_2_s4 (
    .F(w_ssg_ch_level_2_8),
    .I0(ff_ssg_ch_b_volume[1]),
    .I1(ff_ssg_ch_a_volume[1]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_2_s4.INIT=8'hC5;
  LUT3 w_ssg_ch_level_3_s4 (
    .F(w_ssg_ch_level_3_8),
    .I0(ff_ssg_ch_b_volume[2]),
    .I1(ff_ssg_ch_a_volume[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s4.INIT=8'hC5;
  LUT3 w_ssg_ch_level_4_s4 (
    .F(w_ssg_ch_level_4_8),
    .I0(ff_ssg_ch_b_volume[3]),
    .I1(ff_ssg_ch_a_volume[3]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_4_s4.INIT=8'hC5;
  LUT4 n173_s4 (
    .F(n173_8),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_noise_frequency[4]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n173_s4.INIT=16'h03F5;
  LUT4 n173_s5 (
    .F(n173_9),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[4]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n173_s5.INIT=16'h0C0A;
  LUT3 n172_s3 (
    .F(n172_7),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n172_s3.INIT=8'h87;
  LUT4 n172_s4 (
    .F(n172_8),
    .I0(n172_9),
    .I1(n172_10),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n172_s4.INIT=16'hACCF;
  LUT4 n171_s3 (
    .F(n171_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[6]),
    .I2(n171_9),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n171_s3.INIT=16'hF077;
  LUT4 n171_s4 (
    .F(n171_8),
    .I0(ff_ssg_register_ptr[1]),
    .I1(n171_10),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n171_s4.INIT=16'hA7FC;
  LUT4 n170_s3 (
    .F(n170_7),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n170_9) 
);
defparam n170_s3.INIT=16'hF43F;
  LUT4 n170_s4 (
    .F(n170_8),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(n170_10),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n170_s4.INIT=16'hC008;
  LUT4 n1047_s3 (
    .F(n1047_7),
    .I0(ff_ssg_noise_generator[8]),
    .I1(ff_ssg_noise_generator[9]),
    .I2(ff_ssg_noise_generator[10]),
    .I3(ff_ssg_noise_generator[11]) 
);
defparam n1047_s3.INIT=16'h0001;
  LUT4 n1047_s4 (
    .F(n1047_8),
    .I0(ff_ssg_noise_generator[0]),
    .I1(ff_ssg_noise_generator[1]),
    .I2(ff_ssg_noise_generator[2]),
    .I3(ff_ssg_noise_generator[3]) 
);
defparam n1047_s4.INIT=16'h0001;
  LUT4 n1047_s5 (
    .F(n1047_9),
    .I0(ff_ssg_noise_generator[12]),
    .I1(ff_ssg_noise_generator[14]),
    .I2(ff_ssg_noise_generator[15]),
    .I3(ff_ssg_noise_generator[17]) 
);
defparam n1047_s5.INIT=16'h0001;
  LUT4 n1047_s6 (
    .F(n1047_10),
    .I0(ff_ssg_noise_generator[4]),
    .I1(ff_ssg_noise_generator[5]),
    .I2(ff_ssg_noise_generator[6]),
    .I3(ff_ssg_noise_generator[7]) 
);
defparam n1047_s6.INIT=16'h0001;
  LUT2 w_ssg_ch_level_0_s9 (
    .F(w_ssg_ch_level_0_13),
    .I0(ff_ssg_ch_select[0]),
    .I1(ff_ssg_ch_a_tone_wave) 
);
defparam w_ssg_ch_level_0_s9.INIT=4'h1;
  LUT4 w_ssg_ch_level_0_s10 (
    .F(w_ssg_ch_level_0_14),
    .I0(ff_ssg_ch_select[3]),
    .I1(ff_ssg_ch_select[4]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s10.INIT=16'h5F30;
  LUT3 n172_s5 (
    .F(n172_9),
    .I0(ff_port_a[5]),
    .I1(ssg_iob_d[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n172_s5.INIT=8'h35;
  LUT4 n172_s6 (
    .F(n172_10),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n172_s6.INIT=16'h3FF5;
  LUT3 n171_s5 (
    .F(n171_9),
    .I0(ff_ssg_envelope_frequency[14]),
    .I1(ssg_iob_d[2]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n171_s5.INIT=8'h35;
  LUT4 n171_s6 (
    .F(n171_10),
    .I0(ff_ssg_ch_c_frequency[6]),
    .I1(n171_11),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n171_s6.INIT=16'hF53C;
  LUT4 n170_s5 (
    .F(n170_9),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[7]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n170_s5.INIT=16'h0CFA;
  LUT4 n170_s6 (
    .F(n170_10),
    .I0(w_keyboard_kana_led_off),
    .I1(ff_ssg_envelope_frequency[7]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n170_s6.INIT=16'hAFC0;
  LUT3 n171_s7 (
    .F(n171_11),
    .I0(ff_ssg_ch_b_frequency[6]),
    .I1(ff_ssg_ch_a_frequency[6]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n171_s7.INIT=8'hA3;
  LUT3 n1017_s2 (
    .F(n1017_6),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_noise_frequency[0]),
    .I2(ff_ssg_noise_frequency[1]) 
);
defparam n1017_s2.INIT=8'h56;
  LUT4 n1015_s4 (
    .F(n1015_8),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_noise_frequency[3]),
    .I2(ff_ssg_noise_frequency[0]),
    .I3(ff_ssg_noise_frequency[1]) 
);
defparam n1015_s4.INIT=16'h0001;
  LUT3 n1200_s4 (
    .F(n1200_8),
    .I0(ff_ssg_envelope_counter[14]),
    .I1(ff_ssg_envelope_counter[13]),
    .I2(n1201_7) 
);
defparam n1200_s4.INIT=8'h10;
  LUT4 n1015_s5 (
    .F(n1015_10),
    .I0(ff_ssg_noise_counter[2]),
    .I1(ff_ssg_noise_counter[3]),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n1015_s5.INIT=16'h0001;
  LUT3 n455_s2 (
    .F(n455_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n439_5) 
);
defparam n455_s2.INIT=8'h10;
  LUT4 n431_s2 (
    .F(n431_6),
    .I0(n93_4),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n416_5) 
);
defparam n431_s2.INIT=16'h0200;
  LUT3 n411_s2 (
    .F(n411_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n393_5) 
);
defparam n411_s2.INIT=8'h10;
  LUT4 n393_s3 (
    .F(n393_7),
    .I0(n93_5),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n93_4) 
);
defparam n393_s3.INIT=16'h2000;
  LUT4 n439_s3 (
    .F(n439_7),
    .I0(n93_5),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n93_4) 
);
defparam n439_s3.INIT=16'h0200;
  LUT4 n416_s3 (
    .F(n416_7),
    .I0(n93_4),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n416_5) 
);
defparam n416_s3.INIT=16'h8000;
  LUT4 n1324_s3 (
    .F(n1324_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1324_6) 
);
defparam n1324_s3.INIT=16'h6FF6;
  LUT4 n1325_s3 (
    .F(n1325_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1325_6) 
);
defparam n1325_s3.INIT=16'h6FF6;
  LUT4 n1327_s2 (
    .F(n1327_7),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1327_s2.INIT=16'hF66F;
  LUT3 n1328_s3 (
    .F(n1328_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1328_s3.INIT=8'h6F;
  LUT4 n170_s7 (
    .F(n170_12),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n170_6),
    .I3(n147_7) 
);
defparam n170_s7.INIT=16'hBF00;
  LUT4 n171_s8 (
    .F(n171_13),
    .I0(n171_6),
    .I1(w_a_i[0]),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n171_s8.INIT=16'hDF00;
  LUT4 n172_s7 (
    .F(n172_12),
    .I0(n172_6),
    .I1(w_a_i[0]),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n172_s7.INIT=16'hDF00;
  LUT4 n174_s2 (
    .F(n174_7),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n158_39),
    .I3(n147_7) 
);
defparam n174_s2.INIT=16'hFB00;
  LUT4 n175_s2 (
    .F(n175_7),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n159_39),
    .I3(n147_7) 
);
defparam n175_s2.INIT=16'hFB00;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n160_39),
    .I3(n147_7) 
);
defparam n176_s2.INIT=16'hFB00;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n161_39),
    .I3(n147_7) 
);
defparam n177_s2.INIT=16'hFB00;
  LUT4 n640_s2 (
    .F(n640_6),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(ff_ssg_state[0]),
    .I3(ff_ssg_state[1]) 
);
defparam n640_s2.INIT=16'h0001;
  LUT4 n46_s1 (
    .F(n46_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[3]) 
);
defparam n46_s1.INIT=16'hFE01;
  LUT3 n47_s1 (
    .F(n47_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n47_s1.INIT=8'hA9;
  LUT3 n1517_s2 (
    .F(n1517_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1505_1) 
);
defparam n1517_s2.INIT=8'hE0;
  LUT3 n1518_s2 (
    .F(n1518_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1506_1) 
);
defparam n1518_s2.INIT=8'hE0;
  LUT3 n1519_s2 (
    .F(n1519_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1507_1) 
);
defparam n1519_s2.INIT=8'hE0;
  LUT3 n1520_s2 (
    .F(n1520_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1508_1) 
);
defparam n1520_s2.INIT=8'hE0;
  LUT3 n1521_s2 (
    .F(n1521_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1509_1) 
);
defparam n1521_s2.INIT=8'hE0;
  LUT3 n1522_s2 (
    .F(n1522_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1510_1) 
);
defparam n1522_s2.INIT=8'hE0;
  LUT3 n1523_s2 (
    .F(n1523_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1511_1) 
);
defparam n1523_s2.INIT=8'hE0;
  LUT3 ff_ssg_mixer_3_s3 (
    .F(ff_ssg_mixer_3_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(w_psg_enable) 
);
defparam ff_ssg_mixer_3_s3.INIT=8'hE0;
  LUT3 n2059_s3 (
    .F(n2059_7),
    .I0(w_psg_enable),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n2059_s3.INIT=8'h02;
  LUT4 n640_s3 (
    .F(n640_8),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n984_5),
    .I3(n640_6) 
);
defparam n640_s3.INIT=16'h4000;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n6_5),
    .I1(ff_req_inhibit),
    .I2(ff_rd),
    .I3(ff_rd_n) 
);
defparam n147_s3.INIT=16'h1000;
  LUT4 n49_s3 (
    .F(n49_9),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n984_5),
    .I3(ff_ssg_state[0]) 
);
defparam n49_s3.INIT=16'hBF40;
  LUT3 n736_s3 (
    .F(n736_7),
    .I0(n640_8),
    .I1(n2024_4),
    .I2(ff_ssg_ch_a_tone_wave) 
);
defparam n736_s3.INIT=8'h78;
  LUT3 n838_s3 (
    .F(n838_7),
    .I0(n640_8),
    .I1(n2025_4),
    .I2(ff_ssg_ch_b_tone_wave) 
);
defparam n838_s3.INIT=8'h78;
  LUT3 n940_s3 (
    .F(n940_7),
    .I0(n640_8),
    .I1(n2026_4),
    .I2(ff_ssg_ch_c_tone_wave) 
);
defparam n940_s3.INIT=8'h78;
  LUT3 n1516_s3 (
    .F(n1516_9),
    .I0(ff_ssg_state[1]),
    .I1(ff_ssg_state[0]),
    .I2(n1516_10) 
);
defparam n1516_s3.INIT=8'hE0;
  LUT3 n1516_s4 (
    .F(n1516_10),
    .I0(GND),
    .I1(ff_ssg_mixer[11]),
    .I2(n1505_2) 
);
defparam n1516_s4.INIT=8'h96;
  DFFS ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(ff_wr_n_i),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
  DFFE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(ff_wdata_7_7) 
);
  DFFSE ff_rd_n_s0 (
    .Q(ff_rd_n),
    .D(w_rd_n_i),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_state_4_s0 (
    .Q(ff_ssg_state[4]),
    .D(n45_5),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_3_s0 (
    .Q(ff_ssg_state[3]),
    .D(n46_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_2_s0 (
    .Q(ff_ssg_state[2]),
    .D(n47_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_1_s0 (
    .Q(ff_ssg_state[1]),
    .D(n48_5),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_5_s0 (
    .Q(ff_port_a[5]),
    .D(ssg_ioa_5_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_4_s0 (
    .Q(ff_port_a[4]),
    .D(ssg_ioa_4_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_3_s0 (
    .Q(ff_port_a[3]),
    .D(ssg_ioa_3_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_2_s0 (
    .Q(ff_port_a[2]),
    .D(ssg_ioa_2_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_1_s0 (
    .Q(ff_port_a[1]),
    .D(ssg_ioa_1_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_0_s0 (
    .Q(ff_port_a[0]),
    .D(ssg_ioa_0_1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_7_s0 (
    .Q(w_keyboard_kana_led_off),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_6_s0 (
    .Q(ssg_iob_d[2]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_5_s0 (
    .Q(ssg_iob_d[1]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_4_s0 (
    .Q(ssg_iob_d[0]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_3_s0 (
    .Q(ff_port_b[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_2_s0 (
    .Q(ff_port_b[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_1_s0 (
    .Q(ff_port_b[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_0_s0 (
    .Q(ff_port_b[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n93_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(w_psg_q[7]),
    .D(n170_12),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(w_psg_q[6]),
    .D(n171_13),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(w_psg_q[5]),
    .D(n172_12),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(w_psg_q[4]),
    .D(n173_5),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(w_psg_q[3]),
    .D(n174_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(w_psg_q[2]),
    .D(n175_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(w_psg_q[1]),
    .D(n176_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(w_psg_q[0]),
    .D(n177_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_3_s0 (
    .Q(ff_ssg_register_ptr[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_2_s0 (
    .Q(ff_ssg_register_ptr[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_1_s0 (
    .Q(ff_ssg_register_ptr[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_0_s0 (
    .Q(ff_ssg_register_ptr[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_11_s0 (
    .Q(ff_ssg_ch_a_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_10_s0 (
    .Q(ff_ssg_ch_a_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_9_s0 (
    .Q(ff_ssg_ch_a_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_8_s0 (
    .Q(ff_ssg_ch_a_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_7_s0 (
    .Q(ff_ssg_ch_a_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_6_s0 (
    .Q(ff_ssg_ch_a_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_5_s0 (
    .Q(ff_ssg_ch_a_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_4_s0 (
    .Q(ff_ssg_ch_a_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_3_s0 (
    .Q(ff_ssg_ch_a_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_2_s0 (
    .Q(ff_ssg_ch_a_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_1_s0 (
    .Q(ff_ssg_ch_a_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_0_s0 (
    .Q(ff_ssg_ch_a_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_11_s0 (
    .Q(ff_ssg_ch_b_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_10_s0 (
    .Q(ff_ssg_ch_b_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_9_s0 (
    .Q(ff_ssg_ch_b_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_8_s0 (
    .Q(ff_ssg_ch_b_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_7_s0 (
    .Q(ff_ssg_ch_b_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_6_s0 (
    .Q(ff_ssg_ch_b_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_5_s0 (
    .Q(ff_ssg_ch_b_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_4_s0 (
    .Q(ff_ssg_ch_b_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_3_s0 (
    .Q(ff_ssg_ch_b_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_2_s0 (
    .Q(ff_ssg_ch_b_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_1_s0 (
    .Q(ff_ssg_ch_b_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_0_s0 (
    .Q(ff_ssg_ch_b_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_11_s0 (
    .Q(ff_ssg_ch_c_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n427_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_10_s0 (
    .Q(ff_ssg_ch_c_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n427_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_9_s0 (
    .Q(ff_ssg_ch_c_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n427_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_8_s0 (
    .Q(ff_ssg_ch_c_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n427_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_7_s0 (
    .Q(ff_ssg_ch_c_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_6_s0 (
    .Q(ff_ssg_ch_c_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_5_s0 (
    .Q(ff_ssg_ch_c_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_4_s0 (
    .Q(ff_ssg_ch_c_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_3_s0 (
    .Q(ff_ssg_ch_c_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_2_s0 (
    .Q(ff_ssg_ch_c_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_1_s0 (
    .Q(ff_ssg_ch_c_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_0_s0 (
    .Q(ff_ssg_ch_c_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_4_s0 (
    .Q(ff_ssg_noise_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n422_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_3_s0 (
    .Q(ff_ssg_noise_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n422_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_2_s0 (
    .Q(ff_ssg_noise_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n422_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_1_s0 (
    .Q(ff_ssg_noise_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n422_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_0_s0 (
    .Q(ff_ssg_noise_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n422_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_5_s0 (
    .Q(ff_ssg_ch_select[5]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_4_s0 (
    .Q(ff_ssg_ch_select[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_3_s0 (
    .Q(ff_ssg_ch_select[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_2_s0 (
    .Q(ff_ssg_ch_select[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_1_s0 (
    .Q(ff_ssg_ch_select[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_0_s0 (
    .Q(ff_ssg_ch_select[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n416_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_4_s0 (
    .Q(ff_ssg_ch_a_volume[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_3_s0 (
    .Q(ff_ssg_ch_a_volume[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_2_s0 (
    .Q(ff_ssg_ch_a_volume[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_1_s0 (
    .Q(ff_ssg_ch_a_volume[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_0_s0 (
    .Q(ff_ssg_ch_a_volume[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_4_s0 (
    .Q(ff_ssg_ch_b_volume[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n406_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_3_s0 (
    .Q(ff_ssg_ch_b_volume[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n406_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_2_s0 (
    .Q(ff_ssg_ch_b_volume[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n406_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_1_s0 (
    .Q(ff_ssg_ch_b_volume[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n406_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_0_s0 (
    .Q(ff_ssg_ch_b_volume[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n406_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_4_s0 (
    .Q(ff_ssg_ch_c_volume[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n401_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_3_s0 (
    .Q(ff_ssg_ch_c_volume[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n401_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_2_s0 (
    .Q(ff_ssg_ch_c_volume[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n401_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_1_s0 (
    .Q(ff_ssg_ch_c_volume[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n401_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_0_s0 (
    .Q(ff_ssg_ch_c_volume[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n401_4),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_15_s0 (
    .Q(ff_ssg_envelope_frequency[15]),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_14_s0 (
    .Q(ff_ssg_envelope_frequency[14]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_13_s0 (
    .Q(ff_ssg_envelope_frequency[13]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_12_s0 (
    .Q(ff_ssg_envelope_frequency[12]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_11_s0 (
    .Q(ff_ssg_envelope_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_10_s0 (
    .Q(ff_ssg_envelope_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_9_s0 (
    .Q(ff_ssg_envelope_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_8_s0 (
    .Q(ff_ssg_envelope_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n385_4),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_7_s0 (
    .Q(ff_ssg_envelope_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_6_s0 (
    .Q(ff_ssg_envelope_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_5_s0 (
    .Q(ff_ssg_envelope_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_4_s0 (
    .Q(ff_ssg_envelope_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_3_s0 (
    .Q(ff_ssg_envelope_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_2_s0 (
    .Q(ff_ssg_envelope_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_1_s0 (
    .Q(ff_ssg_envelope_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_0_s0 (
    .Q(ff_ssg_envelope_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_hold_s0 (
    .Q(ff_hold),
    .D(ff_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(n380_4),
    .SET(n1710_5) 
);
  DFFSE ff_alternate_s0 (
    .Q(ff_alternate),
    .D(ff_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(n380_4),
    .SET(n1710_5) 
);
  DFFSE ff_attack_s0 (
    .Q(ff_attack),
    .D(ff_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(n380_4),
    .SET(n1710_5) 
);
  DFFSE ff_continue_s0 (
    .Q(ff_continue),
    .D(ff_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(n380_4),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_envelope_req_s0 (
    .Q(ff_ssg_envelope_req),
    .D(n384_6),
    .CLK(lcd_clk_d),
    .CE(n380_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_11_s0 (
    .Q(ff_ssg_ch_a_counter[11]),
    .D(n669_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_10_s0 (
    .Q(ff_ssg_ch_a_counter[10]),
    .D(n670_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_9_s0 (
    .Q(ff_ssg_ch_a_counter[9]),
    .D(n671_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_8_s0 (
    .Q(ff_ssg_ch_a_counter[8]),
    .D(n672_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_7_s0 (
    .Q(ff_ssg_ch_a_counter[7]),
    .D(n673_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_6_s0 (
    .Q(ff_ssg_ch_a_counter[6]),
    .D(n674_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_5_s0 (
    .Q(ff_ssg_ch_a_counter[5]),
    .D(n675_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_4_s0 (
    .Q(ff_ssg_ch_a_counter[4]),
    .D(n676_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_3_s0 (
    .Q(ff_ssg_ch_a_counter[3]),
    .D(n677_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_2_s0 (
    .Q(ff_ssg_ch_a_counter[2]),
    .D(n678_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_1_s0 (
    .Q(ff_ssg_ch_a_counter[1]),
    .D(n679_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_0_s0 (
    .Q(ff_ssg_ch_a_counter[0]),
    .D(n680_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_11_s0 (
    .Q(ff_ssg_ch_b_counter[11]),
    .D(n771_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_10_s0 (
    .Q(ff_ssg_ch_b_counter[10]),
    .D(n772_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_9_s0 (
    .Q(ff_ssg_ch_b_counter[9]),
    .D(n773_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_8_s0 (
    .Q(ff_ssg_ch_b_counter[8]),
    .D(n774_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_7_s0 (
    .Q(ff_ssg_ch_b_counter[7]),
    .D(n775_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_6_s0 (
    .Q(ff_ssg_ch_b_counter[6]),
    .D(n776_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_5_s0 (
    .Q(ff_ssg_ch_b_counter[5]),
    .D(n777_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_4_s0 (
    .Q(ff_ssg_ch_b_counter[4]),
    .D(n778_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_3_s0 (
    .Q(ff_ssg_ch_b_counter[3]),
    .D(n779_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_2_s0 (
    .Q(ff_ssg_ch_b_counter[2]),
    .D(n780_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_1_s0 (
    .Q(ff_ssg_ch_b_counter[1]),
    .D(n781_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_0_s0 (
    .Q(ff_ssg_ch_b_counter[0]),
    .D(n782_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_11_s0 (
    .Q(ff_ssg_ch_c_counter[11]),
    .D(n873_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_10_s0 (
    .Q(ff_ssg_ch_c_counter[10]),
    .D(n874_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_9_s0 (
    .Q(ff_ssg_ch_c_counter[9]),
    .D(n875_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_8_s0 (
    .Q(ff_ssg_ch_c_counter[8]),
    .D(n876_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_7_s0 (
    .Q(ff_ssg_ch_c_counter[7]),
    .D(n877_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_6_s0 (
    .Q(ff_ssg_ch_c_counter[6]),
    .D(n878_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_5_s0 (
    .Q(ff_ssg_ch_c_counter[5]),
    .D(n879_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_4_s0 (
    .Q(ff_ssg_ch_c_counter[4]),
    .D(n880_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_3_s0 (
    .Q(ff_ssg_ch_c_counter[3]),
    .D(n881_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_2_s0 (
    .Q(ff_ssg_ch_c_counter[2]),
    .D(n882_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_1_s0 (
    .Q(ff_ssg_ch_c_counter[1]),
    .D(n883_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_0_s0 (
    .Q(ff_ssg_ch_c_counter[0]),
    .D(n884_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_4_s0 (
    .Q(ff_ssg_noise_counter[4]),
    .D(n1015_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_3_s0 (
    .Q(ff_ssg_noise_counter[3]),
    .D(n1016_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_2_s0 (
    .Q(ff_ssg_noise_counter[2]),
    .D(n1017_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_1_s0 (
    .Q(ff_ssg_noise_counter[1]),
    .D(n1018_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_0_s0 (
    .Q(ff_ssg_noise_counter[0]),
    .D(n1019_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_17_s0 (
    .Q(ff_ssg_noise_generator[17]),
    .D(ff_ssg_noise_generator[16]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_16_s0 (
    .Q(ff_ssg_noise_generator[16]),
    .D(ff_ssg_noise_generator[15]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_15_s0 (
    .Q(ff_ssg_noise_generator[15]),
    .D(ff_ssg_noise_generator[14]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_14_s0 (
    .Q(ff_ssg_noise_generator[14]),
    .D(ff_ssg_noise_generator[13]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_13_s0 (
    .Q(ff_ssg_noise_generator[13]),
    .D(ff_ssg_noise_generator[12]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_12_s0 (
    .Q(ff_ssg_noise_generator[12]),
    .D(ff_ssg_noise_generator[11]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_11_s0 (
    .Q(ff_ssg_noise_generator[11]),
    .D(ff_ssg_noise_generator[10]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_10_s0 (
    .Q(ff_ssg_noise_generator[10]),
    .D(ff_ssg_noise_generator[9]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_9_s0 (
    .Q(ff_ssg_noise_generator[9]),
    .D(ff_ssg_noise_generator[8]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_8_s0 (
    .Q(ff_ssg_noise_generator[8]),
    .D(ff_ssg_noise_generator[7]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_7_s0 (
    .Q(ff_ssg_noise_generator[7]),
    .D(ff_ssg_noise_generator[6]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_6_s0 (
    .Q(ff_ssg_noise_generator[6]),
    .D(ff_ssg_noise_generator[5]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_5_s0 (
    .Q(ff_ssg_noise_generator[5]),
    .D(ff_ssg_noise_generator[4]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_4_s0 (
    .Q(ff_ssg_noise_generator[4]),
    .D(ff_ssg_noise_generator[3]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_3_s0 (
    .Q(ff_ssg_noise_generator[3]),
    .D(ff_ssg_noise_generator[2]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_2_s0 (
    .Q(ff_ssg_noise_generator[2]),
    .D(ff_ssg_noise_generator[1]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_1_s0 (
    .Q(ff_ssg_noise_generator[1]),
    .D(ff_ssg_noise_generator[0]),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_0_s0 (
    .Q(ff_ssg_noise_generator[0]),
    .D(n1047_5),
    .CLK(lcd_clk_d),
    .CE(n2027_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_s0 (
    .Q(ff_ssg_noise),
    .D(ff_ssg_noise_generator[17]),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_15_s0 (
    .Q(ff_ssg_envelope_counter[15]),
    .D(n1200_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_14_s0 (
    .Q(ff_ssg_envelope_counter[14]),
    .D(n1201_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_13_s0 (
    .Q(ff_ssg_envelope_counter[13]),
    .D(n1202_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_12_s0 (
    .Q(ff_ssg_envelope_counter[12]),
    .D(n1203_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_11_s0 (
    .Q(ff_ssg_envelope_counter[11]),
    .D(n1204_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_10_s0 (
    .Q(ff_ssg_envelope_counter[10]),
    .D(n1205_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_9_s0 (
    .Q(ff_ssg_envelope_counter[9]),
    .D(n1206_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_8_s0 (
    .Q(ff_ssg_envelope_counter[8]),
    .D(n1207_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_7_s0 (
    .Q(ff_ssg_envelope_counter[7]),
    .D(n1208_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_6_s0 (
    .Q(ff_ssg_envelope_counter[6]),
    .D(n1209_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_5_s0 (
    .Q(ff_ssg_envelope_counter[5]),
    .D(n1210_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_4_s0 (
    .Q(ff_ssg_envelope_counter[4]),
    .D(n1211_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_3_s0 (
    .Q(ff_ssg_envelope_counter[3]),
    .D(n1212_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_2_s0 (
    .Q(ff_ssg_envelope_counter[2]),
    .D(n1213_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_1_s0 (
    .Q(ff_ssg_envelope_counter[1]),
    .D(n1214_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_0_s0 (
    .Q(ff_ssg_envelope_counter[0]),
    .D(n1215_3),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_5_s0 (
    .Q(ff_ssg_envelope_ptr[5]),
    .D(n1323_5),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_4_s0 (
    .Q(ff_ssg_envelope_ptr[4]),
    .D(n1324_8),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_3_s0 (
    .Q(ff_ssg_envelope_ptr[3]),
    .D(n1325_8),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_2_s0 (
    .Q(ff_ssg_envelope_ptr[2]),
    .D(n1326_5),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_1_s0 (
    .Q(ff_ssg_envelope_ptr[1]),
    .D(n1327_7),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_0_s0 (
    .Q(ff_ssg_envelope_ptr[0]),
    .D(n1328_8),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_4_s0 (
    .Q(ff_ssg_envelope_volume[4]),
    .D(n1392_6),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_3_s0 (
    .Q(ff_ssg_envelope_volume[3]),
    .D(n1393_6),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_2_s0 (
    .Q(ff_ssg_envelope_volume[2]),
    .D(n1394_6),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_1_s0 (
    .Q(ff_ssg_envelope_volume[1]),
    .D(n1395_6),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_0_s0 (
    .Q(ff_ssg_envelope_volume[0]),
    .D(n1396_6),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_ack_s0 (
    .Q(ff_ssg_envelope_ack),
    .D(ff_ssg_envelope_req),
    .CLK(lcd_clk_d),
    .CE(n640_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_11_s0 (
    .Q(ff_ssg_mixer[11]),
    .D(n1516_9),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_10_s0 (
    .Q(ff_ssg_mixer[10]),
    .D(n1517_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_9_s0 (
    .Q(ff_ssg_mixer[9]),
    .D(n1518_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_8_s0 (
    .Q(ff_ssg_mixer[8]),
    .D(n1519_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_7_s0 (
    .Q(ff_ssg_mixer[7]),
    .D(n1520_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_6_s0 (
    .Q(ff_ssg_mixer[6]),
    .D(n1521_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_5_s0 (
    .Q(ff_ssg_mixer[5]),
    .D(n1522_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_4_s0 (
    .Q(ff_ssg_mixer[4]),
    .D(n1523_7),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_3_s0 (
    .Q(ff_ssg_mixer[3]),
    .D(n1512_1),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_2_s0 (
    .Q(ff_ssg_mixer[2]),
    .D(n1513_1),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_1_s0 (
    .Q(ff_ssg_mixer[1]),
    .D(n1514_1),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_0_s0 (
    .Q(ff_ssg_mixer[0]),
    .D(n1515_1),
    .CLK(lcd_clk_d),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_11_s0 (
    .Q(w_ssg_sound_out[11]),
    .D(ff_ssg_mixer[11]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_10_s0 (
    .Q(w_ssg_sound_out[10]),
    .D(ff_ssg_mixer[10]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_9_s0 (
    .Q(w_ssg_sound_out[9]),
    .D(ff_ssg_mixer[9]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_8_s0 (
    .Q(w_ssg_sound_out[8]),
    .D(ff_ssg_mixer[8]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_7_s0 (
    .Q(w_ssg_sound_out[7]),
    .D(ff_ssg_mixer[7]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_6_s0 (
    .Q(w_ssg_sound_out[6]),
    .D(ff_ssg_mixer[6]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_5_s0 (
    .Q(w_ssg_sound_out[5]),
    .D(ff_ssg_mixer[5]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_4_s0 (
    .Q(w_ssg_sound_out[4]),
    .D(ff_ssg_mixer[4]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_3_s0 (
    .Q(w_ssg_sound_out[3]),
    .D(ff_ssg_mixer[3]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_2_s0 (
    .Q(w_ssg_sound_out[2]),
    .D(ff_ssg_mixer[2]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_1_s0 (
    .Q(w_ssg_sound_out[1]),
    .D(ff_ssg_mixer[1]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_0_s0 (
    .Q(w_ssg_sound_out[0]),
    .D(ff_ssg_mixer[0]),
    .CLK(lcd_clk_d),
    .CE(n2059_7),
    .RESET(n1710_5) 
);
  DFFS ff_iorq_n_s0 (
    .Q(ff_iorq_n),
    .D(n6_5),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
  DFFRE ff_rdata_en_s1 (
    .Q(w_psg_q_en),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_psg_enable),
    .RESET(n147_4) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFR ff_ssg_state_0_s1 (
    .Q(ff_ssg_state[0]),
    .D(n49_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_ssg_state_0_s1.INIT=1'b0;
  DFFR ff_ssg_ch_a_tone_wave_s2 (
    .Q(ff_ssg_ch_a_tone_wave),
    .D(n736_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_a_tone_wave_s2.INIT=1'b0;
  DFFR ff_ssg_ch_b_tone_wave_s2 (
    .Q(ff_ssg_ch_b_tone_wave),
    .D(n838_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_b_tone_wave_s2.INIT=1'b0;
  DFFR ff_ssg_ch_c_tone_wave_s2 (
    .Q(ff_ssg_ch_c_tone_wave),
    .D(n940_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_c_tone_wave_s2.INIT=1'b0;
  ALU n1515_s (
    .SUM(n1515_1),
    .COUT(n1515_2),
    .I0(w_out_level[0]),
    .I1(ff_ssg_mixer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1515_s.ALU_MODE=0;
  ALU n1514_s (
    .SUM(n1514_1),
    .COUT(n1514_2),
    .I0(w_out_level[1]),
    .I1(ff_ssg_mixer[1]),
    .I3(GND),
    .CIN(n1515_2) 
);
defparam n1514_s.ALU_MODE=0;
  ALU n1513_s (
    .SUM(n1513_1),
    .COUT(n1513_2),
    .I0(w_out_level[2]),
    .I1(ff_ssg_mixer[2]),
    .I3(GND),
    .CIN(n1514_2) 
);
defparam n1513_s.ALU_MODE=0;
  ALU n1512_s (
    .SUM(n1512_1),
    .COUT(n1512_2),
    .I0(w_out_level[3]),
    .I1(ff_ssg_mixer[3]),
    .I3(GND),
    .CIN(n1513_2) 
);
defparam n1512_s.ALU_MODE=0;
  ALU n1511_s (
    .SUM(n1511_1),
    .COUT(n1511_2),
    .I0(w_out_level[4]),
    .I1(ff_ssg_mixer[4]),
    .I3(GND),
    .CIN(n1512_2) 
);
defparam n1511_s.ALU_MODE=0;
  ALU n1510_s (
    .SUM(n1510_1),
    .COUT(n1510_2),
    .I0(w_out_level[5]),
    .I1(ff_ssg_mixer[5]),
    .I3(GND),
    .CIN(n1511_2) 
);
defparam n1510_s.ALU_MODE=0;
  ALU n1509_s (
    .SUM(n1509_1),
    .COUT(n1509_2),
    .I0(w_out_level[6]),
    .I1(ff_ssg_mixer[6]),
    .I3(GND),
    .CIN(n1510_2) 
);
defparam n1509_s.ALU_MODE=0;
  ALU n1508_s (
    .SUM(n1508_1),
    .COUT(n1508_2),
    .I0(w_out_level[7]),
    .I1(ff_ssg_mixer[7]),
    .I3(GND),
    .CIN(n1509_2) 
);
defparam n1508_s.ALU_MODE=0;
  ALU n1507_s (
    .SUM(n1507_1),
    .COUT(n1507_2),
    .I0(w_out_level[8]),
    .I1(ff_ssg_mixer[8]),
    .I3(GND),
    .CIN(n1508_2) 
);
defparam n1507_s.ALU_MODE=0;
  ALU n1506_s (
    .SUM(n1506_1),
    .COUT(n1506_2),
    .I0(w_out_level[9]),
    .I1(ff_ssg_mixer[9]),
    .I3(GND),
    .CIN(n1507_2) 
);
defparam n1506_s.ALU_MODE=0;
  ALU n1505_s (
    .SUM(n1505_1),
    .COUT(n1505_2),
    .I0(GND),
    .I1(ff_ssg_mixer[10]),
    .I3(GND),
    .CIN(n1506_2) 
);
defparam n1505_s.ALU_MODE=0;
  MUX2_LUT5 w_out_level_7_s33 (
    .O(w_out_level[7]),
    .I0(w_out_level_7_39),
    .I1(w_out_level_7_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_6_s33 (
    .O(w_out_level[6]),
    .I0(w_out_level_6_39),
    .I1(w_out_level_6_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_5_s33 (
    .O(w_out_level[5]),
    .I0(w_out_level_5_39),
    .I1(w_out_level_5_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_4_s33 (
    .O(w_out_level[4]),
    .I0(w_out_level_4_39),
    .I1(w_out_level_4_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_3_s33 (
    .O(w_out_level[3]),
    .I0(w_out_level_3_39),
    .I1(w_out_level_3_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_2_s33 (
    .O(w_out_level[2]),
    .I0(w_out_level_2_39),
    .I1(w_out_level_2_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_1_s33 (
    .O(w_out_level[1]),
    .I0(w_out_level_1_39),
    .I1(w_out_level_1_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_0_s33 (
    .O(w_out_level[0]),
    .I0(w_out_level_0_39),
    .I1(w_out_level_0_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 n156_s24 (
    .O(n156_32),
    .I0(n156_29),
    .I1(n156_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT5 n157_s30 (
    .O(n157_32),
    .I0(n157_28),
    .I1(n157_29),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s32 (
    .O(n158_27),
    .I0(n158_18),
    .I1(n158_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s33 (
    .O(n158_29),
    .I0(n158_20),
    .I1(n158_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s34 (
    .O(n158_31),
    .I0(n158_22),
    .I1(n158_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s35 (
    .O(n158_33),
    .I0(n158_24),
    .I1(n158_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s32 (
    .O(n159_27),
    .I0(n159_18),
    .I1(n159_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s33 (
    .O(n159_29),
    .I0(n159_20),
    .I1(n159_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s34 (
    .O(n159_31),
    .I0(n159_22),
    .I1(n159_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s35 (
    .O(n159_33),
    .I0(n159_24),
    .I1(n159_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s32 (
    .O(n160_27),
    .I0(n160_18),
    .I1(n160_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s33 (
    .O(n160_29),
    .I0(n160_20),
    .I1(n160_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s34 (
    .O(n160_31),
    .I0(n160_22),
    .I1(n160_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s35 (
    .O(n160_33),
    .I0(n160_24),
    .I1(n160_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s32 (
    .O(n161_27),
    .I0(n161_18),
    .I1(n161_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s33 (
    .O(n161_29),
    .I0(n161_20),
    .I1(n161_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s34 (
    .O(n161_31),
    .I0(n161_22),
    .I1(n161_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s35 (
    .O(n161_33),
    .I0(n161_24),
    .I1(n161_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT6 n158_s30 (
    .O(n158_35),
    .I0(n158_27),
    .I1(n158_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n158_s31 (
    .O(n158_37),
    .I0(n158_31),
    .I1(n158_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n159_s30 (
    .O(n159_35),
    .I0(n159_27),
    .I1(n159_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n159_s31 (
    .O(n159_37),
    .I0(n159_31),
    .I1(n159_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n160_s30 (
    .O(n160_35),
    .I0(n160_27),
    .I1(n160_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n160_s31 (
    .O(n160_37),
    .I0(n160_31),
    .I1(n160_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n161_s30 (
    .O(n161_35),
    .I0(n161_27),
    .I1(n161_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n161_s31 (
    .O(n161_37),
    .I0(n161_31),
    .I1(n161_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT7 n158_s29 (
    .O(n158_39),
    .I0(n158_35),
    .I1(n158_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n159_s29 (
    .O(n159_39),
    .I0(n159_35),
    .I1(n159_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n160_s29 (
    .O(n160_39),
    .I0(n160_35),
    .I1(n160_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n161_s29 (
    .O(n161_39),
    .I0(n161_35),
    .I1(n161_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT5 n157_s31 (
    .O(n157_34),
    .I0(n157_40),
    .I1(n157_38),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT6 n157_s27 (
    .O(n157_36),
    .I0(n157_32),
    .I1(n157_34),
    .S0(ff_ssg_register_ptr[2]) 
);
  INV ff_wdata_7_s3 (
    .O(ff_wdata_7_7),
    .I(ff_wr_n) 
);
  INV n384_s3 (
    .O(n384_6),
    .I(ff_ssg_envelope_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg */
module IKAOPLL_timinggen (
  lcd_clk_d,
  n50_3,
  i2s_audio_en_d,
  rhythm_en,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  rst_n,
  ic_n_negedge,
  cycle_12,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n86_4,
  n158_6,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal 
)
;
input lcd_clk_d;
input n50_3;
input i2s_audio_en_d;
input rhythm_en;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output rst_n;
output ic_n_negedge;
output cycle_12;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n86_4;
output n158_6;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
output [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire n21_4;
wire n33_3;
wire n158_5;
wire n38_4;
wire n84_5;
wire mcyccntr_hi_1_6;
wire n78_6;
wire n77_5;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire n81_7;
wire ro_ctrl_6;
wire n34_6;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire [2:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 ;
wire VCC;
wire GND;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(rst_n),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]) 
);
defparam n21_s1.INIT=4'h4;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_12_s (
    .F(cycle_12),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n77_5) 
);
defparam cycle_12_s.INIT=16'h1000;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_6) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT4 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(ro_ctrl_3),
    .I1(mcyccntr_lo[0]),
    .I2(ro_ctrl_6),
    .I3(rhythm_en) 
);
defparam ro_ctrl_s.INIT=16'h0E00;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_6),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT2 n38_s1 (
    .F(n38_4),
    .I0(n50_3),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n38_s1.INIT=4'hB;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(phisr_0[3]),
    .I1(ic_n_negedge),
    .I2(n50_3),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n84_s2 (
    .F(n84_5),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I1(ic_n_negedge) 
);
defparam n84_s2.INIT=4'h4;
  LUT4 mcyccntr_hi_1_s3 (
    .F(mcyccntr_hi_1_6),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]),
    .I3(n86_4) 
);
defparam mcyccntr_hi_1_s3.INIT=16'h4000;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_5),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT4 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s0.INIT=16'hEFF7;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n158_s2.INIT=8'h40;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_6),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT4 ro_ctrl_s2 (
    .F(ro_ctrl_6),
    .I0(cycle_d4_zz),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s2.INIT=16'h5011;
  LUT3 n34_s2 (
    .F(n34_6),
    .I0(ic_n_negedge),
    .I1(n50_3),
    .I2(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n34_s2.INIT=8'h8A;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h5710;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(lcd_clk_d),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(lcd_clk_d),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(lcd_clk_d),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(lcd_clk_d),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_5),
    .CLK(lcd_clk_d),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_6),
    .CLK(lcd_clk_d),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1  (
    .Q(rst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1 .INIT=1'b1;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n21_4),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .D(i2s_audio_en_d),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .CLK(lcd_clk_d),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1 .INIT=1'b1;
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen */
module IKAOPLL_rw_synchronizer (
  lcd_clk_d,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  n50_3,
  w_cs_n_6,
  ff_wr_n_i,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  w_a_i,
  addrreg_wrrq,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 
)
;
input lcd_clk_d;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input n50_3;
input w_cs_n_6;
input ff_wr_n_i;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [0:0] w_a_i;
output addrreg_wrrq;
output \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(w_a_i[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I2(addrreg_wrrq),
    .I3(n50_3) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF400;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(w_a_i[0]),
    .I1(addrreg_wrrq),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ) 
);
defparam n8_s11.INIT=8'h10;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I0(w_cs_n_6),
    .I1(ff_wr_n_i),
    .I2(ff_iorq_n_i),
    .I3(ff_ireq_inhibit) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=16'h0001;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer */
module IKAOPLL_rw_synchronizer_0 (
  lcd_clk_d,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ,
  n50_3,
  w_a_i,
  datareg_wrrq
)
;
input lcd_clk_d;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
input n50_3;
input [0:0] w_a_i;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(w_a_i[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I2(datareg_wrrq),
    .I3(n50_3) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF800;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(datareg_wrrq),
    .I1(w_a_i[0]),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ) 
);
defparam n8_s11.INIT=8'h40;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_0 */
module IKAOPLL_sr (
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d;
output [7:0] q_last;
output [7:0] q_2;
output [7:0] q_1;
output [7:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[5]_0_s7  (
    .DO(q_2[7:4]),
    .DI(q_1[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[2]_0_s7  (
    .DO(q_1[7:4]),
    .DI(q_0[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 \sr[0]_0_s7  (
    .DO(q_0[7:4]),
    .DI(d[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr */
module IKAOPLL_d9reg (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n922_3,
  n916_5,
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n922_3;
input n916_5;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d9reg_data;
input [5:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_last;
wire [7:0] q_2;
wire [7:0] q_1;
wire [7:0] q_0;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[7]),
    .I3(d_7_4) 
);
defparam d_7_s0.INIT=16'hF088;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[6]),
    .I3(d_7_4) 
);
defparam d_6_s0.INIT=16'hF088;
  LUT4 d_5_s0 (
    .F(d[5]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[5]),
    .I3(d_7_4) 
);
defparam d_5_s0.INIT=16'hF088;
  LUT4 d_4_s0 (
    .F(d[4]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[4]),
    .I3(d_7_4) 
);
defparam d_4_s0.INIT=16'hF088;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_7_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_7_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_7_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_7_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(q_1[7]),
    .I1(fnum_7_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_7_s.INIT=16'h0AC3;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(q_1[6]),
    .I1(fnum_6_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h0AC3;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(q_1[5]),
    .I1(fnum_5_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_5_s.INIT=16'h0AC3;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(q_1[4]),
    .I1(fnum_4_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h0AC3;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(q_1[3]),
    .I1(fnum_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h0AC3;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(q_1[2]),
    .I1(fnum_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h0AC3;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(q_1[1]),
    .I1(fnum_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h0AC3;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(q_1[0]),
    .I1(fnum_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h0AC3;
  LUT3 d_7_s1 (
    .F(d_7_4),
    .I0(d_7_5),
    .I1(d9reg_addr[5]),
    .I2(rst_n) 
);
defparam d_7_s1.INIT=8'hD0;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_0[7]),
    .I1(q_2[7]),
    .I2(cycle_d4_zz) 
);
defparam fnum_7_s0.INIT=8'hC5;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'hC5;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_2[5]),
    .I2(cycle_d4_zz) 
);
defparam fnum_5_s0.INIT=8'hC5;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'hC5;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'hC5;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'hC5;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'hC5;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'hC5;
  LUT4 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(n922_3),
    .I2(d9reg_addr[4]),
    .I3(n916_5) 
);
defparam d_7_s2.INIT=16'h1000;
  IKAOPLL_sr u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[7:0]),
    .q_last(q_last[7:0]),
    .q_2(q_2[7:0]),
    .q_1(q_1[7:0]),
    .q_0(q_0[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg */
module IKAOPLL_sr_0 (
  lcd_clk_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input lcd_clk_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_0 */
module IKAOPLL_d9reg_0 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n916_5,
  n922_3,
  lcd_clk_d,
  n86_4,
  d9reg_data,
  d9reg_addrcntr,
  d9reg_addr,
  d_0_4,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n916_5;
input n922_3;
input lcd_clk_d;
input n86_4;
input [0:0] d9reg_data;
input [4:4] d9reg_addrcntr;
input [5:4] d9reg_addr;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire d_0_5;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(q_1[0]),
    .I1(fnum_8_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_8_s.INIT=16'h0AC3;
  LUT4 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addrcntr[4]),
    .I1(d_0_5),
    .I2(n916_5),
    .I3(rst_n) 
);
defparam d_0_s1.INIT=16'hBF00;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_8_s0.INIT=8'hC5;
  LUT3 d_0_s2 (
    .F(d_0_5),
    .I0(d9reg_addr[4]),
    .I1(n922_3),
    .I2(d9reg_addr[5]) 
);
defparam d_0_s2.INIT=8'h10;
  IKAOPLL_sr_0 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_0 */
module IKAOPLL_sr_1 (
  lcd_clk_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input lcd_clk_d;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_1 */
module IKAOPLL_d9reg_1 (
  rst_n,
  d_0_4,
  cycle_d4_zz,
  cycle_d3_zz,
  lcd_clk_d,
  n86_4,
  d9reg_data,
  block
)
;
input rst_n;
input d_0_4;
input cycle_d4_zz;
input cycle_d3_zz;
input lcd_clk_d;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[2]),
    .I3(d_0_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[1]),
    .I3(d_0_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(q_1[2]),
    .I1(block_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h0AC3;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(q_1[1]),
    .I1(block_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h0AC3;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(q_1[0]),
    .I1(block_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h0AC3;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'hC5;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'hC5;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'hC5;
  IKAOPLL_sr_1 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_1 */
module IKAOPLL_sr_2 (
  lcd_clk_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input lcd_clk_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_2 */
module IKAOPLL_d9reg_2 (
  rst_n,
  d_0_4,
  lcd_clk_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input lcd_clk_d;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  IKAOPLL_sr_2 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_2 */
module IKAOPLL_sr_3 (
  lcd_clk_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input lcd_clk_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_3 */
module IKAOPLL_d9reg_3 (
  rst_n,
  d_0_4,
  lcd_clk_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input lcd_clk_d;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  IKAOPLL_sr_3 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_3 */
module IKAOPLL_sr_4 (
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  LUT2 \sr[2]_addr_tmp_s8  (
    .F(\sr[2]_addr_tmp_17 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_addr_tmp_s8 .INIT=4'h9;
  LUT2 \sr[2]_0_s12  (
    .F(\sr[2]_0_23 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_0_s12 .INIT=4'h6;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_4 */
module IKAOPLL_d9reg_4 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  d9reg_addr,
  d_3_4,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  vol_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d9reg_data;
input [5:5] d9reg_addr;
output d_3_4;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(q_1[3]),
    .I1(vol_reg_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h0AC3;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(q_1[2]),
    .I1(vol_reg_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h0AC3;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(q_1[1]),
    .I1(vol_reg_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h0AC3;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(q_1[0]),
    .I1(vol_reg_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h0AC3;
  LUT3 d_3_s1 (
    .F(d_3_4),
    .I0(d_7_5),
    .I1(d9reg_addr[5]),
    .I2(rst_n) 
);
defparam d_3_s1.INIT=8'h70;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'hC5;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'hC5;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'hC5;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'hC5;
  IKAOPLL_sr_4 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_4 */
module IKAOPLL_sr_5 (
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_5 */
module IKAOPLL_d9reg_5 (
  rst_n,
  d_3_4,
  cycle_d4_zz,
  cycle_d3_zz,
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  inst_reg
)
;
input rst_n;
input d_3_4;
input cycle_d4_zz;
input cycle_d3_zz;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:4] d9reg_data;
output [3:0] inst_reg;
wire inst_reg_3_4;
wire inst_reg_2_4;
wire inst_reg_1_4;
wire inst_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 inst_reg_3_s (
    .F(inst_reg[3]),
    .I0(q_1[3]),
    .I1(inst_reg_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_3_s.INIT=16'h0AC3;
  LUT4 inst_reg_2_s (
    .F(inst_reg[2]),
    .I0(q_1[2]),
    .I1(inst_reg_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_2_s.INIT=16'h0AC3;
  LUT4 inst_reg_1_s (
    .F(inst_reg[1]),
    .I0(q_1[1]),
    .I1(inst_reg_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_1_s.INIT=16'h0AC3;
  LUT4 inst_reg_0_s (
    .F(inst_reg[0]),
    .I0(q_1[0]),
    .I1(inst_reg_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_0_s.INIT=16'h0AC3;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_3_s0.INIT=8'hC5;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_2_s0.INIT=8'hC5;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_1_s0.INIT=8'hC5;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_0_s0.INIT=8'hC5;
  IKAOPLL_sr_5 u_d9reg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_5 */
module IKAOPLL_instrom (
  lcd_clk_d,
  m_nc_sel_z_6,
  cust_inst_sel_12,
  cust_inst_sel_5,
  cust_inst_sel_6,
  cust_inst_sel,
  cust_inst_sel_7,
  perc_proc_d,
  cust_inst_sel_9,
  n1068_3,
  rhythm_en,
  cyc13,
  perc_proc,
  inst_reg,
  dc_rom,
  dm_rom,
  n35_58,
  n35_59,
  n35_62,
  n35_65,
  n64_61,
  tl_rom,
  fb_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50
)
;
input lcd_clk_d;
input m_nc_sel_z_6;
input cust_inst_sel_12;
input cust_inst_sel_5;
input cust_inst_sel_6;
input cust_inst_sel;
input cust_inst_sel_7;
input perc_proc_d;
input cust_inst_sel_9;
input n1068_3;
input rhythm_en;
input cyc13;
input [4:0] perc_proc;
input [3:0] inst_reg;
output dc_rom;
output dm_rom;
output n35_58;
output n35_59;
output n35_62;
output n35_65;
output n64_61;
output [5:0] tl_rom;
output [2:0] fb_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
wire n35_57;
wire n36_58;
wire n37_51;
wire n38_51;
wire n39_47;
wire n42_54;
wire n43_62;
wire n44_57;
wire n47_51;
wire n49_49;
wire n50_48;
wire n51_49;
wire n54_52;
wire n55_51;
wire n57_54;
wire n60_54;
wire n61_57;
wire n62_59;
wire n63_57;
wire n64_55;
wire n65_54;
wire n66_58;
wire n67_61;
wire n68_62;
wire n70_58;
wire n73_47;
wire n75_50;
wire n79_60;
wire n83_60;
wire n89_55;
wire n90_50;
wire n91_63;
wire n37_53;
wire n46_11;
wire n52_10;
wire n56_11;
wire n59_10;
wire n76_11;
wire n84_49;
wire n87_51;
wire n86_54;
wire n81_50;
wire n78_51;
wire n77_53;
wire n74_53;
wire n72_53;
wire n71_51;
wire n69_50;
wire n58_47;
wire n53_51;
wire n88_51;
wire n84_51;
wire n82_52;
wire n41_51;
wire n34_44;
wire n48_76;
wire n35_60;
wire n36_59;
wire n37_54;
wire n42_55;
wire n43_63;
wire n44_58;
wire n55_52;
wire n57_55;
wire n57_56;
wire n60_55;
wire n60_56;
wire n61_58;
wire n61_59;
wire n62_60;
wire n62_61;
wire n63_58;
wire n64_57;
wire n64_58;
wire n65_55;
wire n66_59;
wire n66_60;
wire n67_62;
wire n68_63;
wire n70_59;
wire n79_61;
wire n83_61;
wire n89_56;
wire n91_64;
wire n52_11;
wire n52_12;
wire n56_12;
wire n87_52;
wire n86_55;
wire n78_52;
wire n74_54;
wire n72_54;
wire n69_51;
wire n53_52;
wire n88_52;
wire n82_53;
wire n35_63;
wire n64_59;
wire n67_63;
wire n81_54;
wire n71_54;
wire n46_14;
wire n81_56;
wire n40_49;
wire VCC;
wire GND;
  LUT3 n35_s43 (
    .F(n35_57),
    .I0(n35_58),
    .I1(n35_59),
    .I2(n35_60) 
);
defparam n35_s43.INIT=8'hCA;
  LUT2 n36_s43 (
    .F(n36_58),
    .I0(n36_59),
    .I1(n35_58) 
);
defparam n36_s43.INIT=4'h9;
  LUT4 n37_s40 (
    .F(n37_51),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n37_s40.INIT=16'h28FE;
  LUT4 n38_s40 (
    .F(n38_51),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_6) 
);
defparam n38_s40.INIT=16'h7C2A;
  LUT4 n39_s38 (
    .F(n39_47),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_6) 
);
defparam n39_s38.INIT=16'h03AF;
  LUT3 n42_s41 (
    .F(n42_54),
    .I0(n35_59),
    .I1(n35_58),
    .I2(n42_55) 
);
defparam n42_s41.INIT=8'hCA;
  LUT3 n43_s45 (
    .F(n43_62),
    .I0(n35_59),
    .I1(n35_58),
    .I2(n43_63) 
);
defparam n43_s45.INIT=8'hCA;
  LUT3 n44_s42 (
    .F(n44_57),
    .I0(n35_59),
    .I1(n35_58),
    .I2(n44_58) 
);
defparam n44_s42.INIT=8'hCA;
  LUT4 n47_s40 (
    .F(n47_51),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n47_s40.INIT=16'h1A03;
  LUT4 n49_s39 (
    .F(n49_49),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n49_s39.INIT=16'h2ACF;
  LUT4 n50_s38 (
    .F(n50_48),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n50_s38.INIT=16'h3ACC;
  LUT4 n51_s39 (
    .F(n51_49),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n51_s39.INIT=16'h71E8;
  LUT4 n54_s41 (
    .F(n54_52),
    .I0(cust_inst_sel_5),
    .I1(n37_54),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_12) 
);
defparam n54_s41.INIT=16'h1AC4;
  LUT4 n55_s39 (
    .F(n55_51),
    .I0(cust_inst_sel_5),
    .I1(n62_59),
    .I2(n55_52),
    .I3(n60_54) 
);
defparam n55_s39.INIT=16'hFBF4;
  LUT3 n57_s41 (
    .F(n57_54),
    .I0(n57_55),
    .I1(n35_58),
    .I2(n57_56) 
);
defparam n57_s41.INIT=8'hE0;
  LUT4 n60_s41 (
    .F(n60_54),
    .I0(cust_inst_sel_5),
    .I1(n60_55),
    .I2(cust_inst_sel),
    .I3(n60_56) 
);
defparam n60_s41.INIT=16'h000B;
  LUT3 n61_s42 (
    .F(n61_57),
    .I0(n61_58),
    .I1(n35_58),
    .I2(n61_59) 
);
defparam n61_s42.INIT=8'h4F;
  LUT3 n62_s43 (
    .F(n62_59),
    .I0(n35_58),
    .I1(n62_60),
    .I2(n62_61) 
);
defparam n62_s43.INIT=8'hF8;
  LUT4 n63_s42 (
    .F(n63_57),
    .I0(perc_proc[3]),
    .I1(n63_58),
    .I2(n35_58),
    .I3(cust_inst_sel_5) 
);
defparam n63_s42.INIT=16'h35C0;
  LUT4 n64_s42 (
    .F(n64_55),
    .I0(n35_58),
    .I1(n64_61),
    .I2(n64_57),
    .I3(n64_58) 
);
defparam n64_s42.INIT=16'hEEAC;
  LUT3 n65_s41 (
    .F(n65_54),
    .I0(n84_51),
    .I1(cust_inst_sel_12),
    .I2(n65_55) 
);
defparam n65_s41.INIT=8'h70;
  LUT3 n66_s43 (
    .F(n66_58),
    .I0(n35_58),
    .I1(n66_59),
    .I2(n66_60) 
);
defparam n66_s43.INIT=8'hF8;
  LUT4 n67_s45 (
    .F(n67_61),
    .I0(n67_62),
    .I1(cust_inst_sel_5),
    .I2(n37_54),
    .I3(n64_61) 
);
defparam n67_s45.INIT=16'hBEAA;
  LUT4 n68_s47 (
    .F(n68_62),
    .I0(perc_proc[2]),
    .I1(n35_58),
    .I2(n68_63),
    .I3(n60_56) 
);
defparam n68_s47.INIT=16'h001F;
  LUT4 n70_s43 (
    .F(n70_58),
    .I0(cust_inst_sel_5),
    .I1(n35_59),
    .I2(n70_59),
    .I3(perc_proc[2]) 
);
defparam n70_s43.INIT=16'h008F;
  LUT4 n73_s38 (
    .F(n73_47),
    .I0(cust_inst_sel_5),
    .I1(n37_54),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_6) 
);
defparam n73_s38.INIT=16'h3C5F;
  LUT4 n75_s39 (
    .F(n75_50),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_12) 
);
defparam n75_s39.INIT=16'h03DC;
  LUT3 n79_s45 (
    .F(n79_60),
    .I0(n35_58),
    .I1(n79_61),
    .I2(n62_61) 
);
defparam n79_s45.INIT=8'hF2;
  LUT4 n83_s44 (
    .F(n83_60),
    .I0(perc_proc[2]),
    .I1(n66_60),
    .I2(n83_61),
    .I3(n35_58) 
);
defparam n83_s44.INIT=16'h4F44;
  LUT3 n89_s42 (
    .F(n89_55),
    .I0(n89_56),
    .I1(n35_58),
    .I2(n66_60) 
);
defparam n89_s42.INIT=8'hF4;
  LUT4 n90_s39 (
    .F(n90_50),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n90_s39.INIT=16'h7E9F;
  LUT3 n91_s47 (
    .F(n91_63),
    .I0(n35_58),
    .I1(n91_64),
    .I2(n66_60) 
);
defparam n91_s47.INIT=8'hF8;
  LUT2 n37_s41 (
    .F(n37_53),
    .I0(n35_58),
    .I1(m_nc_sel_z_6) 
);
defparam n37_s41.INIT=4'h4;
  LUT4 n46_s7 (
    .F(n46_11),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_12),
    .I2(n46_14),
    .I3(m_nc_sel_z_6) 
);
defparam n46_s7.INIT=16'hBF00;
  LUT4 n52_s6 (
    .F(n52_10),
    .I0(n37_54),
    .I1(n52_11),
    .I2(n52_12),
    .I3(m_nc_sel_z_6) 
);
defparam n52_s6.INIT=16'hBF00;
  LUT2 n56_s7 (
    .F(n56_11),
    .I0(n56_12),
    .I1(m_nc_sel_z_6) 
);
defparam n56_s7.INIT=4'h4;
  LUT4 n59_s6 (
    .F(n59_10),
    .I0(cust_inst_sel_12),
    .I1(n52_11),
    .I2(n46_14),
    .I3(m_nc_sel_z_6) 
);
defparam n59_s6.INIT=16'hBF00;
  LUT4 n76_s7 (
    .F(n76_11),
    .I0(n35_58),
    .I1(n37_54),
    .I2(n52_12),
    .I3(m_nc_sel_z_6) 
);
defparam n76_s7.INIT=16'hBF00;
  LUT2 n84_s41 (
    .F(n84_49),
    .I0(n35_58),
    .I1(m_nc_sel_z_6) 
);
defparam n84_s41.INIT=4'h8;
  LUT3 n87_s40 (
    .F(n87_51),
    .I0(n37_54),
    .I1(cust_inst_sel_6),
    .I2(n87_52) 
);
defparam n87_s40.INIT=8'h0B;
  LUT4 n86_s43 (
    .F(n86_54),
    .I0(cust_inst_sel),
    .I1(n86_55),
    .I2(n35_58),
    .I3(n35_59) 
);
defparam n86_s43.INIT=16'hFF40;
  LUT3 n81_s39 (
    .F(n81_50),
    .I0(n57_55),
    .I1(n81_56),
    .I2(n81_54) 
);
defparam n81_s39.INIT=8'h0E;
  LUT3 n78_s40 (
    .F(n78_51),
    .I0(n78_52),
    .I1(n35_58),
    .I2(n35_59) 
);
defparam n78_s40.INIT=8'hF4;
  LUT4 n77_s41 (
    .F(n77_53),
    .I0(cust_inst_sel_5),
    .I1(n55_52),
    .I2(cust_inst_sel_6),
    .I3(n68_62) 
);
defparam n77_s41.INIT=16'h200C;
  LUT3 n74_s41 (
    .F(n74_53),
    .I0(n66_60),
    .I1(n35_58),
    .I2(n74_54) 
);
defparam n74_s41.INIT=8'h0E;
  LUT4 n72_s41 (
    .F(n72_53),
    .I0(n37_54),
    .I1(n81_54),
    .I2(n72_54),
    .I3(cust_inst_sel_5) 
);
defparam n72_s41.INIT=16'h100B;
  LUT4 n71_s40 (
    .F(n71_51),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(n81_54),
    .I3(n71_54) 
);
defparam n71_s40.INIT=16'h000D;
  LUT2 n69_s39 (
    .F(n69_50),
    .I0(n69_51),
    .I1(n81_54) 
);
defparam n69_s39.INIT=4'h1;
  LUT4 n58_s38 (
    .F(n58_47),
    .I0(n37_54),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_5) 
);
defparam n58_s38.INIT=16'h000B;
  LUT3 n53_s40 (
    .F(n53_51),
    .I0(n62_61),
    .I1(n53_52),
    .I2(n81_54) 
);
defparam n53_s40.INIT=8'h0E;
  LUT4 n88_s40 (
    .F(n88_51),
    .I0(n88_52),
    .I1(n64_61),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n88_s40.INIT=16'h0CE1;
  LUT3 n84_s42 (
    .F(n84_51),
    .I0(cust_inst_sel_5),
    .I1(cust_inst_sel_6),
    .I2(n37_54) 
);
defparam n84_s42.INIT=8'h80;
  LUT2 n82_s41 (
    .F(n82_52),
    .I0(n82_53),
    .I1(cust_inst_sel_6) 
);
defparam n82_s41.INIT=4'h4;
  LUT4 n41_s39 (
    .F(n41_51),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_7),
    .I2(n35_59),
    .I3(cust_inst_sel_5) 
);
defparam n41_s39.INIT=16'hF400;
  LUT3 n34_s36 (
    .F(n34_44),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12) 
);
defparam n34_s36.INIT=8'h40;
  LUT4 n48_s59 (
    .F(n48_76),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_5),
    .I2(n37_54),
    .I3(cust_inst_sel_12) 
);
defparam n48_s59.INIT=16'h3DC3;
  LUT4 n35_s44 (
    .F(n35_58),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(n35_65),
    .I3(n35_62) 
);
defparam n35_s44.INIT=16'h1000;
  LUT4 n35_s45 (
    .F(n35_59),
    .I0(perc_proc[0]),
    .I1(perc_proc_d),
    .I2(n35_63),
    .I3(n35_62) 
);
defparam n35_s45.INIT=16'h6000;
  LUT4 n35_s46 (
    .F(n35_60),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n35_s46.INIT=16'h8D8B;
  LUT4 n36_s44 (
    .F(n36_59),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n36_s44.INIT=16'h7E8F;
  LUT3 n37_s42 (
    .F(n37_54),
    .I0(n35_58),
    .I1(inst_reg[2]),
    .I2(n60_56) 
);
defparam n37_s42.INIT=8'h07;
  LUT4 n42_s42 (
    .F(n42_55),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_5),
    .I2(n37_54),
    .I3(cust_inst_sel_12) 
);
defparam n42_s42.INIT=16'h7F8A;
  LUT4 n43_s46 (
    .F(n43_63),
    .I0(cust_inst_sel_6),
    .I1(n37_54),
    .I2(cust_inst_sel_5),
    .I3(cust_inst_sel_12) 
);
defparam n43_s46.INIT=16'h3E13;
  LUT4 n44_s43 (
    .F(n44_58),
    .I0(cust_inst_sel_5),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n44_s43.INIT=16'h61BF;
  LUT2 n55_s40 (
    .F(n55_52),
    .I0(n35_58),
    .I1(inst_reg[1]) 
);
defparam n55_s40.INIT=4'h8;
  LUT3 n57_s42 (
    .F(n57_55),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(n64_61) 
);
defparam n57_s42.INIT=8'h70;
  LUT4 n57_s43 (
    .F(n57_56),
    .I0(n37_54),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_5) 
);
defparam n57_s43.INIT=16'h6FFB;
  LUT4 n60_s42 (
    .F(n60_55),
    .I0(n55_52),
    .I1(n52_11),
    .I2(cust_inst_sel_9),
    .I3(n37_54) 
);
defparam n60_s42.INIT=16'hF400;
  LUT3 n60_s43 (
    .F(n60_56),
    .I0(n35_58),
    .I1(n35_59),
    .I2(cust_inst_sel_9) 
);
defparam n60_s43.INIT=8'h01;
  LUT4 n61_s43 (
    .F(n61_58),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(n37_54),
    .I3(cust_inst_sel_6) 
);
defparam n61_s43.INIT=16'hCDC0;
  LUT4 n61_s44 (
    .F(n61_59),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n35_59) 
);
defparam n61_s44.INIT=16'h00BF;
  LUT4 n62_s44 (
    .F(n62_60),
    .I0(n37_54),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_6) 
);
defparam n62_s44.INIT=16'h56E3;
  LUT4 n62_s45 (
    .F(n62_61),
    .I0(perc_proc[2]),
    .I1(perc_proc[1]),
    .I2(n35_65),
    .I3(n35_62) 
);
defparam n62_s45.INIT=16'h4000;
  LUT4 n63_s43 (
    .F(n63_58),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(n37_54),
    .I3(inst_reg[3]) 
);
defparam n63_s43.INIT=16'hD5BC;
  LUT3 n64_s44 (
    .F(n64_57),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_12),
    .I2(n37_54) 
);
defparam n64_s44.INIT=8'h35;
  LUT4 n64_s45 (
    .F(n64_58),
    .I0(inst_reg[1]),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(n35_58) 
);
defparam n64_s45.INIT=16'h283F;
  LUT4 n65_s42 (
    .F(n65_55),
    .I0(n57_55),
    .I1(n35_58),
    .I2(n64_58),
    .I3(n37_54) 
);
defparam n65_s42.INIT=16'hEE0F;
  LUT4 n66_s44 (
    .F(n66_59),
    .I0(n37_54),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_5) 
);
defparam n66_s44.INIT=16'h7ECF;
  LUT4 n66_s45 (
    .F(n66_60),
    .I0(perc_proc[3]),
    .I1(perc_proc_d),
    .I2(n1068_3),
    .I3(n64_59) 
);
defparam n66_s45.INIT=16'h0001;
  LUT2 n67_s46 (
    .F(n67_62),
    .I0(n67_63),
    .I1(n35_58) 
);
defparam n67_s46.INIT=4'h8;
  LUT4 n68_s48 (
    .F(n68_63),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n68_s48.INIT=16'hBE4F;
  LUT4 n70_s44 (
    .F(n70_59),
    .I0(cust_inst_sel_6),
    .I1(n37_54),
    .I2(cust_inst_sel_5),
    .I3(cust_inst_sel_12) 
);
defparam n70_s44.INIT=16'hBEF1;
  LUT4 n79_s46 (
    .F(n79_61),
    .I0(n37_54),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_5),
    .I3(cust_inst_sel_6) 
);
defparam n79_s46.INIT=16'hBCD5;
  LUT4 n83_s45 (
    .F(n83_61),
    .I0(n37_54),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_12),
    .I3(cust_inst_sel_5) 
);
defparam n83_s45.INIT=16'hE35E;
  LUT4 n89_s43 (
    .F(n89_56),
    .I0(cust_inst_sel_5),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_6),
    .I3(n37_54) 
);
defparam n89_s43.INIT=16'hB06F;
  LUT4 n91_s48 (
    .F(n91_64),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n91_s48.INIT=16'h7E83;
  LUT2 n52_s7 (
    .F(n52_11),
    .I0(n35_58),
    .I1(inst_reg[3]) 
);
defparam n52_s7.INIT=4'h8;
  LUT2 n52_s8 (
    .F(n52_12),
    .I0(cust_inst_sel_5),
    .I1(cust_inst_sel_12) 
);
defparam n52_s8.INIT=4'h4;
  LUT4 n56_s8 (
    .F(n56_12),
    .I0(cust_inst_sel_12),
    .I1(n37_54),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_5) 
);
defparam n56_s8.INIT=16'h1000;
  LUT4 n87_s41 (
    .F(n87_52),
    .I0(inst_reg[3]),
    .I1(cust_inst_sel_5),
    .I2(n35_58),
    .I3(cust_inst_sel_12) 
);
defparam n87_s41.INIT=16'hFC23;
  LUT3 n86_s44 (
    .F(n86_55),
    .I0(inst_reg[0]),
    .I1(cust_inst_sel_6),
    .I2(n37_54) 
);
defparam n86_s44.INIT=8'h41;
  LUT4 n78_s41 (
    .F(n78_52),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12),
    .I3(n37_54) 
);
defparam n78_s41.INIT=16'hF32F;
  LUT4 n74_s42 (
    .F(n74_54),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_6),
    .I2(cust_inst_sel_5),
    .I3(n37_54) 
);
defparam n74_s42.INIT=16'h8FF7;
  LUT3 n72_s42 (
    .F(n72_54),
    .I0(cust_inst_sel_5),
    .I1(n71_54),
    .I2(cust_inst_sel_6) 
);
defparam n72_s42.INIT=8'h9D;
  LUT4 n69_s40 (
    .F(n69_51),
    .I0(n35_59),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_7),
    .I3(cust_inst_sel_5) 
);
defparam n69_s40.INIT=16'h453F;
  LUT4 n53_s41 (
    .F(n53_52),
    .I0(inst_reg[0]),
    .I1(n37_54),
    .I2(n35_58),
    .I3(cust_inst_sel_12) 
);
defparam n53_s41.INIT=16'h1000;
  LUT3 n88_s41 (
    .F(n88_52),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6) 
);
defparam n88_s41.INIT=8'h53;
  LUT4 n82_s42 (
    .F(n82_53),
    .I0(cust_inst_sel_5),
    .I1(n35_58),
    .I2(cust_inst_sel_12),
    .I3(n37_54) 
);
defparam n82_s42.INIT=16'hFA3F;
  LUT2 n35_s48 (
    .F(n35_62),
    .I0(perc_proc[3]),
    .I1(perc_proc[4]) 
);
defparam n35_s48.INIT=4'h1;
  LUT2 n35_s49 (
    .F(n35_63),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]) 
);
defparam n35_s49.INIT=4'h1;
  LUT4 n64_s46 (
    .F(n64_59),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n64_s46.INIT=16'hFEE9;
  LUT4 n67_s47 (
    .F(n67_63),
    .I0(n37_54),
    .I1(cust_inst_sel_12),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_5) 
);
defparam n67_s47.INIT=16'h3FC4;
  LUT4 n81_s42 (
    .F(n81_54),
    .I0(n35_59),
    .I1(n64_61),
    .I2(n35_58),
    .I3(inst_reg[3]) 
);
defparam n81_s42.INIT=16'h0111;
  LUT3 n35_s50 (
    .F(n35_65),
    .I0(perc_proc[0]),
    .I1(rhythm_en),
    .I2(cyc13) 
);
defparam n35_s50.INIT=8'h15;
  LUT3 n71_s42 (
    .F(n71_54),
    .I0(n35_59),
    .I1(n35_58),
    .I2(inst_reg[1]) 
);
defparam n71_s42.INIT=8'h15;
  LUT4 n46_s9 (
    .F(n46_14),
    .I0(n35_58),
    .I1(inst_reg[2]),
    .I2(n60_56),
    .I3(cust_inst_sel_5) 
);
defparam n46_s9.INIT=16'hF800;
  LUT4 n64_s47 (
    .F(n64_61),
    .I0(n64_59),
    .I1(perc_proc[0]),
    .I2(rhythm_en),
    .I3(cyc13) 
);
defparam n64_s47.INIT=16'h0111;
  LUT4 n81_s43 (
    .F(n81_56),
    .I0(inst_reg[2]),
    .I1(n35_58),
    .I2(cust_inst_sel_5),
    .I3(cust_inst_sel_12) 
);
defparam n81_s43.INIT=16'h0800;
  LUT4 n40_s39 (
    .F(n40_49),
    .I0(cust_inst_sel_6),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_12),
    .I3(n37_54) 
);
defparam n40_s39.INIT=16'h6500;
  DFFE mem_q_61_s0 (
    .Q(tl_rom[4]),
    .D(n35_57),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_60_s0 (
    .Q(tl_rom[3]),
    .D(n36_58),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_59_s0 (
    .Q(tl_rom[2]),
    .D(n37_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_58_s0 (
    .Q(tl_rom[1]),
    .D(n38_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_57_s0 (
    .Q(tl_rom[0]),
    .D(n39_47),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_56_s0 (
    .Q(dc_rom),
    .D(n40_49),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_55_s0 (
    .Q(dm_rom),
    .D(n41_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_54_s0 (
    .Q(fb_rom[2]),
    .D(n42_54),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_53_s0 (
    .Q(fb_rom[1]),
    .D(n43_62),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_52_s0 (
    .Q(fb_rom[0]),
    .D(n44_57),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_50_s0 (
    .Q(mem_q_50),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n46_11) 
);
  DFFRE mem_q_49_s0 (
    .Q(mem_q_49),
    .D(n47_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_48_s0 (
    .Q(mem_q_48),
    .D(n48_76),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_47_s0 (
    .Q(mem_q_47),
    .D(n49_49),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_46_s0 (
    .Q(mem_q_46),
    .D(n50_48),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_45_s0 (
    .Q(mem_q_45),
    .D(n51_49),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_44_s0 (
    .Q(mem_q_44),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n52_10) 
);
  DFFE mem_q_42_s0 (
    .Q(mem_q_42),
    .D(n53_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_41_s0 (
    .Q(mem_q_41),
    .D(n54_52),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_40_s0 (
    .Q(mem_q_40),
    .D(n55_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_37_s0 (
    .Q(mem_q_37),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n56_11) 
);
  DFFE mem_q_36_s0 (
    .Q(mem_q_36),
    .D(n57_54),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_35_s0 (
    .Q(mem_q_35),
    .D(n58_47),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_34_s0 (
    .Q(mem_q_34),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n59_10) 
);
  DFFE mem_q_31_s0 (
    .Q(mem_q_31),
    .D(n60_54),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_30_s0 (
    .Q(mem_q_30),
    .D(n61_57),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_29_s0 (
    .Q(mem_q_29),
    .D(n62_59),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_28_s0 (
    .Q(mem_q_28),
    .D(n63_57),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_27_s0 (
    .Q(mem_q_27),
    .D(n64_55),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_26_s0 (
    .Q(mem_q_26),
    .D(n65_54),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_25_s0 (
    .Q(mem_q_25),
    .D(n66_58),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_24_s0 (
    .Q(mem_q_24),
    .D(n67_61),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_23_s0 (
    .Q(mem_q_23),
    .D(n68_62),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_22_s0 (
    .Q(mem_q_22),
    .D(n69_50),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_21_s0 (
    .Q(mem_q_21),
    .D(n70_58),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_20_s0 (
    .Q(mem_q_20),
    .D(n71_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_19_s0 (
    .Q(mem_q_19),
    .D(n72_53),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_18_s0 (
    .Q(mem_q_18),
    .D(n73_47),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_17_s0 (
    .Q(mem_q_17),
    .D(n74_53),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_16_s0 (
    .Q(mem_q_16),
    .D(n75_50),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_15_s0 (
    .Q(mem_q_15),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n76_11) 
);
  DFFE mem_q_14_s0 (
    .Q(mem_q_14),
    .D(n77_53),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_13_s0 (
    .Q(mem_q_13),
    .D(n78_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_12_s0 (
    .Q(mem_q_12),
    .D(n79_60),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_10_s0 (
    .Q(mem_q_10),
    .D(n81_50),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_9_s0 (
    .Q(mem_q_9),
    .D(n82_52),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_8_s0 (
    .Q(mem_q_8),
    .D(n83_60),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_7_s0 (
    .Q(mem_q_7),
    .D(n84_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n84_49) 
);
  DFFE mem_q_5_s0 (
    .Q(mem_q_5),
    .D(n86_54),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_4_s0 (
    .Q(mem_q_4),
    .D(n87_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_3_s0 (
    .Q(mem_q_3),
    .D(n88_51),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_2_s0 (
    .Q(mem_q_2),
    .D(n89_55),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_1_s0 (
    .Q(mem_q_1),
    .D(n90_50),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_0_s0 (
    .Q(mem_q_0),
    .D(n91_63),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_62_s0 (
    .Q(tl_rom[5]),
    .D(n34_44),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom */
module IKAOPLL_reg (
  lcd_clk_d,
  iorq_n_Z,
  w_cs_n_6,
  n86_4,
  n1827_9,
  cycle_12,
  m_nc_sel,
  ff_wr_n_i,
  cycle_d3_zz,
  ic_n_negedge,
  n50_3,
  cycle_d4_zz,
  rst_n,
  ff_dinst_7_6,
  n279_9,
  n279_10,
  n279_11,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d_Z,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  w_a_i,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  kon,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  n672_5,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_4,
  block,
  q_0,
  q_1,
  q_2
)
;
input lcd_clk_d;
input iorq_n_Z;
input w_cs_n_6;
input n86_4;
input n1827_9;
input cycle_12;
input m_nc_sel;
input ff_wr_n_i;
input cycle_d3_zz;
input ic_n_negedge;
input n50_3;
input cycle_d4_zz;
input rst_n;
input ff_dinst_7_6;
input n279_9;
input n279_10;
input n279_11;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d_Z;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [0:0] w_a_i;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output kon;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output n672_5;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_4;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1431_4;
wire n2140_4;
wire n2144_4;
wire n2156_4;
wire n2164_4;
wire n2171_4;
wire n2175_4;
wire n2187_4;
wire n2191_4;
wire n2203_4;
wire n2209_4;
wire n2223_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1068_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n847_4;
wire n916_4;
wire n2140_5;
wire n2140_6;
wire n2156_5;
wire n2203_5;
wire kon_3;
wire kon_4;
wire cust_inst_sel_5;
wire cust_inst_sel_6;
wire cust_inst_sel_7;
wire n916_5;
wire tl_5_4;
wire tl_4_4;
wire tl_3_4;
wire tl_2_4;
wire am_4;
wire pm_4;
wire mul_2_4;
wire mul_1_4;
wire mul_0_4;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire n2140_7;
wire kon_5;
wire kon_6;
wire kon_7;
wire cust_inst_sel_8;
wire cust_inst_sel_9;
wire cust_inst_sel_10;
wire tl_5_5;
wire tl_4_5;
wire tl_3_5;
wire tl_2_5;
wire cust_inst_sel_12;
wire n2217_8;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_0_COUT;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n922_3;
wire n893_6;
wire addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire dc_rom;
wire dm_rom;
wire n35_58;
wire n35_59;
wire n35_62;
wire n35_65;
wire n64_61;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [5:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [5:0] tl_rom;
wire [2:0] fb_rom;
wire [50:8] mem_q_6;
wire VCC;
wire GND;
  LUT2 n1431_s1 (
    .F(n1431_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1431_s1.INIT=4'h8;
  LUT4 n2140_s1 (
    .F(n2140_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2140_s1.INIT=16'h1000;
  LUT4 n2144_s1 (
    .F(n2144_4),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[0]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2144_s1.INIT=16'h4000;
  LUT4 n2156_s1 (
    .F(n2156_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2156_5) 
);
defparam n2156_s1.INIT=16'h1000;
  LUT4 n2164_s1 (
    .F(n2164_4),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[0]),
    .I2(n2140_5),
    .I3(n2156_5) 
);
defparam n2164_s1.INIT=16'h4000;
  LUT4 n2171_s1 (
    .F(n2171_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2171_s1.INIT=16'h4000;
  LUT4 n2175_s1 (
    .F(n2175_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2175_s1.INIT=16'h8000;
  LUT4 n2187_s1 (
    .F(n2187_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2156_5) 
);
defparam n2187_s1.INIT=16'h4000;
  LUT4 n2191_s1 (
    .F(n2191_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(n2140_5),
    .I3(n2156_5) 
);
defparam n2191_s1.INIT=16'h8000;
  LUT2 n2203_s1 (
    .F(n2203_4),
    .I0(d1reg_addr[0]),
    .I1(n2203_5) 
);
defparam n2203_s1.INIT=4'h4;
  LUT2 n2209_s1 (
    .F(n2209_4),
    .I0(d1reg_addr[0]),
    .I1(n2203_5) 
);
defparam n2209_s1.INIT=4'h8;
  LUT3 n2223_s1 (
    .F(n2223_4),
    .I0(datareg_wrrq),
    .I1(d9reg_en),
    .I2(n86_4) 
);
defparam n2223_s1.INIT=8'h80;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT4 kon_s (
    .F(kon),
    .I0(q_1_0[0]),
    .I1(kon_3),
    .I2(kon_4),
    .I3(cycle_d3_zz) 
);
defparam kon_s.INIT=16'hB33F;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(cust_inst_sel_12),
    .I1(cust_inst_sel_5),
    .I2(cust_inst_sel_6),
    .I3(cust_inst_sel_7) 
);
defparam cust_inst_sel_s0.INIT=16'h8000;
  LUT2 n1068_s0 (
    .F(n1068_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1068_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n847_s1 (
    .F(n847_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n847_s1.INIT=4'h1;
  LUT3 n916_s1 (
    .F(n916_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n916_5) 
);
defparam n916_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(phisr[1]),
    .I1(ic_n_negedge),
    .I2(n50_3),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT4 tl_5_s (
    .F(tl[5]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[3]),
    .I2(tl_5_4),
    .I3(m_nc_sel_z) 
);
defparam tl_5_s.INIT=16'h0F44;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[2]),
    .I2(tl_4_4),
    .I3(m_nc_sel_z) 
);
defparam tl_4_s.INIT=16'h0F44;
  LUT4 tl_3_s (
    .F(tl[3]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[1]),
    .I2(tl_3_4),
    .I3(m_nc_sel_z) 
);
defparam tl_3_s.INIT=16'h0F44;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[0]),
    .I2(tl_2_4),
    .I3(m_nc_sel_z) 
);
defparam tl_2_s.INIT=16'h0F44;
  LUT4 am_s (
    .F(am),
    .I0(am_reg[0]),
    .I1(am_4),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam am_s.INIT=16'hAC03;
  LUT4 pm_s (
    .F(pm),
    .I0(mem_q_6[49]),
    .I1(pm_reg[0]),
    .I2(m_nc_sel_z),
    .I3(pm_4) 
);
defparam pm_s.INIT=16'hCFA0;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[42]),
    .I2(mul_2_4),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s.INIT=16'hF088;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(\mul_reg[0] [1]),
    .I1(mem_q_6[41]),
    .I2(m_nc_sel_z),
    .I3(mul_1_4) 
);
defparam mul_1_s.INIT=16'hA0CF;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(\mul_reg[0] [0]),
    .I1(mem_q_6[40]),
    .I2(m_nc_sel_z),
    .I3(mul_0_4) 
);
defparam mul_0_s.INIT=16'hA0CF;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(\sl_reg[1] [3]),
    .I1(sl_3_4),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_3_s.INIT=16'hCA30;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(\sl_reg[0] [2]),
    .I1(mem_q_6[14]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hA0CF;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(\sl_reg[0] [1]),
    .I1(mem_q_6[13]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hA0CF;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(\sl_reg[0] [0]),
    .I1(mem_q_6[12]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hA0CF;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_3_s.INIT=16'hCA00;
  LUT2 n2140_s2 (
    .F(n2140_5),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[4]) 
);
defparam n2140_s2.INIT=4'h1;
  LUT4 n2140_s3 (
    .F(n2140_6),
    .I0(d1reg_addr[1]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2140_7) 
);
defparam n2140_s3.INIT=16'h4000;
  LUT4 n2156_s2 (
    .F(n2156_5),
    .I0(d1reg_addr[1]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2140_7) 
);
defparam n2156_s2.INIT=16'h8000;
  LUT4 n2203_s2 (
    .F(n2203_5),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[2]),
    .I3(n2156_5) 
);
defparam n2203_s2.INIT=16'h4000;
  LUT3 kon_s0 (
    .F(kon_3),
    .I0(kon_5),
    .I1(kon_6),
    .I2(kon_7) 
);
defparam kon_s0.INIT=8'h40;
  LUT4 kon_s1 (
    .F(kon_4),
    .I0(q_0_0[0]),
    .I1(q_2_0[0]),
    .I2(cycle_d3_zz),
    .I3(cycle_d4_zz) 
);
defparam kon_s1.INIT=16'h03F5;
  LUT4 cust_inst_sel_s2 (
    .F(cust_inst_sel_5),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[4]),
    .I3(cust_inst_sel_10) 
);
defparam cust_inst_sel_s2.INIT=16'h0100;
  LUT4 cust_inst_sel_s3 (
    .F(cust_inst_sel_6),
    .I0(n35_59),
    .I1(n64_61),
    .I2(inst_reg[3]),
    .I3(n35_58) 
);
defparam cust_inst_sel_s3.INIT=16'h0FEE;
  LUT2 cust_inst_sel_s4 (
    .F(cust_inst_sel_7),
    .I0(inst_reg[2]),
    .I1(n35_58) 
);
defparam cust_inst_sel_s4.INIT=4'h4;
  LUT3 n916_s2 (
    .F(n916_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n916_s2.INIT=8'h10;
  LUT4 tl_5_s0 (
    .F(tl_5_4),
    .I0(tl_reg[5]),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_5_s0.INIT=16'hF53C;
  LUT4 tl_4_s0 (
    .F(tl_4_4),
    .I0(tl_reg[4]),
    .I1(tl_4_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_4_s0.INIT=16'hF53C;
  LUT4 tl_3_s0 (
    .F(tl_3_4),
    .I0(tl_reg[3]),
    .I1(tl_3_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_3_s0.INIT=16'hF53C;
  LUT4 tl_2_s0 (
    .F(tl_2_4),
    .I0(tl_reg[2]),
    .I1(tl_2_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_2_s0.INIT=16'hF53C;
  LUT3 am_s0 (
    .F(am_4),
    .I0(mem_q_6[50]),
    .I1(am_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam am_s0.INIT=8'hC5;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(pm_reg[1]),
    .I1(mem_q_6[48]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'hFA0C;
  LUT3 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z) 
);
defparam mul_2_s0.INIT=8'hCA;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(\mul_reg[1] [1]),
    .I1(mem_q_6[37]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'hF503;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(\mul_reg[1] [0]),
    .I1(mem_q_6[36]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'hF503;
  LUT3 sl_3_s0 (
    .F(sl_3_4),
    .I0(mem_q_15),
    .I1(\sl_reg[0] [3]),
    .I2(cust_inst_sel_z) 
);
defparam sl_3_s0.INIT=8'hC5;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(\sl_reg[1] [2]),
    .I1(mem_q_6[10]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'hF503;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(\sl_reg[1] [1]),
    .I1(mem_q_6[9]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'hF503;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(\sl_reg[1] [0]),
    .I1(mem_q_6[8]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'hF503;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT3 n2140_s4 (
    .F(n2140_7),
    .I0(d1reg_addr[5]),
    .I1(d1reg_addr[6]),
    .I2(d1reg_addr[7]) 
);
defparam n2140_s4.INIT=8'h01;
  LUT4 kon_s2 (
    .F(kon_5),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]),
    .I3(rhythm_reg[4]) 
);
defparam kon_s2.INIT=16'hF800;
  LUT4 kon_s3 (
    .F(kon_6),
    .I0(rhythm_reg[3]),
    .I1(perc_proc[3]),
    .I2(rhythm_reg[2]),
    .I3(perc_proc[1]) 
);
defparam kon_s3.INIT=16'h0777;
  LUT4 kon_s4 (
    .F(kon_7),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[0]),
    .I3(perc_proc[0]) 
);
defparam kon_s4.INIT=16'h0777;
  LUT3 cust_inst_sel_s5 (
    .F(cust_inst_sel_8),
    .I0(n35_58),
    .I1(n35_59),
    .I2(n64_61) 
);
defparam cust_inst_sel_s5.INIT=8'h01;
  LUT4 cust_inst_sel_s6 (
    .F(cust_inst_sel_9),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(n35_65),
    .I3(n35_62) 
);
defparam cust_inst_sel_s6.INIT=16'h6000;
  LUT4 cust_inst_sel_s7 (
    .F(cust_inst_sel_10),
    .I0(inst_reg[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[3]),
    .I3(perc_proc_d) 
);
defparam cust_inst_sel_s7.INIT=16'h033D;
  LUT3 tl_5_s1 (
    .F(tl_5_5),
    .I0(tl_rom[5]),
    .I1(inst_reg_latch[3]),
    .I2(inst_latch_oe) 
);
defparam tl_5_s1.INIT=8'hC5;
  LUT3 tl_4_s1 (
    .F(tl_4_5),
    .I0(tl_rom[4]),
    .I1(inst_reg_latch[2]),
    .I2(inst_latch_oe) 
);
defparam tl_4_s1.INIT=8'hC5;
  LUT3 tl_3_s1 (
    .F(tl_3_5),
    .I0(tl_rom[3]),
    .I1(inst_reg_latch[1]),
    .I2(inst_latch_oe) 
);
defparam tl_3_s1.INIT=8'hC5;
  LUT3 tl_2_s1 (
    .F(tl_2_5),
    .I0(tl_rom[2]),
    .I1(inst_reg_latch[0]),
    .I2(inst_latch_oe) 
);
defparam tl_2_s1.INIT=8'hC5;
  LUT4 cust_inst_sel_s8 (
    .F(cust_inst_sel_12),
    .I0(cust_inst_sel_8),
    .I1(cust_inst_sel_9),
    .I2(n35_58),
    .I3(inst_reg[1]) 
);
defparam cust_inst_sel_s8.INIT=16'h0111;
  LUT4 n2217_s3 (
    .F(n2217_8),
    .I0(addrreg_wrrq),
    .I1(n86_4),
    .I2(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I3(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n2217_s3.INIT=16'h0008;
  LUT4 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s3  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ),
    .I0(ff_dinst_7_6),
    .I1(n279_9),
    .I2(n279_10),
    .I3(n279_11) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s3 .INIT=16'h0010;
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .CLK(lcd_clk_d) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(lcd_clk_d) 
);
  DFFS \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(iorq_n_Z),
    .CLK(lcd_clk_d),
    .SET(w_cs_n_6) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .CLK(lcd_clk_d) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .CLK(lcd_clk_d),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n1431_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2187_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2191_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2209_4),
    .RESET(n672_5) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2209_4),
    .RESET(n672_5) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2209_4),
    .RESET(n672_5) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2209_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2203_4),
    .RESET(n672_5) 
);
  DFFE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2217_8) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n847_4),
    .CLK(lcd_clk_d),
    .CE(n1431_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(lcd_clk_d),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n889_1),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n890_1),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n891_1),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n892_1),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n893_6),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n916_4),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1068_3),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0_s2  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .D(ff_wr_n_i),
    .CLK(lcd_clk_d) 
);
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n922_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  INV n672_s2 (
    .O(n672_5),
    .I(rst_n) 
);
  INV n893_s2 (
    .O(n893_6),
    .I(d9reg_addrcntr[0]) 
);
  IKAOPLL_rw_synchronizer u_sync_addrreg (
    .lcd_clk_d(lcd_clk_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .n50_3(n50_3),
    .w_cs_n_6(w_cs_n_6),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .w_a_i(w_a_i[0]),
    .addrreg_wrrq(addrreg_wrrq),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 )
);
  IKAOPLL_rw_synchronizer_0 u_sync_datareg (
    .lcd_clk_d(lcd_clk_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .n50_3(n50_3),
    .w_a_i(w_a_i[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n922_3(n922_3),
    .n916_5(n916_5),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_0 u_fnum_msb (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n916_5(n916_5),
    .n922_3(n922_3),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[0]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_0_4(d_0_4),
    .fnum(fnum_4[8])
);
  IKAOPLL_d9reg_1 u_block (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_2 u_kon (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_3 u_susen (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_4 u_vol (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[3:0]),
    .d9reg_addr(d9reg_addr[5]),
    .d_3_4(d_3_4),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_5 u_inst (
    .rst_n(rst_n),
    .d_3_4(d_3_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_instrom u_instrom (
    .lcd_clk_d(lcd_clk_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cust_inst_sel_12(cust_inst_sel_12),
    .cust_inst_sel_5(cust_inst_sel_5),
    .cust_inst_sel_6(cust_inst_sel_6),
    .cust_inst_sel(cust_inst_sel),
    .cust_inst_sel_7(cust_inst_sel_7),
    .perc_proc_d(perc_proc_d),
    .cust_inst_sel_9(cust_inst_sel_9),
    .n1068_3(n1068_3),
    .rhythm_en(rhythm_en),
    .cyc13(cyc13),
    .perc_proc(perc_proc[4:0]),
    .inst_reg(inst_reg[3:0]),
    .dc_rom(dc_rom),
    .dm_rom(dm_rom),
    .n35_58(n35_58),
    .n35_59(n35_59),
    .n35_62(n35_62),
    .n35_65(n35_65),
    .n64_61(n64_61),
    .tl_rom(tl_rom[5:0]),
    .fb_rom(fb_rom[2:0]),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_6[8]),
    .mem_q_9(mem_q_6[9]),
    .mem_q_10(mem_q_6[10]),
    .mem_q_12(mem_q_6[12]),
    .mem_q_13(mem_q_6[13]),
    .mem_q_14(mem_q_6[14]),
    .mem_q_15(mem_q_15),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_6[36]),
    .mem_q_37(mem_q_6[37]),
    .mem_q_40(mem_q_6[40]),
    .mem_q_41(mem_q_6[41]),
    .mem_q_42(mem_q_6[42]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_6[48]),
    .mem_q_49(mem_q_6[49]),
    .mem_q_50(mem_q_6[50])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg */
module IKAOPLL_lfo (
  lcd_clk_d,
  n1827_9,
  cycle_d3_zz,
  n86_4,
  rst_n,
  cycle_00,
  m_nc_sel_z_6,
  n1570_5,
  cycle_d4,
  test_1,
  test_3,
  mcyccntr_lo,
  prescaler_co_4,
  pmval,
  amval
)
;
input lcd_clk_d;
input n1827_9;
input cycle_d3_zz;
input n86_4;
input rst_n;
input cycle_00;
input m_nc_sel_z_6;
input n1570_5;
input cycle_d4;
input test_1;
input test_3;
input [2:2] mcyccntr_lo;
output prescaler_co_4;
output [2:0] pmval;
output [3:0] amval;
wire n131_3;
wire n225_4;
wire n33_5;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_5;
wire n131_4;
wire n131_5;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire n230_6;
wire prescaler_co;
wire n25_8;
wire n63_7;
wire n64_8;
wire pm_prescaler_3_12;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(n131_4),
    .I1(amval_sr[0]),
    .I2(n131_5),
    .I3(rst_n) 
);
defparam n131_s0.INIT=16'hCA00;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s2.INIT=8'hB0;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(test_1),
    .I1(n131_4),
    .I2(n131_5),
    .I3(rst_n) 
);
defparam n154_s1.INIT=16'h4100;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(pm_prescaler[0]),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1827_9) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_cntup),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_tff_8) 
);
defparam amval_tff_s3.INIT=16'h0080;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT2 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5) 
);
defparam prescaler_co_s1.INIT=4'h8;
  LUT4 prescaler_co_s2 (
    .F(prescaler_co_5),
    .I0(prescaler_co_6),
    .I1(prescaler[0]),
    .I2(prescaler[1]),
    .I3(prescaler[2]) 
);
defparam prescaler_co_s2.INIT=16'h8000;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(cycle_d4),
    .I3(n131_6) 
);
defparam n131_s1.INIT=16'h0E00;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z),
    .I3(amval_sr[0]) 
);
defparam n131_s2.INIT=16'h10EF;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[1]),
    .I1(pm_prescaler[2]),
    .I2(pm_prescaler[3]),
    .I3(prescaler_co_5) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT3 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_sr[0]) 
);
defparam amval_tff_s4.INIT=8'h35;
  LUT3 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[3]),
    .I1(prescaler[4]),
    .I2(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=8'h80;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d3_zzz) 
);
defparam n131_s3.INIT=8'h0E;
  LUT4 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_sr[1]),
    .I1(amval_sr[2]),
    .I2(amval_tff_11),
    .I3(amval_tff) 
);
defparam amval_tff_s5.INIT=16'h1000;
  LUT4 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_tff),
    .I1(amval_sr[3]),
    .I2(amval_sr[5]),
    .I3(amval_sr[6]) 
);
defparam amval_tff_s6.INIT=16'h4000;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_sr[3]),
    .I1(amval_sr[4]),
    .I2(amval_sr[5]),
    .I3(amval_sr[6]) 
);
defparam amval_tff_s7.INIT=16'h0001;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n230_s2.INIT=8'h80;
  LUT3 prescaler_co_s4 (
    .F(prescaler_co),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(prescaler_co_5) 
);
defparam prescaler_co_s4.INIT=8'h80;
  LUT4 n25_s3 (
    .F(n25_8),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(prescaler[0]) 
);
defparam n25_s3.INIT=16'h7F80;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(n86_4),
    .I1(pm_prescaler[0]),
    .I2(prescaler_co),
    .I3(pm_prescaler[1]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT3 n64_s3 (
    .F(n64_8),
    .I0(n86_4),
    .I1(prescaler_co),
    .I2(pm_prescaler[0]) 
);
defparam n64_s3.INIT=8'h78;
  LUT4 pm_prescaler_3_s5 (
    .F(pm_prescaler_3_12),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(prescaler_co_5) 
);
defparam pm_prescaler_3_s5.INIT=16'h8000;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(lcd_clk_d),
    .CE(pm_prescaler_3_12),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(lcd_clk_d),
    .CE(pm_prescaler_3_12),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(lcd_clk_d),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(lcd_clk_d),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(lcd_clk_d),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(lcd_clk_d),
    .CE(n230_6) 
);
  DFFE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(lcd_clk_d),
    .CE(amval_tff_7),
    .RESET(n33_5) 
);
  DFFE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(lcd_clk_d),
    .CE(n225_4) 
);
  DFFE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(lcd_clk_d),
    .CE(n225_4) 
);
  DFFE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(lcd_clk_d),
    .CE(n225_4) 
);
  DFFE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(lcd_clk_d),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFR prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_8),
    .CLK(lcd_clk_d),
    .RESET(n33_5) 
);
defparam prescaler_0_s2.INIT=1'b0;
  DFFR pm_prescaler_1_s2 (
    .Q(pm_prescaler[1]),
    .D(n63_7),
    .CLK(lcd_clk_d),
    .RESET(n33_5) 
);
defparam pm_prescaler_1_s2.INIT=1'b0;
  DFFR pm_prescaler_0_s2 (
    .Q(pm_prescaler[0]),
    .D(n64_8),
    .CLK(lcd_clk_d),
    .RESET(n33_5) 
);
defparam pm_prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo */
module IKAOPLL_sr_6 (
  lcd_clk_d,
  n86_4,
  n426_6,
  cyc3r_phase_current,
  \sr[0] 
)
;
input lcd_clk_d;
input n86_4;
input n426_6;
input [18:0] cyc3r_phase_current;
output [18:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_6 */
module IKAOPLL_pg (
  lcd_clk_d,
  n86_4,
  pm,
  n672_5,
  m_nc_sel_z_6,
  prescaler_co_4,
  rst_n,
  cycle_d4,
  n158_6,
  cyc18r_start_attack,
  hh_tt_sel,
  rhythm_en,
  fnum,
  block,
  mul,
  cyc18r_phase_sr_out,
  fnum_5,
  pmval,
  mcyccntr_lo,
  test,
  mcyccntr_hi,
  hh_tt_start_attack_dly,
  n426_6,
  n1570_5,
  op_phase,
  \sr[0] 
)
;
input lcd_clk_d;
input n86_4;
input pm;
input n672_5;
input m_nc_sel_z_6;
input prescaler_co_4;
input rst_n;
input cycle_d4;
input n158_6;
input cyc18r_start_attack;
input hh_tt_sel;
input rhythm_en;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [18:0] cyc18r_phase_sr_out;
input [8:8] fnum_5;
input [2:0] pmval;
input [2:0] mcyccntr_lo;
input [2:1] test;
input [0:0] mcyccntr_hi;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output n1570_5;
output [9:0] op_phase;
output [18:0] \sr[0] ;
wire n138_21;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire n269_4;
wire op_phase_2_3;
wire op_phase_4_3;
wire op_phase_4_4;
wire op_phase_6_3;
wire op_phase_8_3;
wire op_phase_9_3;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ;
wire n607_5;
wire n607_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_7 ;
wire n607_7;
wire n607_8;
wire n607_9;
wire n607_10;
wire op_phase_0_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ;
wire n1574_6;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val ;
wire [35:19] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 n138_s16 (
    .F(n138_21),
    .I0(cyc0r_mul[0]),
    .I1(cyc0r_mul[1]),
    .I2(cyc0r_mul[2]),
    .I3(cyc0r_mul[3]) 
);
defparam n138_s16.INIT=16'hC2AA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=8'hCA;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n1570_s1.INIT=8'h40;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT2 op_phase_0_s (
    .F(op_phase[0]),
    .I0(cyc18r_phase_sr_out[9]),
    .I1(op_phase_0_6) 
);
defparam op_phase_0_s.INIT=4'h8;
  LUT2 op_phase_1_s (
    .F(op_phase[1]),
    .I0(cyc18r_phase_sr_out[10]),
    .I1(op_phase_0_6) 
);
defparam op_phase_1_s.INIT=4'h8;
  LUT2 op_phase_3_s (
    .F(op_phase[3]),
    .I0(cyc18r_phase_sr_out[12]),
    .I1(op_phase_0_6) 
);
defparam op_phase_3_s.INIT=4'h8;
  LUT3 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_0_6),
    .I1(cyc18r_phase_sr_out[11]),
    .I2(op_phase_2_3) 
);
defparam op_phase_2_s.INIT=8'hF8;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_4_3),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_4_4) 
);
defparam op_phase_4_s.INIT=8'h0E;
  LUT3 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_0_6),
    .I1(cyc18r_phase_sr_out[14]),
    .I2(op_phase_2_3) 
);
defparam op_phase_5_s.INIT=8'hF8;
  LUT3 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_0_6),
    .I1(cyc18r_phase_sr_out[15]),
    .I2(op_phase_6_3) 
);
defparam op_phase_6_s.INIT=8'hF8;
  LUT3 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_0_6),
    .I1(cyc18r_phase_sr_out[16]),
    .I2(op_phase_6_3) 
);
defparam op_phase_7_s.INIT=8'hF8;
  LUT4 op_phase_8_s (
    .F(op_phase[8]),
    .I0(op_phase_8_3),
    .I1(prescaler_co_4),
    .I2(cyc18r_phase_sr_out[17]),
    .I3(op_phase_0_6) 
);
defparam op_phase_8_s.INIT=16'hF0EE;
  LUT3 op_phase_9_s (
    .F(op_phase[9]),
    .I0(scramble_phase),
    .I1(op_phase_9_3),
    .I2(op_phase_4_3) 
);
defparam op_phase_9_s.INIT=8'hAC;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(n607_4),
    .I1(test[1]),
    .I2(noise_lfsr[22]),
    .I3(noise_lfsr[8]) 
);
defparam n607_s0.INIT=16'hEFFE;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=8'h60;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(cyc0r_block[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3 .INIT=16'h0F88;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h44F0;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT3 n141_s2 (
    .F(n141_5),
    .I0(test[2]),
    .I1(n141_6),
    .I2(n86_4) 
);
defparam n141_s2.INIT=8'hE0;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11 .INIT=16'hA0CF;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'h3A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=16'h0AFC;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'hCA;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5 .INIT=16'h0C0A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21 .INIT=16'hCA00;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=8'h80;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=16'h5F30;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=16'h5F30;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1 .INIT=16'hAFC0;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1 .INIT=16'hAFC0;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=8'h10;
  LUT4 n1570_s2 (
    .F(n1570_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(mcyccntr_lo[0]),
    .I3(cycle_d4) 
);
defparam n1570_s2.INIT=16'h1000;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT4 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(mcyccntr_lo[2]),
    .I1(noise_lfsr[22]),
    .I2(scramble_phase),
    .I3(op_phase_4_3) 
);
defparam op_phase_2_s0.INIT=16'h4100;
  LUT3 op_phase_4_s0 (
    .F(op_phase_4_3),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(n158_6) 
);
defparam op_phase_4_s0.INIT=8'h40;
  LUT3 op_phase_4_s1 (
    .F(op_phase_4_4),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]),
    .I2(n158_6) 
);
defparam op_phase_4_s1.INIT=8'h40;
  LUT4 op_phase_6_s0 (
    .F(op_phase_6_3),
    .I0(mcyccntr_lo[2]),
    .I1(noise_lfsr[22]),
    .I2(scramble_phase),
    .I3(op_phase_4_3) 
);
defparam op_phase_6_s0.INIT=16'h1400;
  LUT3 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(op_phase_4_3),
    .I1(noise_lfsr[22]),
    .I2(hh_phase_z[3]) 
);
defparam op_phase_8_s0.INIT=8'h14;
  LUT3 op_phase_9_s0 (
    .F(op_phase_9_3),
    .I0(cyc18r_phase_sr_out[18]),
    .I1(hh_phase_z[3]),
    .I2(op_phase_4_4) 
);
defparam op_phase_9_s0.INIT=8'hCA;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(noise_lfsr[18]),
    .I1(noise_lfsr[19]),
    .I2(n607_5),
    .I3(n607_6) 
);
defparam n607_s1.INIT=16'h1000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=8'h40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5 .INIT=8'hCA;
  LUT3 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(hh_tt_sel) 
);
defparam n141_s3.INIT=8'hAC;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12 .INIT=16'h03F5;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=16'h305F;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_7 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=16'hC0AF;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22 .INIT=16'h305F;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=16'hF503;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=16'hF503;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2 .INIT=16'hFA0C;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2 .INIT=16'hFA0C;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[14]),
    .I1(noise_lfsr[15]),
    .I2(n607_7),
    .I3(n607_8) 
);
defparam n607_s2.INIT=16'h1000;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[0]),
    .I1(noise_lfsr[1]),
    .I2(n607_9),
    .I3(n607_10) 
);
defparam n607_s3.INIT=16'h1000;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2 .INIT=16'h0CFA;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2 .INIT=16'h03F5;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[16]),
    .I1(noise_lfsr[17]),
    .I2(noise_lfsr[20]),
    .I3(noise_lfsr[21]) 
);
defparam n607_s4.INIT=16'h0001;
  LUT4 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[10]),
    .I1(noise_lfsr[11]),
    .I2(noise_lfsr[12]),
    .I3(noise_lfsr[13]) 
);
defparam n607_s5.INIT=16'h0001;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[6]),
    .I1(noise_lfsr[7]),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[9]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[2]),
    .I1(noise_lfsr[3]),
    .I2(noise_lfsr[4]),
    .I3(noise_lfsr[5]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT4 op_phase_0_s1 (
    .F(op_phase_0_6),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]),
    .I2(n158_6),
    .I3(op_phase_4_3) 
);
defparam op_phase_0_s1.INIT=16'h00BF;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6 .INIT=8'h70;
  LUT4 n1574_s2 (
    .F(n1574_6),
    .I0(rhythm_en),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(m_nc_sel_z_6) 
);
defparam n1574_s2.INIT=16'h8000;
  DFFE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_21),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .D(n245_2),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .D(n246_2),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .D(n247_2),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .D(n269_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .D(n270_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .D(n271_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .D(n272_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .D(n273_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .D(n274_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .D(n275_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .D(n276_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .D(n277_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .D(n278_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .D(n279_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .D(n280_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .D(n281_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .D(n282_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .D(n283_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .D(n284_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(lcd_clk_d),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(lcd_clk_d),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(lcd_clk_d),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(lcd_clk_d),
    .CE(n1570_4) 
);
  DFFE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(lcd_clk_d),
    .CE(n1574_6) 
);
  DFFE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(lcd_clk_d),
    .CE(n1574_6) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_5[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  MULT18X18 n243_s1 (
    .DOUT({DOUT[35:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,cyc0r_mul[3:1],n138_21}),
    .B({GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(GND) 
);
defparam n243_s1.AREG=1'b1;
defparam n243_s1.ASIGN_REG=1'b0;
defparam n243_s1.BREG=1'b0;
defparam n243_s1.BSIGN_REG=1'b0;
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.OUT_REG=1'b0;
defparam n243_s1.PIPE_REG=1'b0;
defparam n243_s1.SOA_REG=1'b0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_6 u_cyc4r_cyc18r_phase_sr (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .\sr[0] (\sr[0] [18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg */
module IKAOPLL_sr_7 (
  lcd_clk_d,
  n86_4,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input lcd_clk_d;
input n86_4;
input [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_7 */
module IKAOPLL_sr_8 (
  lcd_clk_d,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  envcntr_sr_16_14,
  envcntr_sr_16_18,
  cyc18r_attnlv,
  cyc2r_attnlv,
  \sr[0]_2_27 ,
  \sr[0]_2_29 ,
  cyc18r_attnlv_6,
  cyc19r_attnlv,
  cyc17r_attnlv
)
;
input lcd_clk_d;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input envcntr_sr_16_14;
input envcntr_sr_16_18;
input [1:0] cyc18r_attnlv;
input [6:2] cyc2r_attnlv;
output \sr[0]_2_27 ;
output \sr[0]_2_29 ;
output [6:2] cyc18r_attnlv_6;
output [6:0] cyc19r_attnlv;
output [6:2] cyc17r_attnlv;
wire \sr[0]_addr_tmp_18 ;
wire \sr[0]_addr_tmp_20 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \sr[0]_2_s14  (
    .F(\sr[0]_2_27 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_2_s14 .INIT=8'h78;
  LUT4 \sr[0]_2_s15  (
    .F(\sr[0]_2_29 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_2_s15 .INIT=16'h7F80;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_18 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'hE1;
  LUT4 \sr[0]_addr_tmp_s8  (
    .F(\sr[0]_addr_tmp_20 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_addr_tmp_s8 .INIT=16'hFE01;
  DFFE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv_6[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv_6[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv_6[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv_6[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv_6[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv_6[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv_6[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv_6[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv_6[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv_6[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[0]_2_s10  (
    .DO(cyc17r_attnlv[5:2]),
    .DI(cyc2r_attnlv[5:2]),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[0]_2_s11  (
    .DO({DO[3:1],cyc17r_attnlv[6]}),
    .DI({GND,GND,GND,cyc2r_attnlv[6]}),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_8 */
module IKAOPLL_eg (
  lcd_clk_d,
  n86_4,
  n672_5,
  kon,
  n426_6,
  am,
  \sr[2]_0_23 ,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  m_nc_sel_z,
  cust_inst_sel_z,
  m_nc_sel,
  cycle_d4_zz,
  cycle_d3_zz,
  inst_latch_oe,
  kon_z,
  m_nc_sel_z_6,
  n1570_5,
  \sr[2]_addr_tmp_17 ,
  block,
  \sr[0] ,
  \sr[0]_7 ,
  \sr[0]_8 ,
  sl,
  tl,
  fnum,
  fnum_9,
  test_0,
  test_3,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  ksr_reg,
  \rr_reg[0] ,
  \ksl_reg[1] ,
  \ksl_reg[0] ,
  etyp_reg,
  q_1,
  \rr_reg[1] ,
  \ar_reg[0] ,
  \dr_reg[0] ,
  q_0,
  q_2,
  \ar_reg[1] ,
  \dr_reg[1] ,
  mcyccntr_lo,
  cyc18r_start_attack,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  op_attnlv_max,
  n1827_9,
  hh_tt_start_attack_dly_1_36,
  op_attnlv,
  hh_tt_start_attack_dly,
  cyc18r_phase_sr_out,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6
)
;
input lcd_clk_d;
input n86_4;
input n672_5;
input kon;
input n426_6;
input am;
input \sr[2]_0_23 ;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input m_nc_sel_z;
input cust_inst_sel_z;
input m_nc_sel;
input cycle_d4_zz;
input cycle_d3_zz;
input inst_latch_oe;
input kon_z;
input m_nc_sel_z_6;
input n1570_5;
input \sr[2]_addr_tmp_17 ;
input [2:0] block;
input [18:0] \sr[0] ;
input [11:0] \sr[0]_7 ;
input [11:0] \sr[0]_8 ;
input [3:0] sl;
input [5:0] tl;
input [7:5] fnum;
input [8:8] fnum_9;
input test_0;
input test_3;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_7;
input mem_q_15;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] ksr_reg;
input [3:0] \rr_reg[0] ;
input [1:0] \ksl_reg[1] ;
input [1:0] \ksl_reg[0] ;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \rr_reg[1] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[0] ;
input [0:0] q_0;
input [0:0] q_2;
input [3:0] \ar_reg[1] ;
input [3:0] \dr_reg[1] ;
input [2:2] mcyccntr_lo;
output cyc18r_start_attack;
output hh_tt_start_attack_dly_1_6;
output envcntr_sr_16_10;
output op_attnlv_max;
output n1827_9;
output hh_tt_start_attack_dly_1_36;
output [6:0] op_attnlv;
output [14:14] hh_tt_start_attack_dly;
output [18:0] cyc18r_phase_sr_out;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_zz_tap6;
wire n34_3;
wire n35_3;
wire n36_3;
wire n139_3;
wire n145_3;
wire n190_3;
wire n195_3;
wire n200_3;
wire n206_3;
wire cyc18c_start_attack;
wire n396_3;
wire n397_3;
wire cyc18c_attnlv_quite;
wire n350_11;
wire n354_5;
wire cyc1c_egparam_saturated_3_5;
wire n845_5;
wire n356_7;
wire n357_7;
wire cyc18c_ksval_shifted_0_9;
wire n350_13;
wire n817_5;
wire n816_5;
wire n815_5;
wire n814_5;
wire n353_12;
wire n352_12;
wire n351_10;
wire n12_9;
wire hh_tt_start_attack_dly_addr_tmp_14;
wire hh_tt_start_attack_dly_1_33;
wire zb_sr_addr_tmp_17;
wire hh_tt_start_attack_dly_addr_tmp_16;
wire hh_tt_start_attack_dly_addr_tmp_18;
wire zb_sr_addr_tmp_19;
wire n34_4;
wire n190_4;
wire n190_5;
wire n195_4;
wire n206_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n396_4;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_1_4;
wire cyc2c_attndelta_1_5;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_3_4;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_5_4;
wire cyc18c_attnlv_quite_8;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_10;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_3_12;
wire cyc18c_ksval_shifted_2_10;
wire cyc18c_ksval_shifted_1_10;
wire n350_14;
wire n354_6;
wire cyc18c_ksval_shifted_0_10;
wire cyc18c_ksval_shifted_5_10;
wire n350_15;
wire n350_16;
wire n350_17;
wire n353_13;
wire n353_14;
wire n353_15;
wire n352_14;
wire n351_11;
wire n351_12;
wire n351_13;
wire cyc2c_curr_attnlv_0_6;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_next_envstat_0_6;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_0_11;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_1_7;
wire cyc2c_attndelta_2_6;
wire cyc2c_attndelta_2_7;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_4_5;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_4_12;
wire cyc18c_ksval_shifted_3_13;
wire cyc18c_ksval_shifted_3_14;
wire cyc18c_ksval_shifted_1_12;
wire n354_7;
wire cyc18c_ksval_shifted_0_11;
wire n350_19;
wire n350_20;
wire n350_21;
wire n350_22;
wire n350_23;
wire n350_24;
wire n353_17;
wire n352_15;
wire n351_14;
wire n351_15;
wire n351_16;
wire cyc2c_curr_attnlv_0_8;
wire cyc2c_next_envstat_0_7;
wire cyc2c_attndelta_0_12;
wire cyc2c_attndelta_0_14;
wire n350_25;
wire n350_26;
wire n350_27;
wire n350_28;
wire n353_18;
wire n353_19;
wire n353_20;
wire n352_17;
wire n352_18;
wire n352_19;
wire n351_17;
wire n351_18;
wire n351_19;
wire n351_20;
wire cyc2c_attndelta_0_15;
wire n353_21;
wire n353_22;
wire n353_23;
wire n352_20;
wire n352_21;
wire hh_tt_start_attack_dly_1_35;
wire det_one_10;
wire cyc18c_ksval_shifted_1_14;
wire n352_23;
wire n352_25;
wire n1830_6;
wire cyc2c_attndelta_0_18;
wire zb_sr_16_30;
wire n13_8;
wire cyc2c_attndelta_0_20;
wire n350_30;
wire n353_25;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire hh_tt_start_attack_dly_1_10;
wire hh_tt_start_attack_dly_1_14;
wire hh_tt_start_attack_dly_1_18;
wire zb_sr_16_10;
wire zb_sr_16_14;
wire envcntr_sr_16_14;
wire envcntr_sr_16_18;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n772_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire n742_1_SUM;
wire n742_3;
wire n743_1_SUM;
wire n743_3;
wire \sr[0]_2_27 ;
wire \sr[0]_2_29 ;
wire [5:3] cyc18c_ksval_base;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [12:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:1] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [6:0] cyc18r_attnlv;
wire [1:0] cyc17r_envstat;
wire [3:0] cyc19r_sl;
wire [2:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc19r_envstat;
wire [6:0] cyc19r_attnlv;
wire [6:2] cyc17r_attnlv;
wire [31:20] DO;
wire [3:1] DO_0;
wire [3:1] DO_1;
wire VCC;
wire GND;
  LUT4 cyc18c_ksval_base_5_s16 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_base_5_s16.INIT=16'h7FFE;
  LUT4 cyc18c_ksval_base_4_s16 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_base_4_s16.INIT=16'h7FF0;
  LUT4 cyc18c_ksval_base_3_s16 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_base_3_s16.INIT=16'h7F0C;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n34_4) 
);
defparam n34_s0.INIT=8'h80;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(envcntr_sr[0]),
    .I1(n34_4),
    .I2(rst_n) 
);
defparam n35_s0.INIT=8'h60;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n36_s0.INIT=8'hCA;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n139_s0.INIT=4'hE;
  LUT2 n145_s0 (
    .F(n145_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n145_s0.INIT=4'h8;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n190_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hEFFF;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n190_4),
    .I3(n195_4) 
);
defparam n195_s0.INIT=16'hEFFF;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n190_5),
    .I3(n195_4) 
);
defparam n200_s0.INIT=16'hEFFF;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(n206_4) 
);
defparam n206_s0.INIT=16'hFEFF;
  LUT4 cyc18c_start_attack_s0 (
    .F(cyc18c_start_attack),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc18c_attnlv_quite) 
);
defparam cyc18c_start_attack_s0.INIT=16'h8000;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc2c_next_envstat_1_5),
    .I1(cyc19r_start_attack),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT4 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc2c_next_envstat_0_5),
    .I1(cyc19r_kon),
    .I2(cyc19r_start_attack),
    .I3(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=16'h0BFF;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(n396_4),
    .I1(envcntr[0]),
    .I2(envcntr[1]),
    .I3(cyc0r_ksr_factor[0]) 
);
defparam n396_s0.INIT=16'h2B22;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n397_s0.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6) 
);
defparam cyc2c_attndelta_0_s0.INIT=8'hF1;
  LUT3 cyc2c_attndelta_1_s0 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc2c_attndelta_0_5),
    .I1(cyc2c_attndelta_1_4),
    .I2(cyc2c_attndelta_1_5) 
);
defparam cyc2c_attndelta_1_s0.INIT=8'hF4;
  LUT4 cyc2c_attndelta_2_s0 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_2_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s0.INIT=16'h1F00;
  LUT2 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_3_4),
    .I1(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=4'h4;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_4_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'h1F00;
  LUT3 cyc2c_attndelta_5_s0 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta[6]) 
);
defparam cyc2c_attndelta_5_s0.INIT=8'h70;
  LUT3 cyc2c_attndelta_6_s0 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc2c_attndelta_1_4),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_6_s0.INIT=8'hD0;
  LUT4 cyc18c_attnlv_quite_s4 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc18c_attnlv_quite_8),
    .I1(cyc17r_attnlv[2]),
    .I2(cyc17r_attnlv[3]),
    .I3(cyc17r_attnlv[4]) 
);
defparam cyc18c_attnlv_quite_s4.INIT=16'h8000;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(op_attnlv_max_3),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc19r_attnlv[2]) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h000B;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_3_10),
    .I1(cyc18c_ksval_shifted_3_11),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h0CCA;
  LUT4 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_3_10),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=16'h0A3C;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_1_10),
    .I1(cyc18c_ksval_shifted_1_14),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h03EA;
  LUT2 n350_s6 (
    .F(n350_11),
    .I0(n86_4),
    .I1(n350_14) 
);
defparam n350_s6.INIT=4'h8;
  LUT2 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n86_4) 
);
defparam n354_s2.INIT=4'h8;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n845_s2 (
    .F(n845_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n845_s2.INIT=4'h8;
  LUT3 n356_s0 (
    .F(n356_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n354_6) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_7),
    .I0(block[1]),
    .I1(fnum_9[8]),
    .I2(n354_6) 
);
defparam n357_s0.INIT=8'hAC;
  LUT4 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_9),
    .I0(cyc18c_ksval_shifted_0_10),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_1_10),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=16'hF088;
  LUT4 cyc18c_ksval_shifted_6_s5 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_4_9),
    .I2(cyc18c_ksval_shifted_3_12),
    .I3(cyc18c_ksval_adder_hi[2]) 
);
defparam cyc18c_ksval_shifted_6_s5.INIT=16'h0100;
  LUT4 n350_s7 (
    .F(n350_13),
    .I0(n350_15),
    .I1(n350_16),
    .I2(n350_17),
    .I3(n350_30) 
);
defparam n350_s7.INIT=16'hF200;
  LUT2 n817_s1 (
    .F(n817_5),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n817_s1.INIT=4'h8;
  LUT2 n816_s1 (
    .F(n816_5),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n816_s1.INIT=4'h8;
  LUT2 n815_s1 (
    .F(n815_5),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_5),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n814_s1.INIT=4'h8;
  LUT4 n353_s6 (
    .F(n353_12),
    .I0(n350_14),
    .I1(n353_13),
    .I2(n353_14),
    .I3(n353_15) 
);
defparam n353_s6.INIT=16'hFF10;
  LUT4 n352_s6 (
    .F(n352_12),
    .I0(n350_14),
    .I1(n352_23),
    .I2(n352_14),
    .I3(n353_15) 
);
defparam n352_s6.INIT=16'hFF01;
  LUT4 n351_s5 (
    .F(n351_10),
    .I0(n351_11),
    .I1(n351_12),
    .I2(n353_15),
    .I3(n351_13) 
);
defparam n351_s5.INIT=16'hF4FE;
  LUT4 cyc19c_attnlv_saturated_0_s1 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[0]) 
);
defparam cyc19c_attnlv_saturated_0_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s1 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[1]) 
);
defparam cyc19c_attnlv_saturated_1_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s1 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[2]) 
);
defparam cyc19c_attnlv_saturated_2_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s1 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[3]) 
);
defparam cyc19c_attnlv_saturated_3_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s1 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[4]) 
);
defparam cyc19c_attnlv_saturated_4_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s1 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[5]) 
);
defparam cyc19c_attnlv_saturated_5_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_6_s1 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[6]) 
);
defparam cyc19c_attnlv_saturated_6_s1.INIT=16'hFFFE;
  LUT3 cyc2c_curr_attnlv_0_s1 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_0_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_1_s1 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_1_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_2_s1 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_2_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_3_s1 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_3_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_4_s1 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_4_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_5_s1 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_5_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_6_s1 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_6_s1.INIT=8'h4F;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT2 hh_tt_start_attack_dly_1_s16 (
    .F(hh_tt_start_attack_dly_addr_tmp_14),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10) 
);
defparam hh_tt_start_attack_dly_1_s16.INIT=4'h6;
  LUT4 hh_tt_start_attack_dly_1_s18 (
    .F(hh_tt_start_attack_dly_1_33),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_1_s18.INIT=16'h7F80;
  LUT2 zb_sr_16_s16 (
    .F(zb_sr_addr_tmp_17),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10) 
);
defparam zb_sr_16_s16.INIT=4'h6;
  LUT3 hh_tt_start_attack_dly_addr_tmp_s5 (
    .F(hh_tt_start_attack_dly_addr_tmp_16),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s5.INIT=8'h87;
  LUT4 hh_tt_start_attack_dly_addr_tmp_s6 (
    .F(hh_tt_start_attack_dly_addr_tmp_18),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s6.INIT=16'hF807;
  LUT3 zb_sr_addr_tmp_s10 (
    .F(zb_sr_addr_tmp_19),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_addr_tmp_s10.INIT=8'h87;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n34_s1.INIT=16'hE000;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n190_s1.INIT=4'h1;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n190_s2.INIT=4'h1;
  LUT2 n195_s1 (
    .F(n195_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n195_s1.INIT=4'h1;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(zb_sr[4]),
    .I1(zb_sr[6]),
    .I2(zb_sr[2]),
    .I3(zb_sr[0]) 
);
defparam n206_s1.INIT=16'h0001;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(n743_3),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'hFA0C;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]),
    .I2(envcntr[0]),
    .I3(cyc0r_ksr_factor[1]) 
);
defparam n396_s1.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc2c_attndelta_0_8),
    .I2(eg_prescaler_d0_z),
    .I3(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_0_s1.INIT=16'h00BF;
  LUT3 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc2c_attndelta_2_5),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_8) 
);
defparam cyc2c_attndelta_0_s2.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_0_10),
    .I2(cyc2c_attndelta_0_11),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_0_s3.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_1_s1 (
    .F(cyc2c_attndelta_1_4),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_1_s1.INIT=16'hE000;
  LUT4 cyc2c_attndelta_1_s2 (
    .F(cyc2c_attndelta_1_5),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_1_7),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_1_s2.INIT=16'h1F00;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_0_10),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_2_6) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hE0;
  LUT4 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc2c_attndelta_2_7),
    .I3(cyc19r_kon) 
);
defparam cyc2c_attndelta_2_s2.INIT=16'h1000;
  LUT4 cyc2c_attndelta_3_s1 (
    .F(cyc2c_attndelta_3_4),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_3_5),
    .I3(cyc2c_attndelta_0_10) 
);
defparam cyc2c_attndelta_3_s1.INIT=16'hE000;
  LUT4 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_4_5),
    .I3(cyc2c_attndelta_0_10) 
);
defparam cyc2c_attndelta_4_s1.INIT=16'h0D00;
  LUT3 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc2c_attndelta_4_5),
    .I1(cyc2c_attndelta_0_4),
    .I2(cyc2c_attndelta_0_10) 
);
defparam cyc2c_attndelta_5_s1.INIT=8'h40;
  LUT2 cyc18c_attnlv_quite_s5 (
    .F(cyc18c_attnlv_quite_8),
    .I0(cyc17r_attnlv[5]),
    .I1(cyc17r_attnlv[6]) 
);
defparam cyc18c_attnlv_quite_s5.INIT=4'h8;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(m_nc_sel_z),
    .I1(mem_q_35),
    .I2(cyc18c_ksval_shifted_4_11),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'h0F77;
  LUT2 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=4'h1;
  LUT4 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_adder_hi[1]),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=16'hF503;
  LUT2 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_10),
    .I0(cyc18c_ksval_shifted_3_13),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=4'h8;
  LUT4 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=16'h0C0A;
  LUT4 cyc18c_ksval_shifted_3_s7 (
    .F(cyc18c_ksval_shifted_3_12),
    .I0(mem_q_34),
    .I1(cyc18c_ksval_shifted_3_14),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s7.INIT=16'h35CF;
  LUT4 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_10),
    .I0(cyc18c_ksval_shifted_4_9),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_0_10),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=16'hBBF0;
  LUT3 cyc18c_ksval_shifted_1_s5 (
    .F(cyc18c_ksval_shifted_1_10),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_1_12) 
);
defparam cyc18c_ksval_shifted_1_s5.INIT=8'h40;
  LUT4 n350_s8 (
    .F(n350_14),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s8.INIT=16'h4000;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(mem_q_45),
    .I1(ksr_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n354_7) 
);
defparam n354_s3.INIT=16'h5F30;
  LUT2 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(cyc18c_ksval_shifted_0_11),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=4'h4;
  LUT3 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_10),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=8'hAC;
  LUT4 n350_s9 (
    .F(n350_15),
    .I0(n350_19),
    .I1(n350_20),
    .I2(cyc17r_envstat[0]),
    .I3(n351_11) 
);
defparam n350_s9.INIT=16'hCA00;
  LUT4 n350_s10 (
    .F(n350_16),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_21) 
);
defparam n350_s10.INIT=16'h5F30;
  LUT4 n350_s11 (
    .F(n350_17),
    .I0(n350_22),
    .I1(n350_23),
    .I2(n351_11),
    .I3(n350_24) 
);
defparam n350_s11.INIT=16'h0305;
  LUT4 n353_s7 (
    .F(n353_13),
    .I0(n350_24),
    .I1(n350_20),
    .I2(n353_25),
    .I3(n351_11) 
);
defparam n353_s7.INIT=16'h0D00;
  LUT4 n353_s8 (
    .F(n353_14),
    .I0(cyc17r_envstat[0]),
    .I1(n350_19),
    .I2(n353_17),
    .I3(n351_11) 
);
defparam n353_s8.INIT=16'hEEF0;
  LUT4 n353_s9 (
    .F(n353_15),
    .I0(m_nc_sel),
    .I1(kon),
    .I2(n350_19),
    .I3(n350_20) 
);
defparam n353_s9.INIT=16'h1000;
  LUT4 n352_s8 (
    .F(n352_14),
    .I0(n350_15),
    .I1(n352_15),
    .I2(n351_11),
    .I3(n352_25) 
);
defparam n352_s8.INIT=16'hDDD0;
  LUT2 n351_s6 (
    .F(n351_11),
    .I0(cyc18c_start_attack),
    .I1(cyc17r_envstat[1]) 
);
defparam n351_s6.INIT=4'h4;
  LUT4 n351_s7 (
    .F(n351_12),
    .I0(n351_14),
    .I1(n351_15),
    .I2(n352_23),
    .I3(n350_24) 
);
defparam n351_s7.INIT=16'h0305;
  LUT4 n351_s8 (
    .F(n351_13),
    .I0(n350_19),
    .I1(n350_20),
    .I2(cyc17r_envstat[0]),
    .I3(n351_16) 
);
defparam n351_s8.INIT=16'hCF05;
  LUT4 cyc2c_curr_attnlv_0_s2 (
    .F(cyc2c_curr_attnlv_0_6),
    .I0(cyc19r_start_attack),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_curr_attnlv_0_s2.INIT=16'h8000;
  LUT4 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc2c_curr_attnlv_0_8),
    .I1(cyc19r_start_attack),
    .I2(cyc19r_attnlv_quite),
    .I3(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=16'hEF00;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_next_envstat_0_7) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0100;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc2c_attndelta_0_12),
    .I1(cyc2c_attndelta_0_18),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_4_5) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h001F;
  LUT4 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_attndelta_0_14),
    .I2(cyc19r_attnlv_quite),
    .I3(cyc19r_start_attack) 
);
defparam cyc2c_attndelta_0_s5.INIT=16'h000E;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'h1800;
  LUT3 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc2c_attndelta_0_18),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_0_s7.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s8 (
    .F(cyc2c_attndelta_0_11),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_0_s8.INIT=16'hB0BB;
  LUT2 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_1_s3.INIT=4'h8;
  LUT4 cyc2c_attndelta_1_s4 (
    .F(cyc2c_attndelta_1_7),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_0_10),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_4_5) 
);
defparam cyc2c_attndelta_1_s4.INIT=16'hE0EE;
  LUT4 cyc2c_attndelta_2_s3 (
    .F(cyc2c_attndelta_2_6),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_2_s3.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_2_s4 (
    .F(cyc2c_attndelta_2_7),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc2c_attndelta_1_6),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_attndelta_2_s4.INIT=16'h007F;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_4_s2 (
    .F(cyc2c_attndelta_4_5),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_4_s2.INIT=16'h1400;
  LUT3 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=8'hCA;
  LUT4 cyc18c_ksval_shifted_4_s8 (
    .F(cyc18c_ksval_shifted_4_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_shifted_4_s8.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_3_s8 (
    .F(cyc18c_ksval_shifted_3_13),
    .I0(fnum[5]),
    .I1(fnum_9[8]),
    .I2(fnum[6]),
    .I3(fnum[7]) 
);
defparam cyc18c_ksval_shifted_3_s8.INIT=16'h7CA0;
  LUT3 cyc18c_ksval_shifted_3_s9 (
    .F(cyc18c_ksval_shifted_3_14),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s9.INIT=8'hC5;
  LUT4 cyc18c_ksval_shifted_1_s7 (
    .F(cyc18c_ksval_shifted_1_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_shifted_1_s7.INIT=16'h0EE8;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(mem_q_44),
    .I1(ksr_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n354_s4.INIT=16'h03F5;
  LUT4 cyc18c_ksval_shifted_0_s6 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_9[8]) 
);
defparam cyc18c_ksval_shifted_0_s6.INIT=16'hC35F;
  LUT4 n350_s13 (
    .F(n350_19),
    .I0(mem_q_47),
    .I1(etyp_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n350_25) 
);
defparam n350_s13.INIT=16'h5F30;
  LUT4 n350_s14 (
    .F(n350_20),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(n350_26),
    .I3(cycle_d3_zz) 
);
defparam n350_s14.INIT=16'hBBF0;
  LUT4 n350_s15 (
    .F(n350_21),
    .I0(mem_q_3),
    .I1(\rr_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s15.INIT=16'h03F5;
  LUT4 n350_s16 (
    .F(n350_22),
    .I0(mem_q_31),
    .I1(\ar_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_27) 
);
defparam n350_s16.INIT=16'h5F30;
  LUT4 n350_s17 (
    .F(n350_23),
    .I0(mem_q_23),
    .I1(\dr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_28) 
);
defparam n350_s17.INIT=16'h5F30;
  LUT2 n350_s18 (
    .F(n350_24),
    .I0(cyc18c_start_attack),
    .I1(cyc17r_envstat[0]) 
);
defparam n350_s18.INIT=4'h4;
  LUT4 n353_s11 (
    .F(n353_17),
    .I0(n353_19),
    .I1(n353_20),
    .I2(n352_23),
    .I3(n350_24) 
);
defparam n353_s11.INIT=16'h0305;
  LUT4 n352_s9 (
    .F(n352_15),
    .I0(\rr_reg[0] [1]),
    .I1(mem_q_5),
    .I2(m_nc_sel_z),
    .I3(n352_17) 
);
defparam n352_s9.INIT=16'h5F30;
  LUT4 n351_s9 (
    .F(n351_14),
    .I0(\ar_reg[0] [2]),
    .I1(mem_q_30),
    .I2(m_nc_sel_z),
    .I3(n351_17) 
);
defparam n351_s9.INIT=16'h5F30;
  LUT4 n351_s10 (
    .F(n351_15),
    .I0(\dr_reg[0] [2]),
    .I1(mem_q_22),
    .I2(m_nc_sel_z),
    .I3(n351_18) 
);
defparam n351_s10.INIT=16'h5F30;
  LUT4 n351_s11 (
    .F(n351_16),
    .I0(\rr_reg[0] [2]),
    .I1(n351_19),
    .I2(m_nc_sel_z),
    .I3(n351_20) 
);
defparam n351_s11.INIT=16'hC07F;
  LUT2 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv_0_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=4'h1;
  LUT4 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=16'h0001;
  LUT4 cyc2c_attndelta_0_s9 (
    .F(cyc2c_attndelta_0_12),
    .I0(cyc2c_attndelta_1_6),
    .I1(cyc2c_attndelta_0_15),
    .I2(cyc2c_attndelta_0_20),
    .I3(cyc2c_egparam_final[2]) 
);
defparam cyc2c_attndelta_0_s9.INIT=16'h4000;
  LUT2 cyc2c_attndelta_0_s11 (
    .F(cyc2c_attndelta_0_14),
    .I0(cyc19r_envstat[0]),
    .I1(n743_3) 
);
defparam cyc2c_attndelta_0_s11.INIT=4'h8;
  LUT4 n350_s19 (
    .F(n350_25),
    .I0(mem_q_46),
    .I1(etyp_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s19.INIT=16'h03F5;
  LUT3 n350_s20 (
    .F(n350_26),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n350_s20.INIT=8'h35;
  LUT4 n350_s21 (
    .F(n350_27),
    .I0(mem_q_27),
    .I1(\ar_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s21.INIT=16'h03F5;
  LUT4 n350_s22 (
    .F(n350_28),
    .I0(mem_q_19),
    .I1(\dr_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s22.INIT=16'h03F5;
  LUT4 n353_s12 (
    .F(n353_18),
    .I0(\rr_reg[0] [0]),
    .I1(mem_q_4),
    .I2(m_nc_sel_z),
    .I3(n353_21) 
);
defparam n353_s12.INIT=16'hAFC0;
  LUT4 n353_s13 (
    .F(n353_19),
    .I0(\ar_reg[0] [0]),
    .I1(mem_q_28),
    .I2(m_nc_sel_z),
    .I3(n353_22) 
);
defparam n353_s13.INIT=16'h5F30;
  LUT4 n353_s14 (
    .F(n353_20),
    .I0(\dr_reg[0] [0]),
    .I1(mem_q_20),
    .I2(m_nc_sel_z),
    .I3(n353_23) 
);
defparam n353_s14.INIT=16'h5F30;
  LUT4 n352_s11 (
    .F(n352_17),
    .I0(\rr_reg[1] [1]),
    .I1(mem_q_1),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s11.INIT=16'hF503;
  LUT4 n352_s12 (
    .F(n352_18),
    .I0(\ar_reg[0] [1]),
    .I1(mem_q_29),
    .I2(m_nc_sel_z),
    .I3(n352_20) 
);
defparam n352_s12.INIT=16'h5F30;
  LUT4 n352_s13 (
    .F(n352_19),
    .I0(\dr_reg[0] [1]),
    .I1(mem_q_21),
    .I2(m_nc_sel_z),
    .I3(n352_21) 
);
defparam n352_s13.INIT=16'h5F30;
  LUT4 n351_s12 (
    .F(n351_17),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s12.INIT=16'hF503;
  LUT4 n351_s13 (
    .F(n351_18),
    .I0(\dr_reg[1] [2]),
    .I1(mem_q_18),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s13.INIT=16'hF503;
  LUT4 n351_s14 (
    .F(n351_19),
    .I0(inst_latch_oe),
    .I1(kon_z),
    .I2(mem_q_15),
    .I3(n351_20) 
);
defparam n351_s14.INIT=16'h1FEE;
  LUT4 n351_s15 (
    .F(n351_20),
    .I0(mem_q_2),
    .I1(\rr_reg[1] [2]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s15.INIT=16'h0CFA;
  LUT4 cyc2c_attndelta_0_s12 (
    .F(cyc2c_attndelta_0_15),
    .I0(cyc1r_ksr_factor_lo[0]),
    .I1(cyc1r_ksr_factor_lo[1]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_0_s12.INIT=16'h0ACF;
  LUT4 n353_s15 (
    .F(n353_21),
    .I0(\rr_reg[1] [0]),
    .I1(mem_q_0),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s15.INIT=16'hFA0C;
  LUT4 n353_s16 (
    .F(n353_22),
    .I0(\ar_reg[1] [0]),
    .I1(mem_q_24),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s16.INIT=16'hF503;
  LUT4 n353_s17 (
    .F(n353_23),
    .I0(\dr_reg[1] [0]),
    .I1(mem_q_16),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s17.INIT=16'hF503;
  LUT4 n352_s14 (
    .F(n352_20),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s14.INIT=16'hF503;
  LUT4 n352_s15 (
    .F(n352_21),
    .I0(\dr_reg[1] [1]),
    .I1(mem_q_17),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s15.INIT=16'hF503;
  LUT3 hh_tt_start_attack_dly_1_s19 (
    .F(hh_tt_start_attack_dly_1_35),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_1_s19.INIT=8'h78;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT4 cyc18c_ksval_shifted_1_s8 (
    .F(cyc18c_ksval_shifted_1_14),
    .I0(cyc18c_ksval_shifted_0_11),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_3_10),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s8.INIT=16'hF0BB;
  LUT3 n352_s16 (
    .F(n352_23),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z) 
);
defparam n352_s16.INIT=8'h10;
  LUT4 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_shifted_5_10),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_4_12),
    .I3(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=16'h2220;
  LUT4 n352_s17 (
    .F(n352_25),
    .I0(n352_18),
    .I1(n352_19),
    .I2(cyc18c_start_attack),
    .I3(cyc17r_envstat[0]) 
);
defparam n352_s17.INIT=16'hACAA;
  LUT3 n1830_s2 (
    .F(n1830_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1830_s2.INIT=8'h80;
  LUT4 cyc2c_attndelta_0_s14 (
    .F(cyc2c_attndelta_0_18),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_0_s14.INIT=16'h1000;
  LUT3 zb_sr_16_s18 (
    .F(zb_sr_16_30),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_16_s18.INIT=8'h78;
  LUT3 n1827_s3 (
    .F(n1827_9),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5) 
);
defparam n1827_s3.INIT=8'h80;
  LUT4 n13_s3 (
    .F(n13_8),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(eg_prescaler[0]) 
);
defparam n13_s3.INIT=16'h7F80;
  LUT4 cyc2c_attndelta_0_s15 (
    .F(cyc2c_attndelta_0_20),
    .I0(cyc1r_egparam_zero),
    .I1(cyc1r_egparam_saturated[3]),
    .I2(cyc1r_attenrate[3]),
    .I3(cyc2c_egparam_final_2_2) 
);
defparam cyc2c_attndelta_0_s15.INIT=16'h4114;
  LUT4 n350_s23 (
    .F(n350_30),
    .I0(n353_15),
    .I1(kon_z),
    .I2(inst_latch_oe),
    .I3(m_nc_sel_z) 
);
defparam n350_s23.INIT=16'h5455;
  LUT4 n353_s18 (
    .F(n353_25),
    .I0(n353_18),
    .I1(kon_z),
    .I2(inst_latch_oe),
    .I3(m_nc_sel_z) 
);
defparam n353_s18.INIT=16'hA8AA;
  DFFE eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n34_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n35_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE rst_z_s0 (
    .Q(rst_z),
    .D(n672_5),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE det_one_s0 (
    .Q(det_one),
    .D(n139_3),
    .CLK(lcd_clk_d),
    .CE(det_one_10) 
);
  DFFE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n190_3),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n195_3),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n200_3),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n206_3),
    .CLK(lcd_clk_d),
    .CE(n1830_6) 
);
  DFFE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n350_13),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n351_10),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n352_12),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n353_12),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n356_7),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n357_7),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n396_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n397_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n772_6),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n773_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n774_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n775_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n776_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n777_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n778_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_9),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(lcd_clk_d),
    .CE(n1827_9),
    .RESET(n672_5) 
);
  DFFE hh_tt_start_attack_dly_1_s3 (
    .Q(hh_tt_start_attack_dly_1_6),
    .D(hh_tt_start_attack_dly_1_36),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s5 (
    .Q(hh_tt_start_attack_dly_1_10),
    .D(hh_tt_start_attack_dly_addr_tmp_14),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s7 (
    .Q(hh_tt_start_attack_dly_1_14),
    .D(hh_tt_start_attack_dly_1_35),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s9 (
    .Q(hh_tt_start_attack_dly_1_18),
    .D(hh_tt_start_attack_dly_1_33),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s5 (
    .Q(zb_sr_16_10),
    .D(zb_sr_addr_tmp_17),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s7 (
    .Q(zb_sr_16_14),
    .D(zb_sr_16_30),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s5 (
    .Q(envcntr_sr_16_10),
    .D(\sr[2]_0_23 ),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s7 (
    .Q(envcntr_sr_16_14),
    .D(\sr[0]_2_27 ),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s9 (
    .Q(envcntr_sr_16_18),
    .D(\sr[0]_2_29 ),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFR eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_8),
    .CLK(lcd_clk_d),
    .RESET(n672_5) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  SDPB hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s (
    .DO({DO[31:20],cyc18r_phase_sr_out[18:0],hh_tt_start_attack_dly[14]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sr[0] [18:0],cyc19r_start_attack}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_addr_tmp_18,hh_tt_start_attack_dly_addr_tmp_16,hh_tt_start_attack_dly_addr_tmp_14,hh_tt_start_attack_dly_1_36,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_1_18,hh_tt_start_attack_dly_1_14,hh_tt_start_attack_dly_1_10,hh_tt_start_attack_dly_1_6,GND,GND,GND,GND,GND}),
    .CLKA(lcd_clk_d),
    .CLKB(lcd_clk_d),
    .CEA(n86_4),
    .CEB(n86_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_0=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_1=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.READ_MODE=1'b0;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.RESET_MODE="SYNC";
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_0=3'b000;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP4 zb_sr_16_s8 (
    .DO({cyc21c_mod_z_tap6[2:0],zb_sr[12]}),
    .DI({\sr[0]_7 [2:0],n145_3}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s9 (
    .DO(cyc21c_mod_z_tap6[6:3]),
    .DI(\sr[0]_7 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s10 (
    .DO(cyc21c_mod_z_tap6[10:7]),
    .DI(\sr[0]_7 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s11 (
    .DO({cyc21c_mod_zz_tap6[2:0],cyc21c_mod_z_tap6[11]}),
    .DI({\sr[0]_8 [2:0],\sr[0]_7 [11]}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s12 (
    .DO(cyc21c_mod_zz_tap6[6:3]),
    .DI(\sr[0]_8 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s13 (
    .DO(cyc21c_mod_zz_tap6[10:7]),
    .DI(\sr[0]_8 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 zb_sr_16_s14 (
    .DO({DO_0[3:1],cyc21c_mod_zz_tap6[11]}),
    .DI({GND,GND,GND,\sr[0]_8 [11]}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 envcntr_sr_16_s11 (
    .DO({cyc18r_attnlv[0],cyc17r_envstat[1:0],envcntr_sr[1]}),
    .DI({cyc2r_attnlv[0],cyc2c_next_envstat[1:0],n36_3}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 envcntr_sr_16_s13 (
    .DO({DO_1[3:1],cyc18r_attnlv[1]}),
    .DI({GND,GND,GND,cyc2r_attnlv[1]}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16S4 cyc18r_sl_0_s5 (
    .DO(cyc19r_sl[3:0]),
    .DI(sl[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n772_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n817_5),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n816_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n815_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n814_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  ALU n742_s0 (
    .SUM(n742_1_SUM),
    .COUT(n742_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n742_s0.ALU_MODE=3;
  ALU n743_s0 (
    .SUM(n743_1_SUM),
    .COUT(n743_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n743_s0.ALU_MODE=3;
  INV hh_tt_start_attack_dly_1_s20 (
    .O(hh_tt_start_attack_dly_1_36),
    .I(hh_tt_start_attack_dly_1_6) 
);
  IKAOPLL_sr_7 u_cyc2r_cyc19r_envstatreg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_8 u_cyc3r_cyc19r_attnlvreg (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .envcntr_sr_16_14(envcntr_sr_16_14),
    .envcntr_sr_16_18(envcntr_sr_16_18),
    .cyc18r_attnlv(cyc18r_attnlv[1:0]),
    .cyc2r_attnlv(cyc2r_attnlv[6:2]),
    .\sr[0]_2_27 (\sr[0]_2_27 ),
    .\sr[0]_2_29 (\sr[0]_2_29 ),
    .cyc18r_attnlv_6(cyc18r_attnlv[6:2]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg */
module IKAOPLL_logsinrom (
  lcd_clk_d,
  m_nc_sel_z_6,
  cyc19c_logsin_addr,
  cyc19c_phase_modded_1_1,
  cyc19c_phase_modded_2_1,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input lcd_clk_d;
input m_nc_sel_z_6;
input [5:1] cyc19c_logsin_addr;
input cyc19c_phase_modded_1_1;
input cyc19c_phase_modded_2_1;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n6_39;
wire n6_40;
wire n7_39;
wire n7_40;
wire n8_21;
wire n9_39;
wire n9_40;
wire n10_21;
wire n11_39;
wire n11_40;
wire n13_39;
wire n13_40;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n17_39;
wire n17_40;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n31_39;
wire n31_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n38_39;
wire n38_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n45_39;
wire n45_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_39;
wire n50_40;
wire n51_39;
wire n51_40;
wire n12_13;
wire n20_164;
wire n16_167;
wire n21_19;
wire n6_41;
wire n7_41;
wire n9_41;
wire n11_41;
wire n13_41;
wire n14_41;
wire n15_41;
wire n17_41;
wire n18_41;
wire n19_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n31_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n38_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n45_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n50_41;
wire n51_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s36.INIT=16'h001F;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s37.INIT=16'h0000;
  LUT4 n7_s36 (
    .F(n7_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s36.INIT=16'hFFE1;
  LUT4 n7_s37 (
    .F(n7_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s37.INIT=16'h000F;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n8_s16.INIT=16'h001F;
  LUT4 n9_s36 (
    .F(n9_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s36.INIT=16'h03E2;
  LUT4 n9_s37 (
    .F(n9_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s37.INIT=16'hFFF0;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n10_s16.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s36.INIT=16'h3C67;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s37.INIT=16'h1FF0;
  LUT4 n13_s36 (
    .F(n13_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s36.INIT=16'hFFFF;
  LUT4 n13_s37 (
    .F(n13_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s37.INIT=16'h0001;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s36.INIT=16'hFC07;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s37.INIT=16'h000F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s36.INIT=16'hCCAD;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s37.INIT=16'hE0F1;
  LUT4 n17_s36 (
    .F(n17_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s36.INIT=16'h00FF;
  LUT4 n17_s37 (
    .F(n17_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s37.INIT=16'h7FFE;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s36.INIT=16'h7C78;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s37.INIT=16'h01F0;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s36.INIT=16'hD58C;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s37.INIT=16'hE736;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s36.INIT=16'h0F0F;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s37.INIT=16'h807E;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s36.INIT=16'h9C9B;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s37.INIT=16'h0E31;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s36.INIT=16'h6378;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s37.INIT=16'h6B52;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s36.INIT=16'h07CB;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s37.INIT=16'h0000;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s36.INIT=16'h7F07;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s37.INIT=16'h0000;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s36.INIT=16'h7333;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s37.INIT=16'h878E;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s36.INIT=16'hADA9;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s37.INIT=16'h36D2;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s36.INIT=16'h5D52;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s37.INIT=16'h31F9;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s36.INIT=16'hF8D6;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s37.INIT=16'h007F;
  LUT4 n31_s36 (
    .F(n31_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s36.INIT=16'h8F39;
  LUT4 n31_s37 (
    .F(n31_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s37.INIT=16'h001F;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s36.INIT=16'h9555;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s37.INIT=16'h99B6;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s36.INIT=16'h070C;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s37.INIT=16'h5B67;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s36.INIT=16'h1C84;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s37.INIT=16'hA9FA;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s36.INIT=16'h17FF;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s37.INIT=16'h0002;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s36.INIT=16'hF94B;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s37.INIT=16'hFF80;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s36.INIT=16'h934A;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s37.INIT=16'h00E3;
  LUT4 n38_s36 (
    .F(n38_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s36.INIT=16'h3800;
  LUT4 n38_s37 (
    .F(n38_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s37.INIT=16'hAA93;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s36.INIT=16'hC715;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s37.INIT=16'h7254;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s36.INIT=16'h3033;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s37.INIT=16'h850F;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s36.INIT=16'h77FF;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s37.INIT=16'h004C;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s36.INIT=16'hE800;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s37.INIT=16'hFFFD;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s36.INIT=16'h1E25;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s37.INIT=16'h7F87;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s36.INIT=16'hA598;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s37.INIT=16'h0F25;
  LUT4 n45_s36 (
    .F(n45_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s36.INIT=16'hA601;
  LUT4 n45_s37 (
    .F(n45_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s37.INIT=16'h01DA;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s36.INIT=16'hA771;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s37.INIT=16'h96FE;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s36.INIT=16'hFFAB;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s37.INIT=16'h4899;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s36.INIT=16'hF357;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s37.INIT=16'h0148;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s36.INIT=16'h8800;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s37.INIT=16'hFFB3;
  LUT4 n50_s36 (
    .F(n50_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s36.INIT=16'hE92F;
  LUT4 n50_s37 (
    .F(n50_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s37.INIT=16'h3DFD;
  LUT4 n51_s36 (
    .F(n51_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s36.INIT=16'h6BD8;
  LUT4 n51_s37 (
    .F(n51_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s37.INIT=16'h97B9;
  LUT4 n12_s8 (
    .F(n12_13),
    .I0(cyc19c_logsin_addr[3]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[1]),
    .I3(n21_19) 
);
defparam n12_s8.INIT=16'h0100;
  LUT4 n20_s127 (
    .F(n20_164),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(n21_19) 
);
defparam n20_s127.INIT=16'h3A00;
  LUT4 n16_s129 (
    .F(n16_167),
    .I0(cyc19c_logsin_addr[3]),
    .I1(cyc19c_phase_modded_2_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n21_19) 
);
defparam n16_s129.INIT=16'h1400;
  LUT4 n21_s10 (
    .F(n21_19),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n21_s10.INIT=16'h9009;
  DFFE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_13),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_167),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_164),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_19),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n7_s33 (
    .O(n7_41),
    .I0(n7_39),
    .I1(n7_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n9_s33 (
    .O(n9_41),
    .I0(n9_39),
    .I1(n9_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n13_s33 (
    .O(n13_41),
    .I0(n13_39),
    .I1(n13_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n17_s33 (
    .O(n17_41),
    .I0(n17_39),
    .I1(n17_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n31_s33 (
    .O(n31_41),
    .I0(n31_39),
    .I1(n31_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n38_s33 (
    .O(n38_41),
    .I0(n38_39),
    .I1(n38_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n45_s33 (
    .O(n45_41),
    .I0(n45_39),
    .I1(n45_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n50_s33 (
    .O(n50_41),
    .I0(n50_39),
    .I1(n50_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n51_s33 (
    .O(n51_41),
    .I0(n51_39),
    .I1(n51_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom */
module IKAOPLL_exprom (
  lcd_clk_d,
  m_nc_sel_z_6,
  cyc20c_lswave_saturated,
  cyc19r_lswave_raw,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input lcd_clk_d;
input m_nc_sel_z_6;
input [5:1] cyc20c_lswave_saturated;
input [3:1] cyc19r_lswave_raw;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n6_39;
wire n6_40;
wire n8_39;
wire n8_40;
wire n9_21;
wire n10_39;
wire n10_40;
wire n11_39;
wire n11_40;
wire n12_39;
wire n12_40;
wire n13_21;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_21;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n21_39;
wire n21_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n37_39;
wire n37_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n44_39;
wire n44_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_21;
wire n43_160;
wire n46_165;
wire n36_166;
wire n36_168;
wire n43_163;
wire n46_167;
wire n7_17;
wire n31_12;
wire n6_41;
wire n8_41;
wire n10_41;
wire n11_41;
wire n12_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n21_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n37_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n44_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n38_10;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s36.INIT=16'hF800;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s37.INIT=16'hFFFF;
  LUT4 n8_s36 (
    .F(n8_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s36.INIT=16'h07FF;
  LUT4 n8_s37 (
    .F(n8_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s37.INIT=16'h0000;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n9_s16.INIT=16'hFFE0;
  LUT4 n10_s36 (
    .F(n10_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s36.INIT=16'h00FF;
  LUT4 n10_s37 (
    .F(n10_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s37.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s36.INIT=16'h07FF;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s37.INIT=16'hFC00;
  LUT4 n12_s36 (
    .F(n12_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s36.INIT=16'h03FF;
  LUT4 n12_s37 (
    .F(n12_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s37.INIT=16'hF800;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n13_s16.INIT=16'hF800;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s36.INIT=16'hC0FE;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s37.INIT=16'hF81F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s36.INIT=16'h07F8;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s37.INIT=16'h03F8;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s36.INIT=16'h03FF;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s37.INIT=16'h07F8;
  LUT4 n17_s16 (
    .F(n17_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n17_s16.INIT=16'h07C0;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s36.INIT=16'h38F1;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s37.INIT=16'hC71E;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s36.INIT=16'h8787;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s37.INIT=16'hC387;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s36.INIT=16'hC3E0;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s37.INIT=16'h8787;
  LUT4 n21_s36 (
    .F(n21_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s36.INIT=16'h0FC0;
  LUT4 n21_s37 (
    .F(n21_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s37.INIT=16'hF83E;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s36.INIT=16'h26C9;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s37.INIT=16'hB6D9;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s36.INIT=16'h6666;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s37.INIT=16'hB366;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s36.INIT=16'h3398;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s37.INIT=16'h6667;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s36.INIT=16'hCE38;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s37.INIT=16'hC631;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s36.INIT=16'hB4A5;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s37.INIT=16'h6DB4;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s36.INIT=16'h5555;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s37.INIT=16'h6AD5;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s36.INIT=16'hAB56;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s37.INIT=16'h5554;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s36.INIT=16'h2DA4;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s37.INIT=16'hB5AD;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s36.INIT=16'h0832;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s37.INIT=16'hBFF7;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s36.INIT=16'h998E;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s37.INIT=16'hB6D9;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s36.INIT=16'h0000;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s37.INIT=16'h387E;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s36.INIT=16'h1E1C;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s37.INIT=16'h007E;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s36.INIT=16'h9932;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s37.INIT=16'h6319;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s36.INIT=16'hF7CD;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s37.INIT=16'h4008;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s36.INIT=16'h5549;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s37.INIT=16'h64B5;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s36.INIT=16'hE000;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s37.INIT=16'h2671;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s36.INIT=16'h666D;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s37.INIT=16'h078E;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s36.INIT=16'hAA56;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s37.INIT=16'hA56A;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s36.INIT=16'h1200;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s37.INIT=16'h3FC5;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s36.INIT=16'h00E4;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s37.INIT=16'hAD98;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s36.INIT=16'h9C00;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s37.INIT=16'h9569;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s36.INIT=16'hA2A4;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s37.INIT=16'h7992;
  LUT4 n50_s16 (
    .F(n50_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n50_s16.INIT=16'hA7F2;
  LUT4 n43_s124 (
    .F(n43_160),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(n43_163),
    .I3(n36_168) 
);
defparam n43_s124.INIT=16'h007F;
  LUT4 n46_s128 (
    .F(n46_165),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n46_s128.INIT=16'h6FF7;
  LUT4 n36_s129 (
    .F(n36_166),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc19r_lswave_raw[1]),
    .I3(cyc19r_lswave_raw[3]) 
);
defparam n36_s129.INIT=16'hBEDF;
  LUT3 n36_s130 (
    .F(n36_168),
    .I0(n36_166),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n36_s130.INIT=8'h01;
  LUT4 n43_s126 (
    .F(n43_163),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n43_s126.INIT=16'h0008;
  LUT3 n46_s129 (
    .F(n46_167),
    .I0(n46_165),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]) 
);
defparam n46_s129.INIT=8'hFE;
  LUT4 n7_s8 (
    .F(n7_17),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_4_2) 
);
defparam n7_s8.INIT=16'h111F;
  LUT4 n31_s6 (
    .F(n31_12),
    .I0(cyc20c_lswave_attenuated_5_2),
    .I1(n46_165),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n31_s6.INIT=16'h0001;
  DFFE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_17),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_12),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_168),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_10),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_160),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_167),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_41),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_21),
    .CLK(lcd_clk_d),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n8_s33 (
    .O(n8_41),
    .I0(n8_39),
    .I1(n8_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n10_s33 (
    .O(n10_41),
    .I0(n10_39),
    .I1(n10_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n12_s33 (
    .O(n12_41),
    .I0(n12_39),
    .I1(n12_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n21_s33 (
    .O(n21_41),
    .I0(n21_39),
    .I1(n21_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  INV n38_s5 (
    .O(n38_10),
    .I(n31_12) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom */
module IKAOPLL_sr_9 (
  n525_3,
  lcd_clk_d,
  n86_4,
  n426_6,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_5,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_z_tap6,
  \sr[0] ,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input lcd_clk_d;
input n86_4;
input n426_6;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_5;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_z_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_z_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_5),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_z_tap9[3:0]),
    .DI(cyc21c_mod_z_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_z_tap9[7:4]),
    .DI(cyc21c_mod_z_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_z_tap9[11:8]),
    .DI(cyc21c_mod_z_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_9 */
module IKAOPLL_sr_10 (
  n597_3,
  lcd_clk_d,
  n86_4,
  n426_6,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_zz_tap6,
  \sr[0] ,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input lcd_clk_d;
input n86_4;
input n426_6;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_zz_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_zz_tap9[3:0]),
    .DI(cyc21c_mod_zz_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_zz_tap9[7:4]),
    .DI(cyc21c_mod_zz_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_zz_tap9[11:8]),
    .DI(cyc21c_mod_zz_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_10 */
module IKAOPLL_op (
  dm,
  lcd_clk_d,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n392_4,
  hh_tt_sel,
  m_nc_sel_z_6,
  n426_6,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  fb,
  op_phase,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6,
  op_attnlv,
  dac_opdata_5_5,
  n525_4,
  n526_4,
  dac_opdata,
  \sr[0] ,
  \sr[0]_10 
)
;
input dm;
input lcd_clk_d;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n392_4;
input hh_tt_sel;
input m_nc_sel_z_6;
input n426_6;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [2:0] fb;
input [9:0] op_phase;
input [11:0] cyc21c_mod_z_tap6;
input [11:0] cyc21c_mod_zz_tap6;
input [6:0] op_attnlv;
output dac_opdata_5_5;
output n525_4;
output n526_4;
output [5:0] dac_opdata;
output [11:0] \sr[0] ;
output [11:0] \sr[0]_10 ;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_5_3;
wire dac_opdata_4_3;
wire dac_opdata_3_3;
wire dac_opdata_2_3;
wire dac_opdata_1_3;
wire dac_opdata_0_3;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_11;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_1_10;
wire cyc20c_exp_op1_0_8;
wire cyc19c_op_fdbk_9_13;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_7;
wire cyc19c_logsin_op1_2_11;
wire cyc19c_logsin_op1_3_14;
wire dac_opdata_4_4;
wire dac_opdata_3_4;
wire dac_opdata_2_4;
wire dac_opdata_2_5;
wire dac_opdata_1_4;
wire dac_opdata_0_4;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_2_7;
wire cyc21c_intwave_flipped_2_8;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_0_5;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_1_11;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_5_15;
wire cyc19c_op_fdbk_5_16;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_op_fdbk_0_9;
wire dac_opdata_3_5;
wire dac_opdata_2_6;
wire dac_opdata_1_5;
wire dac_opdata_0_5;
wire cyc21c_intwave_flipped_2_9;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_6;
wire cyc19c_op_fdbk_8_16;
wire cyc19c_op_fdbk_7_15;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_5_17;
wire cyc19c_op_fdbk_4_15;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_10;
wire cyc21c_intwave_flipped_0_7;
wire cyc21c_intwave_flipped_1_9;
wire dac_opdata_5_7;
wire n524_5;
wire cyc20c_exp_op0_8_13;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op1_1_14;
wire cyc19c_logsin_op0_5_14;
wire cyc19c_logsin_op0_6_14;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_fpwave_sign;
wire cyc20r_dc;
wire cyc20r_dm;
wire cyc20r_attnlv_max;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:1] cyc19c_logsin_addr;
wire [2:0] cyc21c_intwave_flipped;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [2:0] cyc20c_exp_op1;
wire [9:0] cyc19c_op_fdbk;
wire [7:1] cyc20c_lswave_saturated;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [9:0] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_5_s0 (
    .F(cyc19c_logsin_addr[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[5]) 
);
defparam cyc19c_logsin_addr_5_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_4_s0 (
    .F(cyc19c_logsin_addr[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[4]) 
);
defparam cyc19c_logsin_addr_4_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_3_s0 (
    .F(cyc19c_logsin_addr[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[3]) 
);
defparam cyc19c_logsin_addr_3_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_2_s0 (
    .F(cyc19c_logsin_addr[2]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[2]) 
);
defparam cyc19c_logsin_addr_2_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_1_s0 (
    .F(cyc19c_logsin_addr[1]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[1]) 
);
defparam cyc19c_logsin_addr_1_s0.INIT=4'h6;
  LUT4 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(dac_opdata_5_3),
    .I2(dac_opdata_5_7),
    .I3(dac_opdata_5_5) 
);
defparam dac_opdata_5_s.INIT=16'hDF20;
  LUT4 dac_opdata_4_s (
    .F(dac_opdata[4]),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(dac_opdata_5_7),
    .I2(dac_opdata_4_3),
    .I3(dac_opdata_5_5) 
);
defparam dac_opdata_4_s.INIT=16'h7F80;
  LUT4 cyc21c_intwave_flipped_1_s0 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(cyc21c_intwave_flipped_1_9),
    .I1(cyc21c_intwave_flipped_2_4),
    .I2(cyc21c_intwave_flipped_1_5),
    .I3(dac_opdata_5_5) 
);
defparam cyc21c_intwave_flipped_1_s0.INIT=16'hFB04;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(cyc21c_mod_z_tap9[10]),
    .I1(dac_opdata_5_5),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam n525_s0.INIT=16'hAA3C;
  LUT3 n526_s0 (
    .F(n526_3),
    .I0(n526_4),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n526_s0.INIT=8'hC5;
  LUT3 n527_s0 (
    .F(n527_3),
    .I0(dac_opdata[5]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n527_s0.INIT=8'hCA;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(dac_opdata[3]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n529_s0.INIT=8'hCA;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(dac_opdata[1]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(cyc21c_intwave_flipped[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n533_s0.INIT=8'hCA;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(cyc21c_intwave_flipped[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n534_s0.INIT=8'hCA;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(cyc21c_intwave_flipped[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n535_s0.INIT=8'hCA;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n392_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_data[38]),
    .I1(cyc19c_logsin_op0_6_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h0A3C;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_data[34]),
    .I1(cyc19c_logsin_op0_5_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h0A3C;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_11),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_lswave_saturated[6]),
    .I1(cyc20c_exp_data[43]),
    .I2(cyc20c_exp_op0_8_13),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'hF088;
  LUT4 cyc20c_exp_op1_2_s3 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_lswave_attenuated[7]),
    .I1(cyc20c_exp_op1_2_8),
    .I2(cyc19r_lswave_raw[0]),
    .I3(cyc20c_lswave_attenuated[12]) 
);
defparam cyc20c_exp_op1_2_s3.INIT=16'h000D;
  LUT3 cyc20c_exp_op1_1_s4 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_1_10) 
);
defparam cyc20c_exp_op1_1_s4.INIT=8'h01;
  LUT3 cyc20c_exp_op1_0_s3 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_0_8) 
);
defparam cyc20c_exp_op1_0_s3.INIT=8'h01;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc21r_intwave[8]),
    .I1(cyc19c_op_fdbk_9_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0A30;
  LUT3 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel),
    .I2(cyc19c_op_fdbk_0_7) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=8'h04;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_op1_2_11),
    .I1(cyc19c_phase_modded[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h4002;
  LUT2 cyc19c_logsin_op1_3_s7 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_4_s7 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_5_s7 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_6_s7 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_8_s7 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s7.INIT=4'h4;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_1_s2 (
    .F(cyc20c_lswave_saturated[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam cyc20c_lswave_saturated_1_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_2_s2 (
    .F(cyc20c_lswave_saturated[2]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam cyc20c_lswave_saturated_2_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_3_s2 (
    .F(cyc20c_lswave_saturated[3]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam cyc20c_lswave_saturated_3_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_4_s2 (
    .F(cyc20c_lswave_saturated[4]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[4]) 
);
defparam cyc20c_lswave_saturated_4_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_5_s2 (
    .F(cyc20c_lswave_saturated[5]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[5]) 
);
defparam cyc20c_lswave_saturated_5_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT4 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_5_s0.INIT=16'h305F;
  LUT2 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign) 
);
defparam dac_opdata_5_s2.INIT=4'h4;
  LUT4 dac_opdata_4_s0 (
    .F(dac_opdata_4_3),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(dac_opdata_4_4),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_4_s0.INIT=16'h3ACF;
  LUT4 dac_opdata_3_s0 (
    .F(dac_opdata_3_3),
    .I0(cyc20r_fpwave_exponent[1]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(dac_opdata_3_4),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_3_s0.INIT=16'hF077;
  LUT3 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_2_s0.INIT=8'h3A;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_5_3),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_1_s0.INIT=8'hCA;
  LUT3 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_4_3),
    .I1(dac_opdata_0_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_0_s0.INIT=8'h3A;
  LUT3 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(cyc20r_fpwave_sign),
    .I1(cyc21c_intwave_flipped_2_6),
    .I2(cyc20r_attnlv_max) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=8'h07;
  LUT4 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(cyc21c_intwave_flipped_2_7),
    .I1(dac_opdata_3_4),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc21c_intwave_flipped_2_8) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=16'hAFC0;
  LUT4 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(dac_opdata_2_5),
    .I1(cyc21c_intwave_flipped_1_6),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=16'hC0AF;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(dac_opdata_1_4),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(cyc21c_intwave_flipped_0_5),
    .I3(cyc21c_intwave_flipped_2_4) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'h1C00;
  LUT4 n525_s1 (
    .F(n525_4),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_5_7) 
);
defparam n525_s1.INIT=16'h8000;
  LUT4 n526_s1 (
    .F(n526_4),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(dac_opdata_5_7),
    .I2(dac_opdata_2_4),
    .I3(dac_opdata_5_5) 
);
defparam n526_s1.INIT=16'h807F;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_11),
    .I0(cyc19c_logsin_data[10]),
    .I1(cyc19c_logsin_op1_1_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hF5C3;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[1]),
    .I1(cyc19c_logsin_data[0]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'h03F5;
  LUT3 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_10),
    .I0(cyc20c_lswave_attenuated[6]),
    .I1(cyc20c_exp_data[14]),
    .I2(cyc20c_exp_op1_1_11),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'h0FBB;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[7]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_exp_op1_0_9) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_9_s8 (
    .F(cyc19c_op_fdbk_9_13),
    .I0(cyc19c_op_fdbk_9_14),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s8.INIT=16'hACC8;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_8_15),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT4 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc19c_op_fdbk_8_15),
    .I1(cyc21r_modsum[11]),
    .I2(cyc19c_op_fdbk_7_14),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=16'hF0BB;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'hA3;
  LUT4 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_5_15),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_5_16) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=16'hC0AF;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc21r_modsum[8]),
    .I1(cyc19c_op_fdbk_3_14),
    .I2(cyc19c_op_fdbk_3_15),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=16'h33E0;
  LUT3 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_2_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=8'h5C;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_1_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_7),
    .I0(cyc19c_op_fdbk_0_8),
    .I1(cyc19c_op_fdbk_0_9),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=8'hCA;
  LUT4 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_11),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_data[15]),
    .I3(cyc19c_logsin_data[16]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=16'h5C3A;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1_3_14),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[6]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h7FFE;
  LUT3 dac_opdata_4_s1 (
    .F(dac_opdata_4_4),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_4_s1.INIT=8'h3A;
  LUT4 dac_opdata_3_s1 (
    .F(dac_opdata_3_4),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[6]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_3_5) 
);
defparam dac_opdata_3_s1.INIT=16'h5F30;
  LUT3 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s1.INIT=8'hD0;
  LUT4 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[6]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_2_6) 
);
defparam dac_opdata_2_s2.INIT=16'h305F;
  LUT4 dac_opdata_1_s1 (
    .F(dac_opdata_1_4),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_1_5) 
);
defparam dac_opdata_1_s1.INIT=16'h305F;
  LUT4 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_0_5) 
);
defparam dac_opdata_0_s1.INIT=16'h5F30;
  LUT3 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n392_4) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=8'hAC;
  LUT4 cyc21c_intwave_flipped_2_s4 (
    .F(cyc21c_intwave_flipped_2_7),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_2_9) 
);
defparam cyc21c_intwave_flipped_2_s4.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped_2_8),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'hF70F;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa[1]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(cyc21c_intwave_flipped_0_6),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'hAFC0;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[2]),
    .I1(cyc19c_logsin_data[3]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'hC0AF;
  LUT3 cyc20c_exp_op1_1_s6 (
    .F(cyc20c_exp_op1_1_11),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_1_s6.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[6]),
    .I1(cyc20c_exp_data[4]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'hFA0C;
  LUT4 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc19c_op_fdbk_8_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'h0F77;
  LUT2 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=4'h1;
  LUT3 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc19c_op_fdbk_5_15),
    .I1(cyc19c_op_fdbk_7_15),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=8'hA3;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_6_16) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'hC0AF;
  LUT4 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=16'h533F;
  LUT4 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc19c_op_fdbk_5_17),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=16'hF077;
  LUT3 cyc19c_op_fdbk_5_s10 (
    .F(cyc19c_op_fdbk_5_15),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_16),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_9_14),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=16'h30EC;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_5_17),
    .I1(cyc19c_op_fdbk_4_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc19c_op_fdbk_3_16),
    .I1(cyc19c_op_fdbk_4_15),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_2_16) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=16'hC0AF;
  LUT4 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc21r_modsum[7]),
    .I1(cyc18r_fb[1]),
    .I2(cyc19c_op_fdbk_3_16),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=16'hF077;
  LUT4 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc21r_modsum[2]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_1_15) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc19c_op_fdbk_4_15),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'hF077;
  LUT4 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc21r_modsum[1]),
    .I1(cyc21r_modsum[0]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_0_10) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=16'h5F30;
  LUT4 dac_opdata_3_s2 (
    .F(dac_opdata_3_5),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_3_s2.INIT=16'h03F5;
  LUT4 dac_opdata_2_s3 (
    .F(dac_opdata_2_6),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_2_s3.INIT=16'h0CFA;
  LUT4 dac_opdata_1_s2 (
    .F(dac_opdata_1_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_1_s2.INIT=16'hFA0C;
  LUT4 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[6]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_0_s2.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_2_s6 (
    .F(cyc21c_intwave_flipped_2_9),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_2_s6.INIT=16'h0CFA;
  LUT4 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=16'h0CFA;
  LUT4 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(cyc20r_fpwave_mantissa[0]),
    .I1(cyc20r_fpwave_mantissa[1]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_8_s11 (
    .F(cyc19c_op_fdbk_8_16),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_7_s10 (
    .F(cyc19c_op_fdbk_7_15),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s10.INIT=8'hAC;
  LUT4 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=16'h03F5;
  LUT3 cyc19c_op_fdbk_5_s12 (
    .F(cyc19c_op_fdbk_5_17),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s12.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_4_s10 (
    .F(cyc19c_op_fdbk_4_15),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_4_s10.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=16'hF503;
  LUT4 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=16'hFA0C;
  LUT4 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=16'h03F5;
  LUT4 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=16'h0CFA;
  LUT4 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped_1_9),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(cyc20r_fpwave_mantissa[9]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=16'h0455;
  LUT4 dac_opdata_5_s3 (
    .F(dac_opdata_5_7),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_2_6),
    .I3(cyc20r_attnlv_max) 
);
defparam dac_opdata_5_s3.INIT=16'h002A;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 n524_s1 (
    .F(n524_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n392_4) 
);
defparam n524_s1.INIT=16'hF044;
  LUT3 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=8'hB4;
  LUT4 cyc21c_intwave_flipped_2_s7 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(cyc21c_intwave_flipped_2_4),
    .I1(cyc21c_intwave_flipped_2_5),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam cyc21c_intwave_flipped_2_s7.INIT=16'h2D22;
  LUT4 dac_opdata_0_s3 (
    .F(dac_opdata[0]),
    .I0(dac_opdata_0_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_0_s3.INIT=16'h8788;
  LUT4 dac_opdata_1_s3 (
    .F(dac_opdata[1]),
    .I0(dac_opdata_1_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_1_s3.INIT=16'h4B44;
  LUT4 dac_opdata_2_s4 (
    .F(dac_opdata[2]),
    .I0(dac_opdata_2_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_2_s4.INIT=16'h8788;
  LUT4 dac_opdata_3_s3 (
    .F(dac_opdata[3]),
    .I0(dac_opdata_3_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_3_s3.INIT=16'h4B44;
  LUT4 cyc20c_exp_op0_8_s7 (
    .F(cyc20c_exp_op0_8_13),
    .I0(cyc20c_exp_data[44]),
    .I1(cyc20c_exp_data[45]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s7.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_14),
    .I0(cyc19c_logsin_data[8]),
    .I1(cyc19c_logsin_data[9]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_14),
    .I0(cyc19c_logsin_data[32]),
    .I1(cyc19c_logsin_data[33]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_14),
    .I0(cyc19c_logsin_data[36]),
    .I1(cyc19c_logsin_data[37]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa[3]),
    .D(n396_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa[2]),
    .D(n397_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa[1]),
    .D(n398_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa[0]),
    .D(n399_1),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(lcd_clk_d),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom u_cyc19c_logsinrom (
    .lcd_clk_d(lcd_clk_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_logsin_addr(cyc19c_logsin_addr[5:1]),
    .cyc19c_phase_modded_1_1(cyc19c_phase_modded[1]),
    .cyc19c_phase_modded_2_1(cyc19c_phase_modded[2]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom u_cyc20c_exprom (
    .lcd_clk_d(lcd_clk_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc20c_lswave_saturated(cyc20c_lswave_saturated[5:1]),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_9 u_op_z_reg (
    .n525_3(n525_3),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_5(n524_5),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .\sr[0] (\sr[0] [11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_10 u_op_zz_reg (
    .n597_3(n597_3),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .\sr[0] (\sr[0]_10 [11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op */
module IKAOPLL_sr_11 (
  lcd_clk_d,
  rst_n,
  rhythm_en,
  ro_ctrl,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input lcd_clk_d;
input rst_n;
input rhythm_en;
input ro_ctrl;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_addr_tmp_13 ;
wire \sr[0]_addr_tmp_15 ;
wire \sr[0]_0_28 ;
wire \sr[0]_7_8 ;
wire \sr[0]_0_6 ;
wire \sr[0]_0_10 ;
wire \sr[0]_0_14 ;
wire \sr[0]_0_29 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 \sr[0]_0_s13  (
    .F(\sr[0]_addr_tmp_13 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ) 
);
defparam \sr[0]_0_s13 .INIT=4'h6;
  LUT3 \sr[0]_addr_tmp_s6  (
    .F(\sr[0]_addr_tmp_15 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s6 .INIT=8'h87;
  LUT3 \sr[0]_0_s15  (
    .F(\sr[0]_0_28 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_0_s15 .INIT=8'h78;
  LUT4 \sr[0]_7_s3  (
    .F(\sr[0]_7_8 ),
    .I0(rst_n),
    .I1(rhythm_en),
    .I2(ro_ctrl),
    .I3(n86_4) 
);
defparam \sr[0]_7_s3 .INIT=16'hF700;
  DFFE \sr[0]_0_s3  (
    .Q(\sr[0]_0_6 ),
    .D(\sr[0]_0_29 ),
    .CLK(lcd_clk_d),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s5  (
    .Q(\sr[0]_0_10 ),
    .D(\sr[0]_addr_tmp_13 ),
    .CLK(lcd_clk_d),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s7  (
    .Q(\sr[0]_0_14 ),
    .D(\sr[0]_0_28 ),
    .CLK(lcd_clk_d),
    .CE(\sr[0]_7_8 ) 
);
  RAM16SDP4 \sr[0]_0_s8  (
    .DO(perc_sr_q[3:0]),
    .DI(perc_sr_d[3:0]),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[0]_0_s9  (
    .DO(perc_sr_q[7:4]),
    .DI(perc_sr_d[7:4]),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 \sr[0]_0_s10  (
    .DO({DO[3:1],perc_sr_q[8]}),
    .DI({GND,GND,GND,perc_sr_d[8]}),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(lcd_clk_d) 
);
  INV \sr[0]_0_s16  (
    .O(\sr[0]_0_29 ),
    .I(\sr[0]_0_6 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_11 */
module IKAOPLL_dac (
  lcd_clk_d,
  n86_4,
  ro_ctrl,
  cycle_00,
  dac_opdata_5_5,
  n525_4,
  n526_4,
  n158_6,
  rst_n,
  rhythm_en,
  dac_opdata,
  mcyccntr_lo,
  n392_4,
  w_opll_sound_out
)
;
input lcd_clk_d;
input n86_4;
input ro_ctrl;
input cycle_00;
input dac_opdata_5_5;
input n525_4;
input n526_4;
input n158_6;
input rst_n;
input rhythm_en;
input [5:0] dac_opdata;
input [2:0] mcyccntr_lo;
output n392_4;
output [15:0] w_opll_sound_out;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n301_3;
wire n302_3;
wire n549_4;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire dac_acc_16_7;
wire n207_6;
wire n206_6;
wire n205_6;
wire n204_6;
wire n203_6;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_6;
wire n198_6;
wire n197_6;
wire n196_6;
wire n195_6;
wire n194_6;
wire n193_6;
wire n192_5;
wire perc_sr_d_8_4;
wire perc_sr_d_7_6;
wire dac_acc_0_11;
wire n208_6;
wire ro_ctrl_z;
wire dac_acc_en;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n260_1;
wire n261_1;
wire n262_1;
wire n263_1;
wire n264_1;
wire n265_1;
wire n266_1;
wire n267_1;
wire n268_1;
wire n269_1;
wire n270_1;
wire n271_1;
wire n272_1;
wire n320_1;
wire n320_2;
wire n319_1;
wire n319_2;
wire n318_1;
wire n318_2;
wire n317_1;
wire n317_2;
wire n316_1;
wire n316_2;
wire n315_1;
wire n315_2;
wire n314_1;
wire n314_2;
wire n313_1;
wire n313_2;
wire n312_1;
wire n312_2;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_0_COUT;
wire n300_2;
wire n300_3;
wire n299_2;
wire n299_3;
wire n298_2;
wire n298_3;
wire n297_2;
wire n297_3;
wire n296_2;
wire n296_3;
wire n295_2;
wire n295_3;
wire n294_2;
wire n294_3;
wire n293_2;
wire n293_3;
wire [8:0] perc_sr_d;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [53:17] DOUT;
wire [54:0] CASO;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(perc_sr_q[8]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_5_5),
    .I3(n392_4) 
);
defparam perc_sr_d_8_s0.INIT=16'hF088;
  LUT4 perc_sr_d_7_s0 (
    .F(perc_sr_d[7]),
    .I0(perc_sr_d_7_6),
    .I1(dac_opdata_5_5),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam perc_sr_d_7_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_6_s0 (
    .F(perc_sr_d[6]),
    .I0(perc_sr_q[6]),
    .I1(perc_sr_d_8_4),
    .I2(n526_4),
    .I3(n392_4) 
);
defparam perc_sr_d_6_s0.INIT=16'h0F88;
  LUT4 perc_sr_d_5_s0 (
    .F(perc_sr_d[5]),
    .I0(perc_sr_q[5]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[5]),
    .I3(n392_4) 
);
defparam perc_sr_d_5_s0.INIT=16'hF088;
  LUT4 perc_sr_d_4_s0 (
    .F(perc_sr_d[4]),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[4]),
    .I3(n392_4) 
);
defparam perc_sr_d_4_s0.INIT=16'hF088;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[3]),
    .I3(n392_4) 
);
defparam perc_sr_d_3_s0.INIT=16'hF088;
  LUT4 perc_sr_d_2_s0 (
    .F(perc_sr_d[2]),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[2]),
    .I3(n392_4) 
);
defparam perc_sr_d_2_s0.INIT=16'hF088;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[1]),
    .I3(n392_4) 
);
defparam perc_sr_d_1_s0.INIT=16'hF088;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[0]),
    .I3(n392_4) 
);
defparam perc_sr_d_0_s0.INIT=16'hF088;
  LUT2 n85_s0 (
    .F(n85_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[7]) 
);
defparam n85_s0.INIT=4'h6;
  LUT2 n86_s0 (
    .F(n86_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[6]) 
);
defparam n86_s0.INIT=4'h6;
  LUT2 n87_s0 (
    .F(n87_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[5]) 
);
defparam n87_s0.INIT=4'h6;
  LUT2 n88_s0 (
    .F(n88_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[4]) 
);
defparam n88_s0.INIT=4'h6;
  LUT2 n89_s0 (
    .F(n89_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[3]) 
);
defparam n89_s0.INIT=4'h6;
  LUT2 n90_s0 (
    .F(n90_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[2]) 
);
defparam n90_s0.INIT=4'h6;
  LUT2 n91_s0 (
    .F(n91_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[1]) 
);
defparam n91_s0.INIT=4'h6;
  LUT2 n92_s0 (
    .F(n92_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[0]) 
);
defparam n92_s0.INIT=4'h6;
  LUT2 n233_s0 (
    .F(n233_3),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam n233_s0.INIT=4'h6;
  LUT2 n234_s0 (
    .F(n234_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam n234_s0.INIT=4'h6;
  LUT2 n235_s0 (
    .F(n235_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam n235_s0.INIT=4'h6;
  LUT2 n236_s0 (
    .F(n236_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam n236_s0.INIT=4'h6;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam n237_s0.INIT=4'h6;
  LUT2 n238_s0 (
    .F(n238_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam n238_s0.INIT=4'h6;
  LUT2 n301_s (
    .F(n301_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n301_s.INIT=4'h6;
  LUT2 n302_s (
    .F(n302_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n302_s.INIT=4'h6;
  LUT2 n549_s1 (
    .F(n549_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n549_s1.INIT=4'h8;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n256_1),
    .I1(n305_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n308_1),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n309_1),
    .I1(n260_1),
    .I2(ro_ctrl_z) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n310_1),
    .I1(n261_1),
    .I2(ro_ctrl_z) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n311_1),
    .I1(n262_1),
    .I2(ro_ctrl_z) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n312_1),
    .I1(n263_1),
    .I2(ro_ctrl_z) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n313_1),
    .I1(n264_1),
    .I2(ro_ctrl_z) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n314_1),
    .I1(n265_1),
    .I2(ro_ctrl_z) 
);
defparam n331_s0.INIT=8'hCA;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(n315_1),
    .I1(n266_1),
    .I2(ro_ctrl_z) 
);
defparam n332_s0.INIT=8'hCA;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(n316_1),
    .I1(n267_1),
    .I2(ro_ctrl_z) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(n317_1),
    .I1(n268_1),
    .I2(ro_ctrl_z) 
);
defparam n334_s0.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(n318_1),
    .I1(n269_1),
    .I2(ro_ctrl_z) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(n319_1),
    .I1(n270_1),
    .I2(ro_ctrl_z) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(n320_1),
    .I1(n271_1),
    .I2(ro_ctrl_z) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(dac_acc[0]),
    .I1(n272_1),
    .I2(ro_ctrl_z) 
);
defparam n338_s0.INIT=8'hCA;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam n392_s1.INIT=16'hA8EF;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n207_s2.INIT=8'hB0;
  LUT3 n206_s2 (
    .F(n206_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n206_s2.INIT=8'hB0;
  LUT3 n205_s2 (
    .F(n205_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n205_s2.INIT=8'hB0;
  LUT3 n204_s2 (
    .F(n204_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n204_s2.INIT=8'hB0;
  LUT3 n203_s2 (
    .F(n203_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n203_s2.INIT=8'hB0;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n202_s2.INIT=8'hB0;
  LUT3 n201_s2 (
    .F(n201_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n201_s2.INIT=8'hB0;
  LUT3 n200_s2 (
    .F(n200_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n200_s2.INIT=8'hB0;
  LUT3 n199_s2 (
    .F(n199_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n199_s2.INIT=8'hB0;
  LUT3 n198_s2 (
    .F(n198_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n198_s2.INIT=8'hB0;
  LUT3 n197_s2 (
    .F(n197_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n197_s2.INIT=8'hB0;
  LUT3 n196_s2 (
    .F(n196_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n196_s2.INIT=8'hB0;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n195_s2.INIT=8'hB0;
  LUT3 n194_s2 (
    .F(n194_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n194_s2.INIT=8'hB0;
  LUT3 n193_s2 (
    .F(n193_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n193_s2.INIT=8'hB0;
  LUT2 n192_s1 (
    .F(n192_5),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n192_s1.INIT=4'hE;
  LUT2 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(rst_n),
    .I1(rhythm_en) 
);
defparam perc_sr_d_8_s1.INIT=4'h8;
  LUT3 perc_sr_d_7_s2 (
    .F(perc_sr_d_7_6),
    .I0(perc_sr_q[7]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_7_s2.INIT=8'h80;
  LUT3 dac_acc_0_s5 (
    .F(dac_acc_0_11),
    .I0(ro_ctrl_z),
    .I1(dac_acc_en),
    .I2(n86_4) 
);
defparam dac_acc_0_s5.INIT=8'h80;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n208_s2.INIT=16'h4000;
  DFFE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n392_4),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n322_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n323_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n324_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n325_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n326_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n327_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n328_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n329_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n330_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n331_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n332_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n333_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n334_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n335_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n336_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n337_3),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n272_1),
    .CLK(lcd_clk_d),
    .CE(dac_acc_0_11),
    .RESET(n549_4) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_sound_out[15]),
    .D(n192_5),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .RESET(n208_6) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_sound_out[14]),
    .D(n193_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_sound_out[13]),
    .D(n194_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_sound_out[12]),
    .D(n195_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_sound_out[11]),
    .D(n196_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_sound_out[10]),
    .D(n197_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_sound_out[9]),
    .D(n198_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_sound_out[8]),
    .D(n199_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_sound_out[7]),
    .D(n200_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_sound_out[6]),
    .D(n201_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_sound_out[5]),
    .D(n202_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_sound_out[4]),
    .D(n203_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_sound_out[3]),
    .D(n204_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_sound_out[2]),
    .D(n205_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_sound_out[1]),
    .D(n206_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_sound_out[0]),
    .D(n207_6),
    .CLK(lcd_clk_d),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(lcd_clk_d),
    .CE(n86_4) 
);
  MULTADDALU18X18 add_197_s3 (
    .DOUT({DOUT[53:17],n256_1,n257_1,n258_1,n259_1,n260_1,n261_1,n262_1,n263_1,n264_1,n265_1,n266_1,n267_1,n268_1,n269_1,n270_1,n271_1,n272_1}),
    .CASO(CASO[54:0]),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .A1({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n301_3,n302_3}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .C({n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n323_3,n324_3,n325_3,n326_3,n327_3,n328_3,n329_3,n330_3,n331_3,n332_3,n333_3,n334_3,n335_3,n336_3,n337_3,n338_3}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASEL({GND,GND}),
    .BSEL({GND,GND}),
    .ASIGN({VCC,GND}),
    .BSIGN({VCC,GND}),
    .CLK(lcd_clk_d),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
defparam add_197_s3.A0REG=1'b0;
defparam add_197_s3.A1REG=1'b0;
defparam add_197_s3.ACCLOAD_REG0=1'b0;
defparam add_197_s3.ACCLOAD_REG1=1'b0;
defparam add_197_s3.ASIGN0_REG=1'b0;
defparam add_197_s3.ASIGN1_REG=1'b0;
defparam add_197_s3.B0REG=1'b0;
defparam add_197_s3.B1REG=1'b0;
defparam add_197_s3.BSIGN0_REG=1'b0;
defparam add_197_s3.BSIGN1_REG=1'b0;
defparam add_197_s3.B_ADD_SUB=1'b0;
defparam add_197_s3.CREG=1'b1;
defparam add_197_s3.C_ADD_SUB=1'b0;
defparam add_197_s3.MULTADDALU18X18_MODE=0;
defparam add_197_s3.MULT_RESET_MODE="SYNC";
defparam add_197_s3.OUT_REG=1'b0;
defparam add_197_s3.PIPE0_REG=1'b0;
defparam add_197_s3.PIPE1_REG=1'b0;
defparam add_197_s3.SOA_REG=1'b0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(dac_acc[1]),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_1),
    .COUT(n319_2),
    .I0(dac_acc[2]),
    .I1(n301_3),
    .I3(GND),
    .CIN(n320_2) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_1),
    .COUT(n318_2),
    .I0(dac_acc[3]),
    .I1(n300_2),
    .I3(GND),
    .CIN(n319_2) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_1),
    .COUT(n317_2),
    .I0(dac_acc[4]),
    .I1(n299_2),
    .I3(GND),
    .CIN(n318_2) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_1),
    .COUT(n316_2),
    .I0(dac_acc[5]),
    .I1(n298_2),
    .I3(GND),
    .CIN(n317_2) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_1),
    .COUT(n315_2),
    .I0(dac_acc[6]),
    .I1(n297_2),
    .I3(GND),
    .CIN(n316_2) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_1),
    .COUT(n314_2),
    .I0(dac_acc[7]),
    .I1(n296_2),
    .I3(GND),
    .CIN(n315_2) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_1),
    .COUT(n313_2),
    .I0(dac_acc[8]),
    .I1(n295_2),
    .I3(GND),
    .CIN(n314_2) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_1),
    .COUT(n312_2),
    .I0(dac_acc[9]),
    .I1(n294_2),
    .I3(GND),
    .CIN(n313_2) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(dac_acc[10]),
    .I1(n293_2),
    .I3(GND),
    .CIN(n312_2) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(dac_acc[11]),
    .I1(n293_3),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(dac_acc[12]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(dac_acc[13]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(dac_acc[14]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(dac_acc[15]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_0_COUT),
    .I0(dac_acc[16]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_2),
    .COUT(n300_3),
    .I0(n238_3),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_2),
    .COUT(n299_3),
    .I0(n237_3),
    .I1(n301_3),
    .I3(GND),
    .CIN(n300_3) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_2),
    .COUT(n298_3),
    .I0(n236_3),
    .I1(n238_3),
    .I3(GND),
    .CIN(n299_3) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_2),
    .COUT(n297_3),
    .I0(n235_3),
    .I1(n237_3),
    .I3(GND),
    .CIN(n298_3) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_2),
    .COUT(n296_3),
    .I0(n234_3),
    .I1(n236_3),
    .I3(GND),
    .CIN(n297_3) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_2),
    .COUT(n295_3),
    .I0(n233_3),
    .I1(n235_3),
    .I3(GND),
    .CIN(n296_3) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_2),
    .COUT(n294_3),
    .I0(snddata_signmag[8]),
    .I1(n234_3),
    .I3(GND),
    .CIN(n295_3) 
);
defparam n294_s.ALU_MODE=0;
  ALU n293_s (
    .SUM(n293_2),
    .COUT(n293_3),
    .I0(snddata_signmag[8]),
    .I1(n233_3),
    .I3(GND),
    .CIN(n294_3) 
);
defparam n293_s.ALU_MODE=0;
  IKAOPLL_sr_11 u_percussion_sr (
    .lcd_clk_d(lcd_clk_d),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ro_ctrl(ro_ctrl),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac */
module IKAOPLL (
  lcd_clk_d,
  n50_3,
  i2s_audio_en_d,
  iorq_n_Z,
  w_cs_n_6,
  ff_wr_n_i,
  ff_dinst_7_6,
  n279_9,
  n279_10,
  n279_11,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  d_Z,
  w_a_i,
  w_opll_sound_out
)
;
input lcd_clk_d;
input n50_3;
input i2s_audio_en_d;
input iorq_n_Z;
input w_cs_n_6;
input ff_wr_n_i;
input ff_dinst_7_6;
input n279_9;
input n279_10;
input n279_11;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [7:0] d_Z;
input [0:0] w_a_i;
output [15:0] w_opll_sound_out;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire rst_n;
wire ic_n_negedge;
wire cycle_12;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire n158_6;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire kon;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire n672_5;
wire \sr[2]_addr_tmp_17 ;
wire \sr[2]_0_23 ;
wire prescaler_co_4;
wire n426_6;
wire n1570_5;
wire cyc18r_start_attack;
wire hh_tt_start_attack_dly_1_6;
wire envcntr_sr_16_10;
wire op_attnlv_max;
wire n1827_9;
wire hh_tt_start_attack_dly_1_36;
wire dac_opdata_5_5;
wire n525_4;
wire n526_4;
wire n392_4;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [18:0] \sr[0] ;
wire [6:0] op_attnlv;
wire [14:14] hh_tt_start_attack_dly;
wire [18:0] cyc18r_phase_sr_out;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_zz_tap6;
wire [5:0] dac_opdata;
wire [11:0] \sr[0]_0 ;
wire [11:0] \sr[0]_1 ;
wire VCC;
wire GND;
  IKAOPLL_timinggen u_TIMINGGEN (
    .lcd_clk_d(lcd_clk_d),
    .n50_3(n50_3),
    .i2s_audio_en_d(i2s_audio_en_d),
    .rhythm_en(rhythm_en),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .cycle_12(cycle_12),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n86_4(n86_4),
    .n158_6(n158_6),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3])
);
  IKAOPLL_reg u_REG (
    .lcd_clk_d(lcd_clk_d),
    .iorq_n_Z(iorq_n_Z),
    .w_cs_n_6(w_cs_n_6),
    .n86_4(n86_4),
    .n1827_9(n1827_9),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .ff_wr_n_i(ff_wr_n_i),
    .cycle_d3_zz(cycle_d3_zz),
    .ic_n_negedge(ic_n_negedge),
    .n50_3(n50_3),
    .cycle_d4_zz(cycle_d4_zz),
    .rst_n(rst_n),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d_Z(d_Z[7:0]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .w_a_i(w_a_i[0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .kon(kon),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .n672_5(n672_5),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_4(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo u_LFO (
    .lcd_clk_d(lcd_clk_d),
    .n1827_9(n1827_9),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .cycle_00(cycle_00),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n1570_5(n1570_5),
    .cycle_d4(cycle_d4),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .prescaler_co_4(prescaler_co_4),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg u_PG (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .pm(pm),
    .n672_5(n672_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .prescaler_co_4(prescaler_co_4),
    .rst_n(rst_n),
    .cycle_d4(cycle_d4),
    .n158_6(n158_6),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .rhythm_en(rhythm_en),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .fnum_5(fnum_0[8]),
    .pmval(pmval[2:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test(test[2:1]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .n1570_5(n1570_5),
    .op_phase(op_phase[9:0]),
    .\sr[0] (\sr[0] [18:0])
);
  IKAOPLL_eg u_EG (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .n672_5(n672_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .m_nc_sel(m_nc_sel),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n1570_5(n1570_5),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .block(block[2:0]),
    .\sr[0] (\sr[0] [18:0]),
    .\sr[0]_7 (\sr[0]_0 [11:0]),
    .\sr[0]_8 (\sr[0]_1 [11:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .fnum(fnum[7:5]),
    .fnum_9(fnum_0[8]),
    .test_0(test[0]),
    .test_3(test[3]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .ksr_reg(ksr_reg[1:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .op_attnlv_max(op_attnlv_max),
    .n1827_9(n1827_9),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .op_attnlv(op_attnlv[6:0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0])
);
  IKAOPLL_op u_OP (
    .dm(dm),
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n392_4(n392_4),
    .hh_tt_sel(hh_tt_sel),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .op_attnlv(op_attnlv[6:0]),
    .dac_opdata_5_5(dac_opdata_5_5),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .dac_opdata(dac_opdata[5:0]),
    .\sr[0] (\sr[0]_0 [11:0]),
    .\sr[0]_10 (\sr[0]_1 [11:0])
);
  IKAOPLL_dac u_DAC (
    .lcd_clk_d(lcd_clk_d),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .dac_opdata_5_5(dac_opdata_5_5),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .n158_6(n158_6),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .dac_opdata(dac_opdata[5:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .n392_4(n392_4),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL */
module ip_opll (
  lcd_clk_d,
  i2s_audio_en_d,
  iorq_n_Z,
  ff_wr_n_i,
  ff_dinst_7_6,
  n279_9,
  n279_10,
  n279_11,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  w_a_i,
  d_Z,
  w_cs_n_7,
  w_opll_sound_out
)
;
input lcd_clk_d;
input i2s_audio_en_d;
input iorq_n_Z;
input ff_wr_n_i;
input ff_dinst_7_6;
input n279_9;
input n279_10;
input n279_11;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [7:0] w_a_i;
input [7:0] d_Z;
output w_cs_n_7;
output [15:0] w_opll_sound_out;
wire n108_4;
wire n50_3;
wire w_cs_n_6;
wire n36_4;
wire n35_4;
wire n34_4;
wire n108_5;
wire n37_6;
wire [3:0] ff_divider;
wire VCC;
wire GND;
  LUT2 n108_s1 (
    .F(n108_4),
    .I0(n108_5),
    .I1(i2s_audio_en_d) 
);
defparam n108_s1.INIT=4'hB;
  LUT4 n50_s0 (
    .F(n50_3),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_divider[3]) 
);
defparam n50_s0.INIT=16'h0001;
  LUT4 w_cs_n_s2 (
    .F(w_cs_n_6),
    .I0(w_a_i[7]),
    .I1(w_a_i[1]),
    .I2(w_a_i[6]),
    .I3(w_cs_n_7) 
);
defparam w_cs_n_s2.INIT=16'hEFFF;
  LUT2 n36_s0 (
    .F(n36_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]) 
);
defparam n36_s0.INIT=4'h6;
  LUT3 n35_s0 (
    .F(n35_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]) 
);
defparam n35_s0.INIT=8'h78;
  LUT4 n34_s0 (
    .F(n34_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_divider[3]) 
);
defparam n34_s0.INIT=16'h7F80;
  LUT4 n108_s2 (
    .F(n108_5),
    .I0(ff_divider[2]),
    .I1(ff_divider[1]),
    .I2(ff_divider[0]),
    .I3(ff_divider[3]) 
);
defparam n108_s2.INIT=16'h4000;
  LUT4 w_cs_n_s3 (
    .F(w_cs_n_7),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(w_a_i[4]),
    .I3(w_a_i[5]) 
);
defparam w_cs_n_s3.INIT=16'h8000;
  DFFR ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n35_4),
    .CLK(lcd_clk_d),
    .RESET(n108_4) 
);
  DFFR ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n36_4),
    .CLK(lcd_clk_d),
    .RESET(n108_4) 
);
  DFFR ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n37_6),
    .CLK(lcd_clk_d),
    .RESET(n108_4) 
);
  DFFR ff_divider_3_s0 (
    .Q(ff_divider[3]),
    .D(n34_4),
    .CLK(lcd_clk_d),
    .RESET(n108_4) 
);
  INV n37_s2 (
    .O(n37_6),
    .I(ff_divider[0]) 
);
  IKAOPLL u_ikaopll (
    .lcd_clk_d(lcd_clk_d),
    .n50_3(n50_3),
    .i2s_audio_en_d(i2s_audio_en_d),
    .iorq_n_Z(iorq_n_Z),
    .w_cs_n_6(w_cs_n_6),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[0]),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_opll */
module i2s_audio (
  lcd_clk_d,
  n1710_5,
  n394_2,
  n395_2,
  n396_2,
  n397_2,
  n398_2,
  n399_2,
  n400_2,
  n401_2,
  n402_2,
  n403_2,
  n404_2,
  n405_2,
  i2s_audio_en_d,
  n387_6,
  n394_3,
  w_sound_in,
  w_opll_sound_out_0,
  w_opll_sound_out_1,
  w_opll_sound_out_15,
  i2s_audio_din_d,
  i2s_audio_bclk_d,
  i2s_audio_lrclk_d
)
;
input lcd_clk_d;
input n1710_5;
input n394_2;
input n395_2;
input n396_2;
input n397_2;
input n398_2;
input n399_2;
input n400_2;
input n401_2;
input n402_2;
input n403_2;
input n404_2;
input n405_2;
input i2s_audio_en_d;
input n387_6;
input n394_3;
input [2:2] w_sound_in;
input w_opll_sound_out_0;
input w_opll_sound_out_1;
input w_opll_sound_out_15;
output i2s_audio_din_d;
output i2s_audio_bclk_d;
output i2s_audio_lrclk_d;
wire n53_3;
wire n193_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_5;
wire n25_4;
wire n24_4;
wire n80_4;
wire n79_4;
wire n78_4;
wire n53_4;
wire n193_4;
wire n98_4;
wire n96_5;
wire n190_6;
wire n42_7;
wire n98_6;
wire n98_9;
wire ff_clk_en;
wire ff_lrclk;
wire ff_bclk;
wire n55_5;
wire n26_6;
wire n81_6;
wire [2:0] ff_divider;
wire [3:0] ff_bit_count;
wire [14:0] ff_shift_reg;
wire VCC;
wire GND;
  LUT4 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(ff_bit_count[0]),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n53_s0.INIT=16'h8000;
  LUT2 i2s_audio_bclk_d_s (
    .F(i2s_audio_bclk_d),
    .I0(ff_bclk),
    .I1(ff_clk_en) 
);
defparam i2s_audio_bclk_d_s.INIT=4'h8;
  LUT2 i2s_audio_lrclk_d_s (
    .F(i2s_audio_lrclk_d),
    .I0(ff_lrclk),
    .I1(ff_clk_en) 
);
defparam i2s_audio_lrclk_d_s.INIT=4'h8;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_bit_count[0]),
    .I1(n193_4),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n193_s0.INIT=16'h4000;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(n394_2),
    .I1(ff_shift_reg[13]),
    .I2(n98_4) 
);
defparam n99_s0.INIT=8'hAC;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(n395_2),
    .I1(ff_shift_reg[12]),
    .I2(n98_4) 
);
defparam n100_s0.INIT=8'hAC;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(n396_2),
    .I1(ff_shift_reg[11]),
    .I2(n98_4) 
);
defparam n101_s0.INIT=8'hAC;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n397_2),
    .I1(ff_shift_reg[10]),
    .I2(n98_4) 
);
defparam n102_s0.INIT=8'hAC;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n398_2),
    .I1(ff_shift_reg[9]),
    .I2(n98_4) 
);
defparam n103_s0.INIT=8'hAC;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n399_2),
    .I1(ff_shift_reg[8]),
    .I2(n98_4) 
);
defparam n104_s0.INIT=8'hAC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n400_2),
    .I1(ff_shift_reg[7]),
    .I2(n98_4) 
);
defparam n105_s0.INIT=8'hAC;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(n401_2),
    .I1(ff_shift_reg[6]),
    .I2(n98_4) 
);
defparam n106_s0.INIT=8'hAC;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(n402_2),
    .I1(ff_shift_reg[5]),
    .I2(n98_4) 
);
defparam n107_s0.INIT=8'hAC;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(n403_2),
    .I1(ff_shift_reg[4]),
    .I2(n98_4) 
);
defparam n108_s0.INIT=8'hAC;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(n404_2),
    .I1(ff_shift_reg[3]),
    .I2(n98_4) 
);
defparam n109_s0.INIT=8'hAC;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(n405_2),
    .I1(ff_shift_reg[2]),
    .I2(n98_4) 
);
defparam n110_s0.INIT=8'hAC;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(w_sound_in[2]),
    .I1(ff_shift_reg[1]),
    .I2(n98_4) 
);
defparam n111_s0.INIT=8'hAC;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(w_opll_sound_out_1),
    .I1(ff_shift_reg[0]),
    .I2(n98_4) 
);
defparam n112_s0.INIT=8'hAC;
  LUT2 n113_s1 (
    .F(n113_5),
    .I0(w_opll_sound_out_0),
    .I1(n98_4) 
);
defparam n113_s1.INIT=4'h8;
  LUT2 n25_s0 (
    .F(n25_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]) 
);
defparam n25_s0.INIT=4'h6;
  LUT3 n24_s0 (
    .F(n24_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]) 
);
defparam n24_s0.INIT=8'h78;
  LUT2 n80_s0 (
    .F(n80_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]) 
);
defparam n80_s0.INIT=4'h6;
  LUT3 n79_s0 (
    .F(n79_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]) 
);
defparam n79_s0.INIT=8'h78;
  LUT4 n78_s0 (
    .F(n78_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n78_s0.INIT=16'h7F80;
  LUT2 n53_s1 (
    .F(n53_4),
    .I0(ff_bit_count[2]),
    .I1(ff_bit_count[3]) 
);
defparam n53_s1.INIT=4'h8;
  LUT4 n193_s1 (
    .F(n193_4),
    .I0(ff_lrclk),
    .I1(ff_clk_en),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n193_s1.INIT=16'h1000;
  LUT4 n98_s1 (
    .F(n98_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n98_s1.INIT=16'h0001;
  LUT4 n96_s1 (
    .F(n96_5),
    .I0(ff_bclk),
    .I1(ff_divider[0]),
    .I2(ff_divider[1]),
    .I3(ff_divider[2]) 
);
defparam n96_s1.INIT=16'h2000;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(i2s_audio_en_d) 
);
defparam n190_s2.INIT=16'h40FF;
  LUT4 n42_s3 (
    .F(n42_7),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_bclk) 
);
defparam n42_s3.INIT=16'hBF40;
  LUT3 n98_s2 (
    .F(n98_6),
    .I0(ff_shift_reg[14]),
    .I1(n98_9),
    .I2(n98_4) 
);
defparam n98_s2.INIT=8'h3A;
  LUT4 n98_s4 (
    .F(n98_9),
    .I0(GND),
    .I1(n387_6),
    .I2(w_opll_sound_out_15),
    .I3(n394_3) 
);
defparam n98_s4.INIT=16'h9669;
  DFFR ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n25_4),
    .CLK(lcd_clk_d),
    .RESET(n190_6) 
);
  DFFR ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n26_6),
    .CLK(lcd_clk_d),
    .RESET(n190_6) 
);
  DFFRE ff_clk_en_s0 (
    .Q(ff_clk_en),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(n193_3),
    .RESET(n1710_5) 
);
  DFFSE ff_bit_count_3_s0 (
    .Q(ff_bit_count[3]),
    .D(n78_4),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n79_4),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n80_4),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n81_6),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFRE ff_shift_reg_15_s0 (
    .Q(i2s_audio_din_d),
    .D(n98_6),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_14_s0 (
    .Q(ff_shift_reg[14]),
    .D(n99_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_13_s0 (
    .Q(ff_shift_reg[13]),
    .D(n100_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_12_s0 (
    .Q(ff_shift_reg[12]),
    .D(n101_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_11_s0 (
    .Q(ff_shift_reg[11]),
    .D(n102_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_10_s0 (
    .Q(ff_shift_reg[10]),
    .D(n103_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_9_s0 (
    .Q(ff_shift_reg[9]),
    .D(n104_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_8_s0 (
    .Q(ff_shift_reg[8]),
    .D(n105_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_7_s0 (
    .Q(ff_shift_reg[7]),
    .D(n106_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_6_s0 (
    .Q(ff_shift_reg[6]),
    .D(n107_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_5_s0 (
    .Q(ff_shift_reg[5]),
    .D(n108_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_4_s0 (
    .Q(ff_shift_reg[4]),
    .D(n109_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_3_s0 (
    .Q(ff_shift_reg[3]),
    .D(n110_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_2_s0 (
    .Q(ff_shift_reg[2]),
    .D(n111_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_1_s0 (
    .Q(ff_shift_reg[1]),
    .D(n112_3),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_0_s0 (
    .Q(ff_shift_reg[0]),
    .D(n113_5),
    .CLK(lcd_clk_d),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFR ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n24_4),
    .CLK(lcd_clk_d),
    .RESET(n190_6) 
);
  DFFSE ff_lrclk_s1 (
    .Q(ff_lrclk),
    .D(n55_5),
    .CLK(lcd_clk_d),
    .CE(n53_3),
    .SET(n1710_5) 
);
defparam ff_lrclk_s1.INIT=1'b1;
  DFFR ff_bclk_s2 (
    .Q(ff_bclk),
    .D(n42_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_bclk_s2.INIT=1'b0;
  INV n55_s2 (
    .O(n55_5),
    .I(ff_lrclk) 
);
  INV n26_s2 (
    .O(n26_6),
    .I(ff_divider[0]) 
);
  INV n81_s2 (
    .O(n81_6),
    .I(ff_bit_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2s_audio */
module vdp_color_bus (
  lcd_clk_d,
  n1710_5,
  w_vdp_enable,
  n2386_6,
  n1551_10,
  n1561_9,
  n1582_6,
  w_vram_write_req,
  n1786_6,
  w_vram_addr_set_req,
  n1975_6,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_prewindow_y,
  ff_prewindow_x,
  reg_r1_disp_on_Z,
  w_vram_rd_req,
  n251_23,
  ff_vram_wr_req,
  n1527_37,
  w_logical_vram_addr_nam_11_5,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  w_vdpcmd_vram_read_req,
  n1246_8,
  n558_4,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  ff_vram_rdata,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_main_state,
  w_vram_read_n,
  w_vram_write_n,
  w_vdp_command_drive,
  w_vdpcmd_vram_write_ack,
  n494_24,
  w_vram_data_3_9,
  w_vram_data_4_8,
  w_vram_data_7_7,
  n756_7,
  n1413_7,
  ff_dram_address_16_10,
  ff_dram_address_16_11,
  n781_20,
  w_vram_data_6_9,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  n915_5,
  n918_10,
  n914_10,
  w_vram_rdata_cpu,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_vram_address,
  w_vram_wdata,
  w_vram_data_Z
)
;
input lcd_clk_d;
input n1710_5;
input w_vdp_enable;
input n2386_6;
input n1551_10;
input n1561_9;
input n1582_6;
input w_vram_write_req;
input n1786_6;
input w_vram_addr_set_req;
input n1975_6;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_prewindow_y;
input ff_prewindow_x;
input reg_r1_disp_on_Z;
input w_vram_rd_req;
input n251_23;
input ff_vram_wr_req;
input n1527_37;
input w_logical_vram_addr_nam_11_5;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input w_vdpcmd_vram_read_req;
input n1246_8;
input n558_4;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [7:0] ff_vram_rdata;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [1:0] ff_main_state;
output w_vram_read_n;
output w_vram_write_n;
output w_vdp_command_drive;
output w_vdpcmd_vram_write_ack;
output n494_24;
output w_vram_data_3_9;
output w_vram_data_4_8;
output w_vram_data_7_7;
output n756_7;
output n1413_7;
output ff_dram_address_16_10;
output ff_dram_address_16_11;
output n781_20;
output w_vram_data_6_9;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output n915_5;
output n918_10;
output n914_10;
output [7:0] w_vram_rdata_cpu;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n272_5;
wire n753_7;
wire n753_8;
wire n753_9;
wire n754_5;
wire n754_6;
wire n755_5;
wire n756_5;
wire n757_5;
wire n758_5;
wire n758_6;
wire n759_5;
wire n760_5;
wire n761_5;
wire n761_6;
wire n762_5;
wire n763_5;
wire n764_5;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n787_6;
wire n787_7;
wire n788_6;
wire n788_7;
wire n789_6;
wire n789_7;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n795_8;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n800_4;
wire n815_4;
wire n1413_4;
wire n1413_5;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n272_8;
wire n753_11;
wire n753_12;
wire n753_14;
wire n754_8;
wire n755_6;
wire n755_7;
wire n756_9;
wire n757_6;
wire n758_8;
wire n758_10;
wire n759_6;
wire n760_6;
wire n760_7;
wire n761_8;
wire n761_9;
wire n762_6;
wire n763_6;
wire n763_7;
wire n764_6;
wire n764_7;
wire n765_6;
wire n781_8;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_12;
wire n784_9;
wire n784_10;
wire n784_11;
wire n785_9;
wire n785_10;
wire n785_11;
wire n786_8;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_8;
wire n787_9;
wire n787_10;
wire n787_12;
wire n788_8;
wire n788_9;
wire n788_10;
wire n788_11;
wire n789_8;
wire n789_9;
wire n789_10;
wire n789_12;
wire n790_8;
wire n790_9;
wire n790_10;
wire n790_11;
wire n791_8;
wire n791_9;
wire n791_10;
wire n791_11;
wire n792_8;
wire n792_9;
wire n792_10;
wire n792_11;
wire n793_8;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_8;
wire n794_9;
wire n794_10;
wire n794_12;
wire n795_9;
wire n795_10;
wire n795_11;
wire n796_9;
wire n796_10;
wire n796_11;
wire n797_9;
wire n797_10;
wire n798_7;
wire n798_8;
wire n799_6;
wire n800_6;
wire n1413_6;
wire n272_10;
wire n272_11;
wire n753_17;
wire n764_9;
wire n781_14;
wire n781_15;
wire n781_16;
wire n784_13;
wire n785_12;
wire n786_12;
wire n787_13;
wire n788_12;
wire n789_13;
wire n790_12;
wire n791_12;
wire n792_12;
wire n793_12;
wire n794_13;
wire n795_12;
wire n796_13;
wire n796_14;
wire n797_12;
wire n800_7;
wire ff_dram_address_16_12;
wire n797_13;
wire n800_9;
wire n756_11;
wire n753_19;
wire n272_13;
wire n823_7;
wire n1372_5;
wire n272_15;
wire n824_8;
wire n1411_5;
wire n1413_10;
wire n797_15;
wire n795_15;
wire n794_16;
wire n793_15;
wire n792_15;
wire n791_15;
wire n790_15;
wire n789_16;
wire n788_15;
wire n787_16;
wire n786_15;
wire n785_15;
wire n784_17;
wire n784_19;
wire n796_16;
wire n794_18;
wire n789_18;
wire n787_18;
wire n784_21;
wire n766_8;
wire n764_11;
wire n763_10;
wire n761_11;
wire n760_10;
wire n758_12;
wire n758_14;
wire n756_13;
wire n753_21;
wire n753_23;
wire ff_vram_access_address_13_9;
wire n798_10;
wire n916_7;
wire n1152_6;
wire n918_7;
wire n1160_6;
wire n914_7;
wire n753_25;
wire n799_8;
wire n754_10;
wire n272_17;
wire ff_vram_reading_req;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire ff_vram_reading_ack;
wire w_vram_addr_set_ack;
wire n916_10;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(n753_8),
    .I2(n753_9) 
);
defparam n753_s3.INIT=8'h53;
  LUT3 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n754_6) 
);
defparam n754_s1.INIT=8'h5C;
  LUT3 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(w_vram_address_cpu[11]),
    .I2(n754_6) 
);
defparam n755_s1.INIT=8'h5C;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(n756_11),
    .I2(ff_vram_access_address[10]),
    .I3(n756_7) 
);
defparam n756_s1.INIT=16'h3C55;
  LUT3 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(w_vram_address_cpu[9]),
    .I2(n754_6) 
);
defparam n757_s1.INIT=8'h5C;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n758_5),
    .I1(n758_6),
    .I2(w_vram_address_cpu[8]),
    .I3(n754_6) 
);
defparam n758_s1.INIT=16'hEEF0;
  LUT3 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(w_vram_address_cpu[7]),
    .I2(n754_6) 
);
defparam n759_s1.INIT=8'h5C;
  LUT3 n760_s1 (
    .F(n760_4),
    .I0(n760_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n754_6) 
);
defparam n760_s1.INIT=8'h5C;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(ff_vram_access_address[5]),
    .I3(n756_7) 
);
defparam n761_s1.INIT=16'h3C55;
  LUT3 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(w_vram_address_cpu[4]),
    .I2(n754_6) 
);
defparam n762_s1.INIT=8'h5C;
  LUT3 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n754_6) 
);
defparam n763_s1.INIT=8'h5C;
  LUT3 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(w_vram_address_cpu[2]),
    .I2(n754_6) 
);
defparam n764_s1.INIT=8'h5C;
  LUT3 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(w_vram_address_cpu[1]),
    .I2(n754_6) 
);
defparam n765_s1.INIT=8'h5C;
  LUT3 n766_s1 (
    .F(n766_4),
    .I0(n766_5),
    .I1(w_vram_address_cpu[0]),
    .I2(n754_6) 
);
defparam n766_s1.INIT=8'hAC;
  LUT3 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n754_6) 
);
defparam n781_s2.INIT=8'h3A;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n754_6) 
);
defparam n784_s2.INIT=16'hFCFA;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n754_6) 
);
defparam n785_s2.INIT=16'hFCFA;
  LUT3 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n754_6) 
);
defparam n786_s2.INIT=8'hCA;
  LUT3 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n754_6) 
);
defparam n787_s2.INIT=8'hCA;
  LUT3 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n754_6) 
);
defparam n788_s2.INIT=8'hCA;
  LUT3 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n754_6) 
);
defparam n789_s2.INIT=8'hCA;
  LUT3 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n754_6) 
);
defparam n790_s2.INIT=8'hCA;
  LUT3 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n754_6) 
);
defparam n791_s2.INIT=8'hCA;
  LUT3 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n754_6) 
);
defparam n792_s2.INIT=8'hCA;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n754_6) 
);
defparam n793_s2.INIT=8'hCA;
  LUT3 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n754_6) 
);
defparam n794_s2.INIT=8'hCA;
  LUT4 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n795_8),
    .I3(n754_6) 
);
defparam n795_s2.INIT=16'hFCFA;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n754_6) 
);
defparam n796_s2.INIT=16'hFCFA;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n756_7) 
);
defparam n797_s2.INIT=16'hF0EE;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n798_4),
    .I1(n798_5),
    .I2(n798_10),
    .I3(n753_9) 
);
defparam n798_s0.INIT=16'hC355;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(w_vram_address_cpu[15]),
    .I1(n799_4),
    .I2(n799_8),
    .I3(n754_6) 
);
defparam n799_s0.INIT=16'h3CAA;
  LUT4 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(n800_9),
    .I2(ff_vram_access_address[14]),
    .I3(n756_7) 
);
defparam n800_s0.INIT=16'h3C55;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n756_7) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n756_7) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n756_7) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n756_7) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n756_7) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n756_7) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n756_7) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n756_7) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1413_4),
    .I1(n272_5),
    .I2(w_vdp_enable),
    .I3(n1413_5) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s20 (
    .F(n494_24),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s20.INIT=4'hB;
  LUT2 w_vram_data_3_s6 (
    .F(w_vram_data_3_9),
    .I0(ff_dram_address[16]),
    .I1(n1551_10) 
);
defparam w_vram_data_3_s6.INIT=4'h8;
  LUT2 w_vram_data_4_s5 (
    .F(w_vram_data_4_8),
    .I0(ff_dram_address[16]),
    .I1(n1561_9) 
);
defparam w_vram_data_4_s5.INIT=4'h8;
  LUT2 w_vram_data_7_s4 (
    .F(w_vram_data_7_7),
    .I0(ff_dram_address[16]),
    .I1(n1582_6) 
);
defparam w_vram_data_7_s4.INIT=4'h8;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT3 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n754_6),
    .I1(ff_vram_access_address_13_9),
    .I2(w_vdp_enable) 
);
defparam ff_vram_access_address_13_s2.INIT=8'hE0;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(n494_24),
    .I1(ff_dram_address_16_8),
    .I2(ff_dram_address_16_9),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hF100;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT4 n272_s2 (
    .F(n272_5),
    .I0(n272_7),
    .I1(n494_24),
    .I2(n272_8),
    .I3(n272_15) 
);
defparam n272_s2.INIT=16'h3010;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(n753_23),
    .I1(n753_11),
    .I2(n753_12),
    .I3(n753_21) 
);
defparam n753_s4.INIT=16'hBF40;
  LUT4 n753_s5 (
    .F(n753_8),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(n753_14),
    .I3(n754_6) 
);
defparam n753_s5.INIT=16'hC355;
  LUT3 n753_s6 (
    .F(n753_9),
    .I0(n272_8),
    .I1(n753_19),
    .I2(n1413_4) 
);
defparam n753_s6.INIT=8'h40;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n754_10),
    .I1(ff_vram_access_address[12]),
    .I2(n754_8),
    .I3(n1413_4) 
);
defparam n754_s2.INIT=16'h55C3;
  LUT3 n754_s3 (
    .F(n754_6),
    .I0(n272_6),
    .I1(n272_8),
    .I2(n753_19) 
);
defparam n754_s3.INIT=8'h10;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(n755_6),
    .I1(ff_vram_access_address[11]),
    .I2(n755_7),
    .I3(n1413_4) 
);
defparam n755_s2.INIT=16'h55C3;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n753_11),
    .I2(n756_13),
    .I3(n753_9) 
);
defparam n756_s2.INIT=16'h3C55;
  LUT4 n756_s4 (
    .F(n756_7),
    .I0(n272_6),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n753_19) 
);
defparam n756_s4.INIT=16'h1400;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_6),
    .I1(ff_vram_access_address[9]),
    .I2(n756_9),
    .I3(n1413_4) 
);
defparam n757_s2.INIT=16'h55C3;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(n758_14),
    .I1(n758_8),
    .I2(n758_12),
    .I3(n1413_4) 
);
defparam n758_s2.INIT=16'h4B00;
  LUT4 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[7]),
    .I1(n758_10),
    .I2(n1413_4),
    .I3(ff_vram_access_address[8]) 
);
defparam n758_s3.INIT=16'h0708;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(n759_6),
    .I1(n758_14),
    .I2(n758_8),
    .I3(n1413_4) 
);
defparam n759_s2.INIT=16'h3C55;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n760_6),
    .I1(n760_7),
    .I2(n760_10),
    .I3(n1413_4) 
);
defparam n760_s2.INIT=16'h3CAA;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n761_11),
    .I2(n761_8),
    .I3(n753_9) 
);
defparam n761_s2.INIT=16'h3C55;
  LUT2 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(n761_9) 
);
defparam n761_s3.INIT=4'h8;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(n762_6),
    .I1(ff_vram_access_address[4]),
    .I2(n761_9),
    .I3(n1413_4) 
);
defparam n762_s2.INIT=16'hAAC3;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n763_6),
    .I1(n763_7),
    .I2(n763_10),
    .I3(n1413_4) 
);
defparam n763_s2.INIT=16'h3C55;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(n764_6),
    .I1(n764_7),
    .I2(n764_11),
    .I3(n1413_4) 
);
defparam n764_s2.INIT=16'hC355;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(n765_6),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n1413_4) 
);
defparam n765_s2.INIT=16'h55C3;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n766_8),
    .I1(ff_vram_access_address[0]),
    .I2(n1413_4) 
);
defparam n766_s2.INIT=8'hA3;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_8),
    .I1(n781_9),
    .I2(n781_10),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'h0FEE;
  LUT3 n781_s4 (
    .F(n781_7),
    .I0(n766_5),
    .I1(n781_12),
    .I2(n781_20) 
);
defparam n781_s4.INIT=8'hA3;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(n784_9),
    .I1(n784_10),
    .I2(n784_11),
    .I3(n781_11) 
);
defparam n784_s3.INIT=16'h0FEE;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n784_21),
    .I1(n753_21),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n784_s4.INIT=16'h5300;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(n781_20),
    .I3(n756_7) 
);
defparam n784_s5.INIT=16'hAC00;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(n785_9),
    .I1(n785_10),
    .I2(n785_11),
    .I3(n781_11) 
);
defparam n785_s3.INIT=16'hF0EE;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n753_21),
    .I1(n753_23),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n785_s4.INIT=16'h5300;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(n781_20),
    .I3(n756_7) 
);
defparam n785_s5.INIT=16'hCA00;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_8),
    .I1(n786_9),
    .I2(n786_10),
    .I3(n781_11) 
);
defparam n786_s3.INIT=16'hF0EE;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(n753_23),
    .I1(ff_vram_access_address[12]),
    .I2(n781_20),
    .I3(n786_11) 
);
defparam n786_s4.INIT=16'hC05F;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n787_8),
    .I1(n787_9),
    .I2(n787_10),
    .I3(n781_11) 
);
defparam n787_s3.INIT=16'h0FEE;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(ff_vram_access_address[11]),
    .I1(n787_18),
    .I2(n781_20),
    .I3(n787_12) 
);
defparam n787_s4.INIT=16'h30AF;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_8),
    .I1(n788_9),
    .I2(n788_10),
    .I3(n781_11) 
);
defparam n788_s3.INIT=16'h0FEE;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(ff_vram_access_address[10]),
    .I1(n756_13),
    .I2(n781_20),
    .I3(n788_11) 
);
defparam n788_s4.INIT=16'h30AF;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_8),
    .I1(n789_9),
    .I2(n789_10),
    .I3(n781_11) 
);
defparam n789_s3.INIT=16'h0FEE;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(ff_vram_access_address[9]),
    .I1(n789_18),
    .I2(n781_20),
    .I3(n789_12) 
);
defparam n789_s4.INIT=16'h30AF;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_8),
    .I1(n790_9),
    .I2(n790_10),
    .I3(n781_11) 
);
defparam n790_s3.INIT=16'h0FEE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(ff_vram_access_address[8]),
    .I1(n758_12),
    .I2(n781_20),
    .I3(n790_11) 
);
defparam n790_s4.INIT=16'h30AF;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_8),
    .I1(n791_9),
    .I2(n791_10),
    .I3(n781_11) 
);
defparam n791_s3.INIT=16'h0FEE;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(ff_vram_access_address[7]),
    .I1(n758_14),
    .I2(n781_20),
    .I3(n791_11) 
);
defparam n791_s4.INIT=16'h30AF;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_8),
    .I1(n792_9),
    .I2(n792_10),
    .I3(n781_11) 
);
defparam n792_s3.INIT=16'h0FEE;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(ff_vram_access_address[6]),
    .I1(n760_10),
    .I2(n781_20),
    .I3(n792_11) 
);
defparam n792_s4.INIT=16'h30AF;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_8),
    .I1(n793_9),
    .I2(n793_10),
    .I3(n781_11) 
);
defparam n793_s3.INIT=16'h0FEE;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(ff_vram_access_address[5]),
    .I1(n761_11),
    .I2(n781_20),
    .I3(n793_11) 
);
defparam n793_s4.INIT=16'h30AF;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_8),
    .I1(n794_9),
    .I2(n794_10),
    .I3(n781_11) 
);
defparam n794_s3.INIT=16'h0FEE;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(ff_vram_access_address[4]),
    .I1(n794_18),
    .I2(n781_20),
    .I3(n794_12) 
);
defparam n794_s4.INIT=16'h30AF;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n795_9),
    .I1(n795_10),
    .I2(n795_11),
    .I3(n781_11) 
);
defparam n795_s3.INIT=16'h0FEE;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n763_10),
    .I1(n764_11),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n795_s4.INIT=16'h5300;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[3]),
    .I2(n781_20),
    .I3(n756_7) 
);
defparam n795_s5.INIT=16'hCA00;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n796_11),
    .I3(n781_11) 
);
defparam n796_s3.INIT=16'hF0EE;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(n796_16),
    .I1(n764_11),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n796_s4.INIT=16'h3500;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(n781_20),
    .I3(n756_7) 
);
defparam n796_s5.INIT=16'hCA00;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n753_9),
    .I3(n781_11) 
);
defparam n797_s3.INIT=16'h0C05;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(n766_8),
    .I1(n796_16),
    .I2(n781_20),
    .I3(n753_9) 
);
defparam n797_s4.INIT=16'h3500;
  LUT3 n797_s5 (
    .F(n797_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(n781_20) 
);
defparam n797_s5.INIT=8'hAC;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(w_vram_address_cpu[16]),
    .I1(n798_7),
    .I2(ff_vram_access_address[16]),
    .I3(n756_7) 
);
defparam n798_s1.INIT=16'hC355;
  LUT4 n798_s2 (
    .F(n798_5),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n798_8),
    .I3(n1473_4) 
);
defparam n798_s2.INIT=16'hC05F;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n1473_4),
    .I3(n1413_4) 
);
defparam n799_s1.INIT=16'h3533;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(w_vram_address_cpu[14]),
    .I1(n784_21),
    .I2(n800_6),
    .I3(n753_9) 
);
defparam n800_s1.INIT=16'h3C55;
  LUT3 n815_s1 (
    .F(n815_4),
    .I0(n1413_5),
    .I1(n1413_4),
    .I2(n272_5) 
);
defparam n815_s1.INIT=8'h40;
  LUT4 n1413_s1 (
    .F(n1413_4),
    .I0(n272_6),
    .I1(n1413_6),
    .I2(w_vram_write_req),
    .I3(w_vram_write_ack) 
);
defparam n1413_s1.INIT=16'h1001;
  LUT4 n1413_s2 (
    .F(n1413_5),
    .I0(n1786_6),
    .I1(ff_wait_cnt[15]),
    .I2(n1413_7),
    .I3(n272_6) 
);
defparam n1413_s2.INIT=16'h00FB;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n754_6) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(ff_dram_address_16_10),
    .I1(n1975_6),
    .I2(n781_20),
    .I3(ff_dram_address_16_11) 
);
defparam ff_dram_address_16_s4.INIT=16'h0001;
  LUT4 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n272_8),
    .I1(n1413_4),
    .I2(n1413_5),
    .I3(n753_19) 
);
defparam ff_dram_address_16_s5.INIT=16'h7F00;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(ff_dram_address_16_10),
    .I1(w_prewindow_y_sp),
    .I2(w_sp_vram_accessing),
    .I3(n272_10) 
);
defparam n272_s3.INIT=16'h4000;
  LUT3 n272_s4 (
    .F(n272_7),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n272_s4.INIT=8'h80;
  LUT4 n272_s5 (
    .F(n272_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n272_s5.INIT=16'h9009;
  LUT4 n753_s8 (
    .F(n753_11),
    .I0(n760_10),
    .I1(n761_11),
    .I2(n753_25),
    .I3(n753_17) 
);
defparam n753_s8.INIT=16'h1000;
  LUT2 n753_s9 (
    .F(n753_12),
    .I0(n787_18),
    .I1(n756_13) 
);
defparam n753_s9.INIT=4'h1;
  LUT3 n753_s11 (
    .F(n753_14),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[11]),
    .I2(n755_7) 
);
defparam n753_s11.INIT=8'h80;
  LUT4 n754_s5 (
    .F(n754_8),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address[9]),
    .I3(n756_9) 
);
defparam n754_s5.INIT=16'h8000;
  LUT3 n755_s3 (
    .F(n755_6),
    .I0(n753_11),
    .I1(n756_13),
    .I2(n787_18) 
);
defparam n755_s3.INIT=8'h2D;
  LUT3 n755_s4 (
    .F(n755_7),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(n756_9) 
);
defparam n755_s4.INIT=8'h80;
  LUT3 n756_s6 (
    .F(n756_9),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n758_10) 
);
defparam n756_s6.INIT=8'h80;
  LUT4 n757_s3 (
    .F(n757_6),
    .I0(n758_12),
    .I1(n758_14),
    .I2(n758_8),
    .I3(n789_18) 
);
defparam n757_s3.INIT=16'h10EF;
  LUT4 n758_s5 (
    .F(n758_8),
    .I0(n760_10),
    .I1(n761_11),
    .I2(n753_25),
    .I3(n794_18) 
);
defparam n758_s5.INIT=16'h0010;
  LUT4 n758_s7 (
    .F(n758_10),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n761_9) 
);
defparam n758_s7.INIT=16'h8000;
  LUT2 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[7]),
    .I1(n758_10) 
);
defparam n759_s3.INIT=4'h6;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n761_9),
    .I3(ff_vram_access_address[6]) 
);
defparam n760_s3.INIT=16'h807F;
  LUT2 n760_s4 (
    .F(n760_7),
    .I0(n761_11),
    .I1(n761_8) 
);
defparam n760_s4.INIT=4'h4;
  LUT2 n761_s5 (
    .F(n761_8),
    .I0(n753_25),
    .I1(n794_18) 
);
defparam n761_s5.INIT=4'h2;
  LUT4 n761_s6 (
    .F(n761_9),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n761_s6.INIT=16'h8000;
  LUT2 n762_s3 (
    .F(n762_6),
    .I0(n753_25),
    .I1(n794_18) 
);
defparam n762_s3.INIT=4'h6;
  LUT4 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[3]) 
);
defparam n763_s3.INIT=16'h7F80;
  LUT2 n763_s4 (
    .F(n763_7),
    .I0(n764_7),
    .I1(n764_11) 
);
defparam n763_s4.INIT=4'h1;
  LUT3 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n764_s3.INIT=8'h78;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(w_vram_address_cpu[1]),
    .I1(w_vram_address_cpu[0]),
    .I2(n764_9),
    .I3(n1473_4) 
);
defparam n764_s4.INIT=16'h0F77;
  LUT2 n765_s3 (
    .F(n765_6),
    .I0(n796_16),
    .I1(n766_8) 
);
defparam n765_s3.INIT=4'h6;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(w_vram_address_text12_16),
    .I1(n781_14),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n781_s5.INIT=16'h0A03;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(ff_preread_address_0),
    .I1(n781_15),
    .I2(n781_16),
    .I3(n272_13) 
);
defparam n781_s6.INIT=16'h0B00;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(n781_20) 
);
defparam n781_s7.INIT=8'h53;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(n1413_4),
    .I1(n1413_5),
    .I2(n272_5) 
);
defparam n781_s8.INIT=8'h60;
  LUT4 n781_s9 (
    .F(n781_12),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(n1473_4),
    .I3(n1413_4) 
);
defparam n781_s9.INIT=16'hCACC;
  LUT4 n784_s6 (
    .F(n784_9),
    .I0(w_vram_address_text12_13),
    .I1(n784_13),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n784_s6.INIT=16'h0A03;
  LUT4 n784_s7 (
    .F(n784_10),
    .I0(n784_19),
    .I1(n784_17),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n784_s7.INIT=16'h3500;
  LUT3 n784_s8 (
    .F(n784_11),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_20) 
);
defparam n784_s8.INIT=8'h53;
  LUT4 n785_s6 (
    .F(n785_9),
    .I0(w_vram_address_text12_12),
    .I1(n785_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n785_s6.INIT=16'h0A0C;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(n785_15),
    .I1(n784_19),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n785_s7.INIT=16'h3500;
  LUT3 n785_s8 (
    .F(n785_11),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_20) 
);
defparam n785_s8.INIT=8'hCA;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(w_vram_address_text12_11),
    .I1(n786_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n786_s5.INIT=16'h0A0C;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(n786_15),
    .I1(n785_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n786_s6.INIT=16'h3500;
  LUT3 n786_s7 (
    .F(n786_10),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(n781_20) 
);
defparam n786_s7.INIT=8'hCA;
  LUT4 n786_s8 (
    .F(n786_11),
    .I0(ff_vram_access_address[11]),
    .I1(n787_18),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n786_s8.INIT=16'h0CF5;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(w_vram_address_text12_10),
    .I1(n787_13),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n787_s5.INIT=16'h0A03;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(n787_16),
    .I1(n786_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n787_s6.INIT=16'h3500;
  LUT3 n787_s7 (
    .F(n787_10),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(n781_20) 
);
defparam n787_s7.INIT=8'h35;
  LUT4 n787_s9 (
    .F(n787_12),
    .I0(n756_13),
    .I1(ff_vram_access_address[10]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n787_s9.INIT=16'hFA03;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(w_vram_address_text12_9),
    .I1(n788_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n788_s5.INIT=16'h0A03;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_15),
    .I1(n787_16),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n788_s6.INIT=16'h3500;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(n781_20) 
);
defparam n788_s7.INIT=8'h35;
  LUT4 n788_s8 (
    .F(n788_11),
    .I0(n789_18),
    .I1(ff_vram_access_address[9]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n788_s8.INIT=16'hFA03;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(w_vram_address_text12_8),
    .I1(n789_13),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n789_s5.INIT=16'h0A03;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_16),
    .I1(n788_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n789_s6.INIT=16'h3500;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(n781_20) 
);
defparam n789_s7.INIT=8'h35;
  LUT4 n789_s9 (
    .F(n789_12),
    .I0(n758_12),
    .I1(ff_vram_access_address[8]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n789_s9.INIT=16'hFA03;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vram_address_text12_7),
    .I1(n790_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n790_s5.INIT=16'h0A03;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_15),
    .I1(n789_16),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n790_s6.INIT=16'h3500;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(n781_20) 
);
defparam n790_s7.INIT=8'h35;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(n758_14),
    .I1(ff_vram_access_address[7]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n790_s8.INIT=16'hFA03;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(w_vram_address_text12_6),
    .I1(n791_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n791_s5.INIT=16'h0A03;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_15),
    .I1(n790_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n791_s6.INIT=16'h3500;
  LUT3 n791_s7 (
    .F(n791_10),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(n781_20) 
);
defparam n791_s7.INIT=8'h35;
  LUT4 n791_s8 (
    .F(n791_11),
    .I0(n760_10),
    .I1(ff_vram_access_address[6]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n791_s8.INIT=16'hFA03;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(w_vram_address_text12_5),
    .I1(n792_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n792_s5.INIT=16'h0A03;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_15),
    .I1(n791_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n792_s6.INIT=16'h3500;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(n781_20) 
);
defparam n792_s7.INIT=8'h35;
  LUT4 n792_s8 (
    .F(n792_11),
    .I0(n761_11),
    .I1(ff_vram_access_address[5]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n792_s8.INIT=16'hFA03;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(w_vram_address_text12_4),
    .I1(n793_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n793_s5.INIT=16'h0A03;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_15),
    .I1(n792_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n793_s6.INIT=16'h3500;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(n781_20) 
);
defparam n793_s7.INIT=8'h35;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(n794_18),
    .I1(ff_vram_access_address[4]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n793_s8.INIT=16'hFA03;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(w_vram_address_text12_3),
    .I1(n794_13),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n794_s5.INIT=16'h0A03;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_16),
    .I1(n793_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n794_s6.INIT=16'h3500;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(n781_20) 
);
defparam n794_s7.INIT=8'h35;
  LUT4 n794_s9 (
    .F(n794_12),
    .I0(n763_10),
    .I1(ff_vram_access_address[3]),
    .I2(n781_20),
    .I3(n1413_4) 
);
defparam n794_s9.INIT=16'hFA03;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(w_vram_address_text12_2),
    .I1(n795_12),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n795_s6.INIT=16'h0A03;
  LUT4 n795_s7 (
    .F(n795_10),
    .I0(n794_16),
    .I1(n795_15),
    .I2(n781_15),
    .I3(n272_13) 
);
defparam n795_s7.INIT=16'h5300;
  LUT3 n795_s8 (
    .F(n795_11),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(n781_20) 
);
defparam n795_s8.INIT=8'h35;
  LUT4 n796_s6 (
    .F(n796_9),
    .I0(w_vram_address_text12_1),
    .I1(n796_13),
    .I2(n272_13),
    .I3(ff_dram_address_16_10) 
);
defparam n796_s6.INIT=16'h0A0C;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(ff_preread_address_1),
    .I1(n781_15),
    .I2(n796_14),
    .I3(n272_13) 
);
defparam n796_s7.INIT=16'h0E00;
  LUT3 n796_s8 (
    .F(n796_11),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(n781_20) 
);
defparam n796_s8.INIT=8'hCA;
  LUT4 n797_s6 (
    .F(n797_9),
    .I0(n251_23),
    .I1(n797_15),
    .I2(n797_12),
    .I3(n272_13) 
);
defparam n797_s6.INIT=16'hBBF0;
  LUT3 n797_s7 (
    .F(n797_10),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(n781_20) 
);
defparam n797_s7.INIT=8'hAC;
  LUT4 n798_s4 (
    .F(n798_7),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[15]),
    .I3(n753_14) 
);
defparam n798_s4.INIT=16'h8000;
  LUT2 n798_s5 (
    .F(n798_8),
    .I0(n784_21),
    .I1(n800_6) 
);
defparam n798_s5.INIT=4'h4;
  LUT4 n799_s3 (
    .F(n799_6),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(n754_8) 
);
defparam n799_s3.INIT=16'h8000;
  LUT4 n800_s3 (
    .F(n800_6),
    .I0(n800_7),
    .I1(n753_23),
    .I2(n760_10),
    .I3(n753_25) 
);
defparam n800_s3.INIT=16'h0200;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(n1413_7),
    .I1(n1786_6),
    .I2(n1413_10),
    .I3(ff_wait_cnt[15]) 
);
defparam n1413_s3.INIT=16'hE000;
  LUT2 n1413_s4 (
    .F(n1413_7),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n1413_s4.INIT=4'h9;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n1527_37) 
);
defparam ff_dram_address_16_s6.INIT=16'h1000;
  LUT4 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_11),
    .I0(reg_r0_disp_mode[2]),
    .I1(ff_dram_address_16_12),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s7.INIT=16'h000D;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT4 n272_s8 (
    .F(n272_11),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(ff_tx_vram_read_en2),
    .I2(ff_tx_vram_read_en),
    .I3(ff_dram_address_16_10) 
);
defparam n272_s8.INIT=16'hF400;
  LUT4 n753_s14 (
    .F(n753_17),
    .I0(n789_18),
    .I1(n758_12),
    .I2(n758_14),
    .I3(n794_18) 
);
defparam n753_s14.INIT=16'h0001;
  LUT2 n764_s6 (
    .F(n764_9),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n764_s6.INIT=4'h8;
  LUT3 n781_s11 (
    .F(n781_14),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(ff_dram_address_16_11) 
);
defparam n781_s11.INIT=8'h53;
  LUT2 n781_s12 (
    .F(n781_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n781_s12.INIT=4'h8;
  LUT4 n781_s13 (
    .F(n781_16),
    .I0(ff_y_test_address_16),
    .I1(ff_preread_address_16),
    .I2(n781_15),
    .I3(n251_23) 
);
defparam n781_s13.INIT=16'hF503;
  LUT3 n784_s10 (
    .F(n784_13),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(ff_dram_address_16_11) 
);
defparam n784_s10.INIT=8'h53;
  LUT3 n785_s9 (
    .F(n785_12),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(ff_dram_address_16_11) 
);
defparam n785_s9.INIT=8'hAC;
  LUT3 n786_s9 (
    .F(n786_12),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(ff_dram_address_16_11) 
);
defparam n786_s9.INIT=8'hAC;
  LUT3 n787_s10 (
    .F(n787_13),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(ff_dram_address_16_11) 
);
defparam n787_s10.INIT=8'h53;
  LUT3 n788_s9 (
    .F(n788_12),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(ff_dram_address_16_11) 
);
defparam n788_s9.INIT=8'h53;
  LUT3 n789_s10 (
    .F(n789_13),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(ff_dram_address_16_11) 
);
defparam n789_s10.INIT=8'h53;
  LUT3 n790_s9 (
    .F(n790_12),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(ff_dram_address_16_11) 
);
defparam n790_s9.INIT=8'h53;
  LUT3 n791_s9 (
    .F(n791_12),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(ff_dram_address_16_11) 
);
defparam n791_s9.INIT=8'h53;
  LUT3 n792_s9 (
    .F(n792_12),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(ff_dram_address_16_11) 
);
defparam n792_s9.INIT=8'h53;
  LUT3 n793_s9 (
    .F(n793_12),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(ff_dram_address_16_11) 
);
defparam n793_s9.INIT=8'h53;
  LUT3 n794_s10 (
    .F(n794_13),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(ff_dram_address_16_11) 
);
defparam n794_s10.INIT=8'h53;
  LUT3 n795_s9 (
    .F(n795_12),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(ff_dram_address_16_11) 
);
defparam n795_s9.INIT=8'h53;
  LUT3 n796_s10 (
    .F(n796_13),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(ff_dram_address_16_11) 
);
defparam n796_s10.INIT=8'hAC;
  LUT4 n796_s11 (
    .F(n796_14),
    .I0(ff_y_test_address_2),
    .I1(ff_preread_address_2),
    .I2(n781_15),
    .I3(n251_23) 
);
defparam n796_s11.INIT=16'h5F30;
  LUT3 n797_s9 (
    .F(n797_12),
    .I0(w_vram_address_text12_0),
    .I1(n797_13),
    .I2(ff_dram_address_16_10) 
);
defparam n797_s9.INIT=8'h53;
  LUT4 n800_s4 (
    .F(n800_7),
    .I0(n761_11),
    .I1(n753_17),
    .I2(n753_12),
    .I3(n753_21) 
);
defparam n800_s4.INIT=16'h0040;
  LUT2 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]) 
);
defparam ff_dram_address_16_s8.INIT=4'h1;
  LUT3 n797_s10 (
    .F(n797_13),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(ff_dram_address_16_11) 
);
defparam n797_s10.INIT=8'hAC;
  LUT4 n800_s5 (
    .F(n800_9),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[11]),
    .I3(n755_7) 
);
defparam n800_s5.INIT=16'h8000;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n758_10) 
);
defparam n756_s7.INIT=16'h8000;
  LUT4 n753_s15 (
    .F(n753_19),
    .I0(n272_7),
    .I1(n272_15),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n753_s15.INIT=16'h0D00;
  LUT3 n272_s9 (
    .F(n272_13),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s9.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_7),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n756_7),
    .I3(n815_4) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n1372_s1 (
    .F(n1372_5),
    .I0(w_vdp_enable),
    .I1(n272_8),
    .I2(n753_19),
    .I3(n1413_4) 
);
defparam n1372_s1.INIT=16'h2000;
  LUT4 n272_s10 (
    .F(n272_15),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n272_11),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s10.INIT=16'h0E00;
  LUT4 n824_s3 (
    .F(n824_8),
    .I0(n756_7),
    .I1(n1413_5),
    .I2(n1413_4),
    .I3(n272_5) 
);
defparam n824_s3.INIT=16'h4555;
  LUT4 n1411_s1 (
    .F(n1411_5),
    .I0(w_vdp_enable),
    .I1(n1413_5),
    .I2(n1413_4),
    .I3(n272_5) 
);
defparam n1411_s1.INIT=16'h2000;
  LUT4 n1413_s6 (
    .F(n1413_10),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(w_vdpcmd_vram_read_ack),
    .I3(w_vdpcmd_vram_read_req) 
);
defparam n1413_s6.INIT=16'h0990;
  LUT4 n781_s15 (
    .F(n781_20),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n781_s15.INIT=16'h1000;
  LUT4 n797_s11 (
    .F(n797_15),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n797_s11.INIT=16'hACCC;
  LUT4 n795_s11 (
    .F(n795_15),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s11.INIT=16'h5355;
  LUT4 n794_s12 (
    .F(n794_16),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s12.INIT=16'h5355;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s11.INIT=16'h5355;
  LUT4 n792_s11 (
    .F(n792_15),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s11.INIT=16'h5355;
  LUT4 n791_s11 (
    .F(n791_15),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s11.INIT=16'h5355;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s11.INIT=16'h5355;
  LUT4 n789_s12 (
    .F(n789_16),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s12.INIT=16'h5355;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s11.INIT=16'h5355;
  LUT4 n787_s12 (
    .F(n787_16),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n787_s12.INIT=16'h5355;
  LUT4 n786_s11 (
    .F(n786_15),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s11.INIT=16'h5355;
  LUT4 n785_s11 (
    .F(n785_15),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n785_s11.INIT=16'h5355;
  LUT4 n784_s13 (
    .F(n784_17),
    .I0(ff_preread_address_14),
    .I1(ff_y_test_address_14),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n784_s13.INIT=16'h5355;
  LUT4 n784_s14 (
    .F(n784_19),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n784_s14.INIT=16'h5355;
  LUT4 n796_s12 (
    .F(n796_16),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n796_s12.INIT=16'h3553;
  LUT4 n794_s13 (
    .F(n794_18),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n794_s13.INIT=16'h3553;
  LUT4 n789_s13 (
    .F(n789_18),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n789_s13.INIT=16'h3553;
  LUT4 n787_s13 (
    .F(n787_18),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n787_s13.INIT=16'h3553;
  LUT4 n784_s15 (
    .F(n784_21),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s15.INIT=16'h3553;
  LUT4 n766_s4 (
    .F(n766_8),
    .I0(w_vram_address_cpu[0]),
    .I1(ff_vram_access_address[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n766_s4.INIT=16'h3553;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s7.INIT=16'h3553;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n763_s6.INIT=16'h3553;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(w_vram_address_cpu[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s7.INIT=16'h3553;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s6.INIT=16'h3553;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s8.INIT=16'h3553;
  LUT4 n758_s9 (
    .F(n758_14),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s9.INIT=16'h3553;
  LUT4 n756_s8 (
    .F(n756_13),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n756_s8.INIT=16'h3553;
  LUT4 n753_s16 (
    .F(n753_21),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s16.INIT=16'h3553;
  LUT4 n753_s17 (
    .F(n753_23),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s17.INIT=16'h3553;
  LUT4 ff_vram_access_address_13_s4 (
    .F(ff_vram_access_address_13_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam ff_vram_access_address_13_s4.INIT=16'h0880;
  LUT4 n798_s6 (
    .F(n798_10),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s6.INIT=16'h3AA3;
  LUT4 w_vram_data_6_s5 (
    .F(w_vram_data_6_9),
    .I0(ff_dram_address[16]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam w_vram_data_6_s5.INIT=16'h2000;
  LUT4 n916_s3 (
    .F(n916_7),
    .I0(ff_vram_reading_req),
    .I1(ff_vram_reading_ack),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n916_s3.INIT=16'hCACC;
  LUT4 n1152_s2 (
    .F(n1152_6),
    .I0(w_dot_state[1]),
    .I1(ff_vram_reading_ack),
    .I2(ff_vram_reading_req),
    .I3(w_dot_state[0]) 
);
defparam n1152_s2.INIT=16'h1400;
  LUT4 n918_s3 (
    .F(n918_7),
    .I0(ff_vdpcmd_vram_reading_req),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n918_s3.INIT=16'hCACC;
  LUT4 n1160_s2 (
    .F(n1160_6),
    .I0(w_dot_state[1]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[0]) 
);
defparam n1160_s2.INIT=16'h1400;
  LUT4 n914_s3 (
    .F(n914_7),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n558_4),
    .I3(n1372_5) 
);
defparam n914_s3.INIT=16'hCCCA;
  LUT3 n753_s18 (
    .F(n753_25),
    .I0(n764_7),
    .I1(n764_11),
    .I2(n763_10) 
);
defparam n753_s18.INIT=8'h01;
  LUT4 n799_s4 (
    .F(n799_8),
    .I0(n784_21),
    .I1(n800_6),
    .I2(n799_6),
    .I3(n1413_4) 
);
defparam n799_s4.INIT=16'hBB0F;
  LUT4 n754_s6 (
    .F(n754_10),
    .I0(n753_11),
    .I1(n787_18),
    .I2(n756_13),
    .I3(n753_23) 
);
defparam n754_s6.INIT=16'h02FD;
  LUT4 n272_s11 (
    .F(n272_17),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6),
    .I3(n272_5) 
);
defparam n272_s11.INIT=16'hBF00;
  DFFRE ff_dram_rdata_6_s0 (
    .Q(w_vram_rdata_cpu[6]),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_5_s0 (
    .Q(w_vram_rdata_cpu[5]),
    .D(w_vram_data_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_4_s0 (
    .Q(w_vram_rdata_cpu[4]),
    .D(w_vram_data_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_3_s0 (
    .Q(w_vram_rdata_cpu[3]),
    .D(w_vram_data_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_2_s0 (
    .Q(w_vram_rdata_cpu[2]),
    .D(w_vram_data_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_1_s0 (
    .Q(w_vram_rdata_cpu[1]),
    .D(w_vram_data_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_0_s0 (
    .Q(w_vram_rdata_cpu[0]),
    .D(w_vram_data_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1160_6),
    .RESET(n1710_5) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_vram_address[13]),
    .D(n784_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_vram_address[12]),
    .D(n785_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_vram_address[11]),
    .D(n786_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_vram_address[10]),
    .D(n787_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_vram_address[9]),
    .D(n788_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_vram_address[8]),
    .D(n789_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_vram_address[7]),
    .D(n790_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_vram_address[6]),
    .D(n791_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_vram_address[5]),
    .D(n792_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_vram_address[4]),
    .D(n793_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_vram_address[3]),
    .D(n794_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_vram_address[2]),
    .D(n795_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_vram_address[1]),
    .D(n796_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_vram_address[0]),
    .D(n797_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_16_7),
    .SET(n1710_5) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_vram_wdata[7]),
    .D(n815_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_vram_wdata[6]),
    .D(n816_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_vram_wdata[5]),
    .D(n817_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_vram_wdata[4]),
    .D(n818_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_vram_wdata[3]),
    .D(n819_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_vram_wdata[2]),
    .D(n820_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_vram_wdata[1]),
    .D(n821_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_vram_wdata[0]),
    .D(n822_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_vram_read_n),
    .D(n823_7),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .SET(n1710_5) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_vram_write_n),
    .D(n824_8),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .SET(n1710_5) 
);
  DFFRE ff_vram_reading_req_s0 (
    .Q(ff_vram_reading_req),
    .D(n916_10),
    .CLK(lcd_clk_d),
    .CE(n1372_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(lcd_clk_d),
    .CE(n1413_3),
    .RESET(n1710_5) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_17),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_7_s0 (
    .Q(w_vram_rdata_cpu[7]),
    .D(w_vram_data_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n1152_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_rd_ack_s1 (
    .Q(w_vram_rd_ack),
    .D(n915_5),
    .CLK(lcd_clk_d),
    .CE(n1372_5),
    .RESET(n1710_5) 
);
defparam ff_vram_rd_ack_s1.INIT=1'b0;
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(lcd_clk_d),
    .CE(n1411_5),
    .RESET(n1710_5) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vram_reading_ack_s2 (
    .Q(ff_vram_reading_ack),
    .D(n916_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vram_reading_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1246_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  INV n915_s2 (
    .O(n915_5),
    .I(w_vram_rd_ack) 
);
  INV n916_s5 (
    .O(n916_10),
    .I(ff_vram_reading_ack) 
);
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n914_s5 (
    .O(n914_10),
    .I(w_vram_addr_set_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_interrupt (
  lcd_clk_d,
  n1710_5,
  w_clr_vsync_int,
  w_clr_hsync_int,
  ff_active_line,
  w_vdp_enable,
  n73_9,
  ff_v_blank_6,
  w_pre_dot_counter_y,
  reg_r19_hsync_int_line_Z,
  w_vdp_hcounter,
  w_hcounter,
  req_hsync_int_n,
  req_vsync_int_n,
  n25_5
)
;
input lcd_clk_d;
input n1710_5;
input w_clr_vsync_int;
input w_clr_hsync_int;
input ff_active_line;
input w_vdp_enable;
input n73_9;
input ff_v_blank_6;
input [7:0] w_pre_dot_counter_y;
input [7:0] reg_r19_hsync_int_line_Z;
input [6:1] w_vdp_hcounter;
input [0:0] w_hcounter;
output req_hsync_int_n;
output req_vsync_int_n;
output n25_5;
wire n25_3;
wire ff_hsync_int_n_5;
wire ff_vsync_int_n_5;
wire n25_4;
wire n25_6;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire VCC;
wire GND;
  LUT2 n25_s0 (
    .F(n25_3),
    .I0(w_clr_hsync_int),
    .I1(n25_4) 
);
defparam n25_s0.INIT=4'hE;
  LUT4 ff_hsync_int_n_s2 (
    .F(ff_hsync_int_n_5),
    .I0(n33_3),
    .I1(ff_active_line),
    .I2(n25_3),
    .I3(w_vdp_enable) 
);
defparam ff_hsync_int_n_s2.INIT=16'hF400;
  LUT3 ff_vsync_int_n_s2 (
    .F(ff_vsync_int_n_5),
    .I0(n25_4),
    .I1(w_clr_vsync_int),
    .I2(w_vdp_enable) 
);
defparam ff_vsync_int_n_s2.INIT=8'hE0;
  LUT4 n25_s1 (
    .F(n25_4),
    .I0(w_vdp_hcounter[6]),
    .I1(n73_9),
    .I2(n25_5),
    .I3(ff_v_blank_6) 
);
defparam n25_s1.INIT=16'h8000;
  LUT4 n25_s2 (
    .F(n25_5),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(n25_6) 
);
defparam n25_s2.INIT=16'h4000;
  LUT3 n25_s3 (
    .F(n25_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[5]) 
);
defparam n25_s3.INIT=8'h40;
  DFFSE ff_hsync_int_n_s0 (
    .Q(req_hsync_int_n),
    .D(n25_3),
    .CLK(lcd_clk_d),
    .CE(ff_hsync_int_n_5),
    .SET(n1710_5) 
);
  DFFSE ff_vsync_int_n_s0 (
    .Q(req_vsync_int_n),
    .D(w_clr_vsync_int),
    .CLK(lcd_clk_d),
    .CE(ff_vsync_int_n_5),
    .SET(n1710_5) 
);
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(w_pre_dot_counter_y[0]),
    .I1(reg_r19_hsync_int_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(w_pre_dot_counter_y[1]),
    .I1(reg_r19_hsync_int_line_Z[1]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(w_pre_dot_counter_y[2]),
    .I1(reg_r19_hsync_int_line_Z[2]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(w_pre_dot_counter_y[3]),
    .I1(reg_r19_hsync_int_line_Z[3]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(w_pre_dot_counter_y[4]),
    .I1(reg_r19_hsync_int_line_Z[4]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(w_pre_dot_counter_y[5]),
    .I1(reg_r19_hsync_int_line_Z[5]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(w_pre_dot_counter_y[6]),
    .I1(reg_r19_hsync_int_line_Z[6]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(w_pre_dot_counter_y[7]),
    .I1(reg_r19_hsync_int_line_Z[7]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_interrupt */
module vdp_ssg (
  lcd_clk_d,
  w_vdp_enable,
  n1710_5,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n257_13,
  n64_16,
  i2s_audio_en_d,
  n257_15,
  n1011_6,
  n25_5,
  ff_prewindow_x_7,
  reg_r25_msk_Z,
  n73_9,
  ff_sp_predraw_end_10,
  n100_8,
  reg_r27_h_scroll_Z,
  reg_r23_vstart_line_Z,
  reg_r18_adj,
  w_hd,
  w_vd,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  w_hsync_en,
  w_h_cnt_end_11,
  n551_4,
  n969_5,
  ff_v_blank_6,
  ff_pre_x_cnt_8_7,
  w_field,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input lcd_clk_d;
input w_vdp_enable;
input n1710_5;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n257_13;
input n64_16;
input i2s_audio_en_d;
input n257_15;
input n1011_6;
input n25_5;
input ff_prewindow_x_7;
input reg_r25_msk_Z;
input n73_9;
input ff_sp_predraw_end_10;
input n100_8;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r23_vstart_line_Z;
input [7:0] reg_r18_adj;
output w_hd;
output w_vd;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output w_hsync_en;
output w_h_cnt_end_11;
output n551_4;
output n969_5;
output ff_v_blank_6;
output ff_pre_x_cnt_8_7;
output w_field;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [7:0] w_pre_dot_counter_y;
wire w_h_cnt_end;
wire n1481_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n968_3;
wire n972_4;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_h_blank_5;
wire ff_v_blank_5;
wire ff_window_x_5;
wire ff_pre_window_y_7;
wire ff_pre_window_y_sp_5;
wire ff_hsync_en_7;
wire n931_7;
wire n699_6;
wire n404_6;
wire n191_6;
wire n188_6;
wire n185_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n120_6;
wire n118_6;
wire n117_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n932_6;
wire n697_5;
wire n696_5;
wire n695_5;
wire n694_5;
wire n693_5;
wire n692_5;
wire n797_6;
wire n1470_5;
wire n1670_4;
wire n550_4;
wire n552_4;
wire n553_4;
wire n556_4;
wire n790_5;
wire n790_6;
wire n790_7;
wire n964_4;
wire n969_4;
wire n972_5;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire n1638_4;
wire \window_y.pre_dot_counter_yp_v_8_7 ;
wire ff_h_blank_6;
wire ff_window_x_6;
wire ff_pre_window_y_8;
wire ff_hsync_en_8;
wire n698_7;
wire n193_8;
wire n190_7;
wire n189_7;
wire n187_7;
wire n186_7;
wire n184_7;
wire n183_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n117_7;
wire n42_7;
wire n39_7;
wire n38_7;
wire n35_7;
wire n695_6;
wire n693_6;
wire n796_7;
wire n1470_6;
wire w_h_cnt_end_12;
wire w_h_cnt_end_13;
wire n1670_5;
wire n1670_6;
wire n790_8;
wire n790_9;
wire n790_10;
wire n972_6;
wire n972_7;
wire w_v_blanking_end_6;
wire ff_v_blank_7;
wire ff_v_blank_8;
wire ff_v_blank_9;
wire ff_pre_window_y_9;
wire ff_hsync_en_9;
wire ff_hsync_en_10;
wire n1670_7;
wire n1670_8;
wire ff_v_blank_10;
wire ff_v_blank_11;
wire ff_v_blank_12;
wire ff_v_blank_13;
wire ff_hsync_en_11;
wire ff_hsync_en_12;
wire ff_hsync_en_13;
wire ff_hsync_en_14;
wire n119_9;
wire n121_9;
wire n1521_5;
wire n794_16;
wire n796_9;
wire n967_6;
wire n969_7;
wire n1470_8;
wire n38_9;
wire n555_6;
wire n696_8;
wire n698_9;
wire n966_5;
wire n1045_5;
wire n971_5;
wire n970_5;
wire n1049_5;
wire n403_8;
wire n377_8;
wire n378_9;
wire n183_9;
wire n184_9;
wire n186_9;
wire n187_9;
wire n189_9;
wire n190_9;
wire n192_8;
wire n193_10;
wire n357_8;
wire n119_12;
wire n1470_11;
wire n126_9;
wire n700_9;
wire n336_7;
wire n1123_8;
wire n1124_8;
wire n1125_8;
wire n1126_8;
wire n1127_8;
wire n1128_8;
wire n1129_8;
wire n1130_8;
wire n1472_5;
wire n794_18;
wire n1513_7;
wire n405_9;
wire ff_pal_mode;
wire ff_interlace_mode;
wire n1171_2;
wire n1171_3;
wire n1170_2;
wire n1170_3;
wire n1169_2;
wire n1169_3;
wire n1168_2;
wire n1168_3;
wire n1167_2;
wire n1167_3;
wire n1166_2;
wire n1166_3;
wire n1165_2;
wire n1165_3;
wire n1164_2;
wire n1164_0_COUT;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n45_8;
wire w_pre_x_cnt_start0_3_9;
wire n933_7;
wire n929_9;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT3 w_h_cnt_end_s7 (
    .F(w_h_cnt_end),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_h_cnt_end_11) 
);
defparam w_h_cnt_end_s7.INIT=8'h80;
  LUT3 n1481_s0 (
    .F(n1481_3),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam n1481_s0.INIT=8'h80;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n257_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n551_4),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n553_4),
    .I2(w_pre_dot_counter_x[5]),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n64_16),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT3 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(n790_6),
    .I2(n790_7) 
);
defparam n790_s1.INIT=8'h10;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n964_4),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=16'h7F80;
  LUT3 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n964_4),
    .I2(w_pre_dot_counter_yp[7]) 
);
defparam n965_s0.INIT=8'h78;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n967_6),
    .I2(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT2 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n967_6) 
);
defparam n968_s0.INIT=4'h6;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n972_5) 
);
defparam n972_s1.INIT=4'h9;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n968_3),
    .I2(n970_5),
    .I3(n973_5) 
);
defparam n973_s0.INIT=16'h0100;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_7),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_5),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_5),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_4),
    .I3(w_v_blanking_end_5) 
);
defparam w_v_blanking_end_s0.INIT=16'h1000;
  LUT2 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(i2s_audio_en_d),
    .I1(\window_y.pre_dot_counter_yp_v_8_7 ) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=4'h8;
  LUT2 ff_h_blank_s2 (
    .F(ff_h_blank_5),
    .I0(n1470_8),
    .I1(ff_h_blank_6) 
);
defparam ff_h_blank_s2.INIT=4'hE;
  LUT3 ff_v_blank_s2 (
    .F(ff_v_blank_5),
    .I0(w_v_blanking_end),
    .I1(ff_v_blank_6),
    .I2(ff_h_blank_6) 
);
defparam ff_v_blank_s2.INIT=8'hE0;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT3 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(ff_pre_window_y_8),
    .I1(n973_3),
    .I2(\window_y.pre_dot_counter_yp_v_8_7 ) 
);
defparam ff_pre_window_y_s4.INIT=8'hE0;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_8),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT4 ff_hsync_en_s4 (
    .F(ff_hsync_en_7),
    .I0(ff_hsync_en_8),
    .I1(n972_4),
    .I2(n973_3),
    .I3(\window_y.pre_dot_counter_yp_v_8_7 ) 
);
defparam ff_hsync_en_s4.INIT=16'hF400;
  LUT2 n931_s3 (
    .F(n931_7),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n699_s2 (
    .F(n699_6),
    .I0(n257_15),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n699_s2.INIT=8'h14;
  LUT3 n404_s2 (
    .F(n404_6),
    .I0(n1011_6),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n191_s2 (
    .F(n191_6),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n193_8),
    .I3(w_vcounter[2]) 
);
defparam n191_s2.INIT=16'h0708;
  LUT4 n188_s2 (
    .F(n188_6),
    .I0(w_vcounter[4]),
    .I1(n189_7),
    .I2(n193_8),
    .I3(w_vcounter[5]) 
);
defparam n188_s2.INIT=16'h0708;
  LUT4 n185_s2 (
    .F(n185_6),
    .I0(w_vcounter[7]),
    .I1(n186_7),
    .I2(n193_8),
    .I3(w_vcounter[8]) 
);
defparam n185_s2.INIT=16'h0708;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_6),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_6),
    .I0(n1670_4),
    .I1(n123_7),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_6),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_7) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(ff_v_cnt_in_field[5]),
    .I1(n121_7),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=16'h0708;
  LUT3 n118_s2 (
    .F(n118_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_9),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_6),
    .I0(n1670_4),
    .I1(n117_7),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(w_h_cnt_end),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_7) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_7),
    .I2(w_h_cnt_end),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h0788;
  LUT4 n40_s2 (
    .F(n40_6),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_7),
    .I3(w_vdp_hcounter[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_6),
    .I0(w_h_cnt_end),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_7) 
);
defparam n39_s2.INIT=8'h14;
  LUT4 n37_s2 (
    .F(n37_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_7),
    .I2(w_h_cnt_end),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_6),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_7),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_6),
    .I0(w_h_cnt_end),
    .I1(n35_7),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_6),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_5),
    .I0(ff_x_cnt[2]),
    .I1(n698_7),
    .I2(n257_15),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT3 n696_s1 (
    .F(n696_5),
    .I0(n257_15),
    .I1(ff_x_cnt[4]),
    .I2(n696_8) 
);
defparam n696_s1.INIT=8'hBE;
  LUT3 n695_s1 (
    .F(n695_5),
    .I0(n257_15),
    .I1(ff_x_cnt[5]),
    .I2(n695_6) 
);
defparam n695_s1.INIT=8'hBE;
  LUT4 n694_s1 (
    .F(n694_5),
    .I0(ff_x_cnt[5]),
    .I1(n695_6),
    .I2(n257_15),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT3 n693_s1 (
    .F(n693_5),
    .I0(n257_15),
    .I1(ff_x_cnt[7]),
    .I2(n693_6) 
);
defparam n693_s1.INIT=8'hBE;
  LUT4 n692_s1 (
    .F(n692_5),
    .I0(ff_x_cnt[7]),
    .I1(n693_6),
    .I2(n257_15),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[6]),
    .I1(n1470_6),
    .I2(w_vdp_hcounter[7]),
    .I3(n25_5) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT4 w_h_cnt_end_s8 (
    .F(w_h_cnt_end_11),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[6]),
    .I2(w_h_cnt_end_12),
    .I3(w_h_cnt_end_13) 
);
defparam w_h_cnt_end_s8.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[3]),
    .I3(n1670_6) 
);
defparam n1670_s1.INIT=16'h1800;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(ff_prewindow_x_7),
    .I3(n1638_4) 
);
defparam n550_s1.INIT=16'h9000;
  LUT4 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n64_16) 
);
defparam n551_s1.INIT=16'h8000;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n64_16) 
);
defparam n552_s1.INIT=8'h80;
  LUT2 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n64_16) 
);
defparam n553_s1.INIT=4'h8;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_x_cnt[0]),
    .I2(n790_8),
    .I3(reg_r25_msk_Z) 
);
defparam n790_s2.INIT=16'hE7FC;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_9),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[3]),
    .I3(reg_r25_msk_Z) 
);
defparam n790_s3.INIT=16'hEAFC;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s4.INIT=16'h1000;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(n967_6) 
);
defparam n964_s1.INIT=8'h80;
  LUT2 n969_s1 (
    .F(n969_4),
    .I0(n972_5),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam n969_s1.INIT=4'h4;
  LUT2 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]) 
);
defparam n969_s2.INIT=4'h8;
  LUT4 n972_s2 (
    .F(n972_5),
    .I0(n972_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n972_7) 
);
defparam n972_s2.INIT=16'h8000;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n964_4) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n967_3),
    .I1(n969_7),
    .I2(n971_5),
    .I3(n972_4) 
);
defparam n973_s2.INIT=16'h0001;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[8]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_pal_mode),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s2.INIT=16'h4100;
  LUT2 n1638_s1 (
    .F(n1638_4),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n1638_s1.INIT=4'h4;
  LUT2 \window_y.pre_dot_counter_yp_v_8_s3  (
    .F(\window_y.pre_dot_counter_yp_v_8_7 ),
    .I0(w_v_blanking_end),
    .I1(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s3 .INIT=4'h4;
  LUT4 ff_h_blank_s3 (
    .F(ff_h_blank_6),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_enable),
    .I2(n73_9),
    .I3(n25_5) 
);
defparam ff_h_blank_s3.INIT=16'h8000;
  LUT4 ff_v_blank_s3 (
    .F(ff_v_blank_6),
    .I0(ff_v_blank_7),
    .I1(ff_v_blank_8),
    .I2(ff_pal_mode),
    .I3(ff_v_blank_9) 
);
defparam ff_v_blank_s3.INIT=16'hCA00;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_9),
    .I1(n965_3),
    .I2(n966_5),
    .I3(n973_5) 
);
defparam ff_pre_window_y_s5.INIT=16'h8000;
  LUT4 ff_hsync_en_s5 (
    .F(ff_hsync_en_8),
    .I0(ff_hsync_en_9),
    .I1(ff_hsync_en_10),
    .I2(n967_3),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam ff_hsync_en_s5.INIT=16'h5FF3;
  LUT2 n698_s3 (
    .F(n698_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT2 n193_s4 (
    .F(n193_8),
    .I0(w_field),
    .I1(n1670_4) 
);
defparam n193_s4.INIT=4'h8;
  LUT3 n190_s3 (
    .F(n190_7),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]) 
);
defparam n190_s3.INIT=8'h80;
  LUT4 n189_s3 (
    .F(n189_7),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[3]) 
);
defparam n189_s3.INIT=16'h8000;
  LUT3 n187_s3 (
    .F(n187_7),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(n189_7) 
);
defparam n187_s3.INIT=8'h80;
  LUT4 n186_s3 (
    .F(n186_7),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[6]),
    .I3(n189_7) 
);
defparam n186_s3.INIT=16'h8000;
  LUT3 n184_s3 (
    .F(n184_7),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(n186_7) 
);
defparam n184_s3.INIT=8'h80;
  LUT4 n183_s3 (
    .F(n183_7),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[9]),
    .I3(n186_7) 
);
defparam n183_s3.INIT=16'h8000;
  LUT3 n123_s3 (
    .F(n123_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT2 n121_s3 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_7) 
);
defparam n121_s3.INIT=4'h8;
  LUT3 n117_s3 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_9) 
);
defparam n117_s3.INIT=8'h80;
  LUT3 n42_s3 (
    .F(n42_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n42_s3.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[5]),
    .I3(n42_7) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n38_s3 (
    .F(n38_7),
    .I0(w_vdp_hcounter[6]),
    .I1(n39_7) 
);
defparam n38_s3.INIT=4'h8;
  LUT4 n35_s3 (
    .F(n35_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_7) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_6),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_7) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_6),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_6) 
);
defparam n693_s2.INIT=8'h80;
  LUT2 n796_s2 (
    .F(n796_7),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n796_s2.INIT=4'h1;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_enable) 
);
defparam n1470_s3.INIT=16'h1000;
  LUT3 w_h_cnt_end_s9 (
    .F(w_h_cnt_end_12),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]) 
);
defparam w_h_cnt_end_s9.INIT=8'h40;
  LUT4 w_h_cnt_end_s10 (
    .F(w_h_cnt_end_13),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[2]) 
);
defparam w_h_cnt_end_s10.INIT=16'h1000;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_pal_mode),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n1670_s2.INIT=16'h2375;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(n1670_7),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(n1670_8) 
);
defparam n1670_s3.INIT=16'h1400;
  LUT3 n790_s5 (
    .F(n790_8),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[1]) 
);
defparam n790_s5.INIT=8'hB4;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(n796_7),
    .I3(reg_r27_h_scroll_Z[2]) 
);
defparam n790_s6.INIT=16'hD6BD;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT3 n972_s3 (
    .F(n972_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n972_s3.INIT=8'h40;
  LUT4 n972_s4 (
    .F(n972_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n972_s4.INIT=16'h8000;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(w_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0807;
  LUT4 ff_v_blank_s4 (
    .F(ff_v_blank_7),
    .I0(ff_v_blank_10),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_blank_11) 
);
defparam ff_v_blank_s4.INIT=16'h8000;
  LUT4 ff_v_blank_s5 (
    .F(ff_v_blank_8),
    .I0(ff_v_blank_12),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n1670_8) 
);
defparam ff_v_blank_s5.INIT=16'h0100;
  LUT4 ff_v_blank_s6 (
    .F(ff_v_blank_9),
    .I0(ff_v_blank_13),
    .I1(ff_v_cnt_in_field[0]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n932_6) 
);
defparam ff_v_blank_s6.INIT=16'h0990;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(reg_r9_y_dots_Z),
    .I2(n968_3),
    .I3(n970_5) 
);
defparam ff_pre_window_y_s6.INIT=16'h4001;
  LUT4 ff_hsync_en_s6 (
    .F(ff_hsync_en_9),
    .I0(ff_pal_mode),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(ff_hsync_en_11),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam ff_hsync_en_s6.INIT=16'h0100;
  LUT4 ff_hsync_en_s7 (
    .F(ff_hsync_en_10),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[8]),
    .I3(ff_hsync_en_12) 
);
defparam ff_hsync_en_s7.INIT=16'h1000;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s4.INIT=16'h7FFE;
  LUT3 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s5.INIT=8'h10;
  LUT3 ff_v_blank_s7 (
    .F(ff_v_blank_10),
    .I0(ff_v_cnt_in_field[9]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(reg_r9_y_dots_Z) 
);
defparam ff_v_blank_s7.INIT=8'h41;
  LUT4 ff_v_blank_s8 (
    .F(ff_v_blank_11),
    .I0(ff_v_cnt_in_field[3]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam ff_v_blank_s8.INIT=16'h4000;
  LUT4 ff_v_blank_s9 (
    .F(ff_v_blank_12),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam ff_v_blank_s9.INIT=16'hBFFD;
  LUT2 ff_v_blank_s10 (
    .F(ff_v_blank_13),
    .I0(w_field),
    .I1(ff_interlace_mode) 
);
defparam ff_v_blank_s10.INIT=4'h8;
  LUT4 ff_hsync_en_s8 (
    .F(ff_hsync_en_11),
    .I0(ff_hsync_en_13),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam ff_hsync_en_s8.INIT=16'hFDBF;
  LUT2 ff_hsync_en_s9 (
    .F(ff_hsync_en_12),
    .I0(ff_hsync_en_14),
    .I1(ff_pal_mode) 
);
defparam ff_hsync_en_s9.INIT=4'h4;
  LUT3 ff_hsync_en_s10 (
    .F(ff_hsync_en_13),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r9_y_dots_Z),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam ff_hsync_en_s10.INIT=8'hE8;
  LUT4 ff_hsync_en_s11 (
    .F(ff_hsync_en_14),
    .I0(reg_r9_y_dots_Z),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[2]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam ff_hsync_en_s11.INIT=16'hFE7F;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT4 n119_s4 (
    .F(n119_9),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_7) 
);
defparam n119_s4.INIT=16'h8000;
  LUT4 n121_s4 (
    .F(n121_9),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_7) 
);
defparam n121_s4.INIT=16'h1444;
  LUT4 n1521_s1 (
    .F(n1521_5),
    .I0(w_vdp_enable),
    .I1(n790_5),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n1521_s1.INIT=16'h0200;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'h01;
  LUT3 n796_s3 (
    .F(n796_9),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n796_s3.INIT=8'h56;
  LUT4 n967_s2 (
    .F(n967_6),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp[2]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam n967_s2.INIT=16'h8000;
  LUT4 n969_s3 (
    .F(n969_7),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n969_s3.INIT=16'h7F80;
  LUT4 n1470_s4 (
    .F(n1470_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable),
    .I3(w_h_cnt_end_11) 
);
defparam n1470_s4.INIT=16'h8000;
  LUT3 n38_s4 (
    .F(n38_9),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_7) 
);
defparam n38_s4.INIT=8'h6A;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n257_15),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT4 n966_s1 (
    .F(n966_5),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(n967_6) 
);
defparam n966_s1.INIT=16'h6AAA;
  LUT4 n1045_s1 (
    .F(n1045_5),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n967_6),
    .I2(n940_2),
    .I3(w_v_blanking_end) 
);
defparam n1045_s1.INIT=16'hF066;
  LUT3 n971_s1 (
    .F(n971_5),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n971_s1.INIT=8'h9A;
  LUT4 n970_s1 (
    .F(n970_5),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(n972_5),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s1.INIT=16'hDF20;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n972_5),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT4 n403_s3 (
    .F(n403_8),
    .I0(n1011_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n403_s3.INIT=16'h1444;
  LUT4 n377_s3 (
    .F(n377_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_h_cnt_end_11),
    .I3(w_dot_state[0]) 
);
defparam n377_s3.INIT=16'h7F00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_dot_state[1]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_h_cnt_end_11) 
);
defparam n378_s4.INIT=16'h1555;
  LUT4 n183_s4 (
    .F(n183_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n183_7),
    .I3(w_vcounter[10]) 
);
defparam n183_s4.INIT=16'h0770;
  LUT4 n184_s4 (
    .F(n184_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n184_7),
    .I3(w_vcounter[9]) 
);
defparam n184_s4.INIT=16'h0770;
  LUT4 n186_s4 (
    .F(n186_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vcounter[7]),
    .I3(n186_7) 
);
defparam n186_s4.INIT=16'h0770;
  LUT4 n187_s4 (
    .F(n187_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n187_7),
    .I3(w_vcounter[6]) 
);
defparam n187_s4.INIT=16'h0770;
  LUT4 n189_s4 (
    .F(n189_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vcounter[4]),
    .I3(n189_7) 
);
defparam n189_s4.INIT=16'h0770;
  LUT4 n190_s4 (
    .F(n190_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n190_7),
    .I3(w_vcounter[3]) 
);
defparam n190_s4.INIT=16'h0770;
  LUT4 n192_s3 (
    .F(n192_8),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n192_s3.INIT=16'h0770;
  LUT3 n193_s5 (
    .F(n193_10),
    .I0(w_vdp_vcounter[0]),
    .I1(w_field),
    .I2(n1670_4) 
);
defparam n193_s5.INIT=8'h15;
  LUT4 n357_s3 (
    .F(n357_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_4),
    .I3(w_v_blanking_end_5) 
);
defparam n357_s3.INIT=16'hEFFF;
  LUT4 n119_s6 (
    .F(n119_12),
    .I0(n1470_8),
    .I1(n1470_5),
    .I2(n119_9),
    .I3(ff_v_cnt_in_field[7]) 
);
defparam n119_s6.INIT=16'h1FE0;
  LUT2 n1470_s5 (
    .F(n1470_11),
    .I0(n1470_8),
    .I1(n1470_5) 
);
defparam n1470_s5.INIT=4'hE;
  LUT4 n126_s4 (
    .F(n126_9),
    .I0(n1470_8),
    .I1(n1670_4),
    .I2(n1470_5),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n126_s4.INIT=16'h0532;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n257_15),
    .I1(n550_4),
    .I2(ff_pre_x_cnt_8_7),
    .I3(ff_x_cnt[0]) 
);
defparam n700_s4.INIT=16'hCF10;
  LUT4 n336_s3 (
    .F(n336_7),
    .I0(n1470_8),
    .I1(n1470_5),
    .I2(n1670_4),
    .I3(w_field) 
);
defparam n336_s3.INIT=16'h1FE0;
  LUT4 n1123_s3 (
    .F(n1123_8),
    .I0(w_pre_dot_counter_y[7]),
    .I1(i2s_audio_en_d),
    .I2(n1164_2),
    .I3(w_vdp_enable) 
);
defparam n1123_s3.INIT=16'hF088;
  LUT4 n1124_s3 (
    .F(n1124_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n1165_2),
    .I3(w_vdp_enable) 
);
defparam n1124_s3.INIT=16'hF088;
  LUT4 n1125_s3 (
    .F(n1125_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n1166_2),
    .I3(w_vdp_enable) 
);
defparam n1125_s3.INIT=16'hF088;
  LUT4 n1126_s3 (
    .F(n1126_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n1167_2),
    .I3(w_vdp_enable) 
);
defparam n1126_s3.INIT=16'hF088;
  LUT4 n1127_s3 (
    .F(n1127_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[3]),
    .I2(n1168_2),
    .I3(w_vdp_enable) 
);
defparam n1127_s3.INIT=16'hF088;
  LUT4 n1128_s3 (
    .F(n1128_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n1169_2),
    .I3(w_vdp_enable) 
);
defparam n1128_s3.INIT=16'hF088;
  LUT4 n1129_s3 (
    .F(n1129_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n1170_2),
    .I3(w_vdp_enable) 
);
defparam n1129_s3.INIT=16'hF088;
  LUT4 n1130_s3 (
    .F(n1130_8),
    .I0(i2s_audio_en_d),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n1171_2),
    .I3(w_vdp_enable) 
);
defparam n1130_s3.INIT=16'hF088;
  LUT4 n1472_s1 (
    .F(n1472_5),
    .I0(w_field),
    .I1(n1470_5),
    .I2(n1470_8),
    .I3(n1670_4) 
);
defparam n1472_s1.INIT=16'hA800;
  LUT3 n794_s8 (
    .F(n794_18),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s8.INIT=8'hFE;
  LUT4 n1607_s1 (
    .F(n1607_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n551_4),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam n1607_s1.INIT=16'h8000;
  LUT4 n1513_s2 (
    .F(n1513_7),
    .I0(n550_4),
    .I1(w_vdp_enable),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1513_s2.INIT=16'h0400;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_eight_dot_state[0]),
    .I1(ff_sp_predraw_end_10),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n100_8) 
);
defparam n405_s4.INIT=16'h5155;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_9),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_8),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_9),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_6),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_8),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_10),
    .CLK(lcd_clk_d),
    .CE(n1470_11),
    .RESET(n1710_5) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(lcd_clk_d),
    .CE(n1472_5),
    .RESET(n1710_5) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(lcd_clk_d),
    .CE(n1472_5),
    .RESET(n1710_5) 
);
  DFFRE ff_h_blank_s0 (
    .Q(w_hd),
    .D(w_h_cnt_end),
    .CLK(lcd_clk_d),
    .CE(ff_h_blank_5),
    .RESET(n1710_5) 
);
  DFFRE ff_v_blank_s0 (
    .Q(w_vd),
    .D(n357_8),
    .CLK(lcd_clk_d),
    .CE(ff_v_blank_5),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_8),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_9),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_8),
    .CLK(lcd_clk_d),
    .CE(n1481_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_6),
    .CLK(lcd_clk_d),
    .CE(n1481_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_9),
    .CLK(lcd_clk_d),
    .CE(n1481_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_5),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_9),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_6),
    .CLK(lcd_clk_d),
    .CE(n1513_7),
    .RESET(n1710_5) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_16),
    .CLK(lcd_clk_d),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_18),
    .CLK(lcd_clk_d),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_9),
    .CLK(lcd_clk_d),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(lcd_clk_d),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1521_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(lcd_clk_d),
    .CE(ff_window_x_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_5),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_3),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_5),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_window_y_7),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(lcd_clk_d),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n1710_5) 
);
  DFFRE ff_hsync_en_s0 (
    .Q(w_hsync_en),
    .D(n973_3),
    .CLK(lcd_clk_d),
    .CE(ff_hsync_en_7),
    .RESET(n1710_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_7),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_5),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_5),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFR ff_v_cnt_in_field_7_s1 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_12),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_v_cnt_in_field_7_s1.INIT=1'b0;
  DFFR ff_v_cnt_in_field_0_s1 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_v_cnt_in_field_0_s1.INIT=1'b0;
  DFFR ff_x_cnt_0_s1 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_x_cnt_0_s1.INIT=1'b0;
  DFFR ff_field_s2 (
    .Q(w_field),
    .D(n336_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_9),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_7),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_6),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_7),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_9),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n45_s4 (
    .O(n45_8),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_9),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_7),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_9),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  lcd_clk_d,
  n1710_5,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n781_20,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_dram_address_16_10,
  reg_r8_col0_on_Z,
  ff_dram_address_16_11,
  w_vdp_enable,
  n89_2,
  w_tx_color_4_2,
  n83_3,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_color_code_text12,
  w_dot_state,
  w_color_code_graphic123m,
  n227_6,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input lcd_clk_d;
input n1710_5;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n781_20;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_dram_address_16_10;
input reg_r8_col0_on_Z;
input ff_dram_address_16_11;
input w_vdp_enable;
input n89_2;
input w_tx_color_4_2;
input n83_3;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [2:1] reg_r0_disp_mode;
input [3:1] w_color_code_text12;
input [1:0] w_dot_state;
input [3:0] w_color_code_graphic123m;
output n227_6;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3_11;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_6;
wire n225_6;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n228_4;
wire n228_5;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_7;
wire n226_8;
wire n225_7;
wire n73_6;
wire n227_7;
wire n227_8;
wire n227_9;
wire n227_10;
wire n228_7;
wire n228_8;
wire n228_9;
wire n226_9;
wire n226_10;
wire n226_11;
wire n225_8;
wire n227_11;
wire n228_11;
wire n225_9;
wire n227_12;
wire n228_13;
wire n492_5;
wire n228_15;
wire n227_14;
wire n300_7;
wire n301_7;
wire n302_7;
wire n306_7;
wire n307_7;
wire n308_7;
wire n312_7;
wire n313_7;
wire n314_7;
wire n290_6;
wire n228_17;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hAC;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hA3;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hA3;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hA3;
  LUT3 n83_s0 (
    .F(n83_3_11),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hA3;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hAC;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hAC;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hAC;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hAC;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hAC;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hAC;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hAC;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_6),
    .I0(n226_7),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_6),
    .I3(n226_8) 
);
defparam n226_s2.INIT=16'h0A0C;
  LUT4 n225_s2 (
    .F(n225_6),
    .I0(n225_7),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n227_6),
    .I3(n226_8) 
);
defparam n225_s2.INIT=16'h050C;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[2]),
    .I3(n781_20) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'hAC;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'h35;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'h35;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'h35;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'h35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'hAC;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'hAC;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_7),
    .I1(n227_8),
    .I2(n227_9),
    .I3(n290_4) 
);
defparam n227_s1.INIT=16'hD0CC;
  LUT3 n227_s2 (
    .F(n227_5),
    .I0(n227_10),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n226_8) 
);
defparam n227_s2.INIT=8'hA3;
  LUT2 n227_s3 (
    .F(n227_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s3.INIT=4'h4;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_13),
    .I1(n228_7),
    .I2(n228_8),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'hD0CC;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n228_9),
    .I1(n228_17),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n226_8) 
);
defparam n228_s2.INIT=16'hEEF0;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_7),
    .I0(n226_9),
    .I1(n226_10),
    .I2(w_color_code_text12[2]),
    .I3(ff_dram_address_16_10) 
);
defparam n226_s3.INIT=16'hF0EE;
  LUT4 n226_s4 (
    .F(n226_8),
    .I0(n227_10),
    .I1(n225_7),
    .I2(n226_11),
    .I3(n290_4) 
);
defparam n226_s4.INIT=16'h7F00;
  LUT3 n225_s3 (
    .F(n225_7),
    .I0(n225_8),
    .I1(w_color_code_text12[3]),
    .I2(ff_dram_address_16_10) 
);
defparam n225_s3.INIT=8'h3A;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[2]),
    .I2(n781_20) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n228_9),
    .I1(n226_7),
    .I2(reg_r8_col0_on_Z),
    .I3(w_dot_state[1]) 
);
defparam n227_s4.INIT=16'h0305;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s5.INIT=8'h35;
  LUT3 n227_s6 (
    .F(n227_9),
    .I0(n227_11),
    .I1(n225_8),
    .I2(w_dot_state[1]) 
);
defparam n227_s6.INIT=8'hCA;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(n227_11),
    .I1(w_color_code_text12[1]),
    .I2(ff_dram_address_16_10) 
);
defparam n227_s7.INIT=8'h3A;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s4.INIT=8'h35;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(n228_9),
    .I1(n226_7),
    .I2(w_dot_state[1]) 
);
defparam n228_s5.INIT=8'h35;
  LUT4 n228_s6 (
    .F(n228_9),
    .I0(w_sp_color_code[0]),
    .I1(n228_11),
    .I2(ff_dram_address_16_10),
    .I3(w_sp_color_code_en) 
);
defparam n228_s6.INIT=16'h0A0C;
  LUT2 n226_s5 (
    .F(n226_9),
    .I0(w_sp_color_code_en),
    .I1(w_sp_color_code[2]) 
);
defparam n226_s5.INIT=4'h8;
  LUT4 n226_s6 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en),
    .I3(ff_dram_address_16_11) 
);
defparam n226_s6.INIT=16'h0A0C;
  LUT4 n226_s7 (
    .F(n226_11),
    .I0(reg_r8_col0_on_Z),
    .I1(n228_9),
    .I2(n226_7),
    .I3(n228_17) 
);
defparam n226_s7.INIT=16'h0001;
  LUT3 n225_s4 (
    .F(n225_8),
    .I0(w_sp_color_code[3]),
    .I1(n225_9),
    .I2(w_sp_color_code_en) 
);
defparam n225_s4.INIT=8'h5C;
  LUT3 n227_s8 (
    .F(n227_11),
    .I0(w_sp_color_code[1]),
    .I1(n227_12),
    .I2(w_sp_color_code_en) 
);
defparam n227_s8.INIT=8'h5C;
  LUT3 n228_s8 (
    .F(n228_11),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(ff_dram_address_16_11) 
);
defparam n228_s8.INIT=8'hAC;
  LUT3 n225_s5 (
    .F(n225_9),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(ff_dram_address_16_11) 
);
defparam n225_s5.INIT=8'h53;
  LUT3 n227_s9 (
    .F(n227_12),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(ff_dram_address_16_11) 
);
defparam n227_s9.INIT=8'h53;
  LUT4 n228_s9 (
    .F(n228_13),
    .I0(reg_r8_col0_on_Z),
    .I1(n227_11),
    .I2(n225_8),
    .I3(w_dot_state[1]) 
);
defparam n228_s9.INIT=16'h5044;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n228_s10 (
    .F(n228_15),
    .I0(n228_4),
    .I1(n228_5),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n228_s10.INIT=16'hC5CC;
  LUT4 n227_s10 (
    .F(n227_14),
    .I0(n227_4),
    .I1(n227_5),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n227_s10.INIT=16'h3533;
  LUT4 n300_s2 (
    .F(n300_7),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_7),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_7),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_7),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_7),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_7),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_7),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_7),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_7),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  LUT4 n228_s11 (
    .F(n228_17),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .I2(n83_3),
    .I3(ff_dram_address_16_10) 
);
defparam n228_s11.INIT=16'hCA00;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(lcd_clk_d) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3_11),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_6),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_6),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_14),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_15),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_7),
    .CLK(lcd_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n1710_5) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(lcd_clk_d),
    .CE(n492_5),
    .RESET(n1710_5) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  lcd_clk_d,
  n1710_5,
  n473_3,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n64_13,
  ff_pattern_generator_7_7,
  n558_4,
  ff_sp_predraw_end_10,
  n969_5,
  i2s_audio_en_d,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_pre_dot_counter_yp,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  w_tx_color_4_2,
  n89_2,
  n83_3,
  n1017_4,
  w_logical_vram_addr_nam_11_5,
  n100_6,
  n100_7,
  n100_8,
  ff_tx_prewindow_x_9,
  n1018_6,
  n1011_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input lcd_clk_d;
input n1710_5;
input n473_3;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n64_13;
input ff_pattern_generator_7_7;
input n558_4;
input ff_sp_predraw_end_10;
input n969_5;
input i2s_audio_en_d;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [0:0] w_pre_dot_counter_yp;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output w_tx_color_4_2;
output n89_2;
output n83_3;
output n1017_4;
output w_logical_vram_addr_nam_11_5;
output n100_6;
output n100_7;
output n100_8;
output ff_tx_prewindow_x_9;
output n1018_6;
output n1011_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:1] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n1011_3;
wire n74_3;
wire n967_3;
wire n100_5;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_7;
wire ff_ramadr_16_7;
wire n427_12;
wire n426_12;
wire n425_12;
wire n424_12;
wire n423_12;
wire n422_12;
wire n421_14;
wire n111_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n112_6;
wire n818_6;
wire n817_6;
wire n816_6;
wire n800_5;
wire n689_5;
wire n120_7;
wire n119_6;
wire n118_6;
wire n241_22;
wire n242_23;
wire n242_22;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_prepattern_7_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_8;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_8;
wire n424_13;
wire n423_13;
wire n421_15;
wire n847_7;
wire n800_6;
wire n800_7;
wire n74_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_pattern_7_8;
wire ff_tx_char_counter_x_6_9;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_ramadr_16_10;
wire ff_tx_vram_read_en2_10;
wire n850_8;
wire n1016_12;
wire ff_tx_char_counter_start_of_line_11_13;
wire n715_14;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire n361_8;
wire n360_8;
wire n359_8;
wire n358_8;
wire n357_8;
wire n356_8;
wire n355_8;
wire n354_8;
wire n353_8;
wire n352_8;
wire n351_8;
wire n350_8;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_8;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_tx_color_4_s0 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_tx_color_4_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam n89_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n473_3),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_6),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT4 n100_s2 (
    .F(n100_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n100_s2.INIT=16'h8000;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n507_5),
    .I2(n1017_4),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_5),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(n100_7),
    .I1(n64_13),
    .I2(w_pre_dot_counter_x[3]),
    .I3(ff_tx_prewindow_x_9) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_4) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n473_3),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_8) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(ff_tx_vram_read_en2_8),
    .I3(n1018_6) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFFE0;
  LUT2 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_vdp_enable),
    .I1(ff_pattern_7_7) 
);
defparam ff_pattern_7_s2.INIT=4'h2;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_7),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_8),
    .I3(w_vdp_enable) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF800;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(n558_4) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_12),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_12),
    .I0(n424_13),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_13),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_13),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_14),
    .I0(n421_15),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_6),
    .I0(n100_5),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4) 
);
defparam n849_s2.INIT=8'h06;
  LUT4 n848_s2 (
    .F(n848_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]),
    .I3(n1016_4) 
);
defparam n848_s2.INIT=16'h0078;
  LUT3 n847_s2 (
    .F(n847_6),
    .I0(n847_7),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_4) 
);
defparam n847_s2.INIT=8'h06;
  LUT2 n112_s2 (
    .F(n112_6),
    .I0(ff_dot_counter24[3]),
    .I1(n100_5) 
);
defparam n112_s2.INIT=4'h1;
  LUT4 n818_s2 (
    .F(n818_6),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_5),
    .I0(ff_blink_state),
    .I1(n800_6),
    .I2(n800_7) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_5),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_7),
    .I0(ff_dot_counter24[0]),
    .I1(n100_5) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(ff_dot_counter24[2]),
    .I1(n100_5),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_dot_counter24[1]),
    .I1(n100_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n74_5),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s1.INIT=16'h1000;
  LUT2 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s3.INIT=4'h1;
  LUT2 n100_s4 (
    .F(n100_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8) 
);
defparam n100_s4.INIT=4'h4;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_10) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'hE8;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT4 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n64_13),
    .I2(n969_5),
    .I3(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=16'h8000;
  LUT3 ff_prepattern_7_s4 (
    .F(ff_prepattern_7_8),
    .I0(ff_dot_counter24[2]),
    .I1(i2s_audio_en_d),
    .I2(n1017_4) 
);
defparam ff_prepattern_7_s4.INIT=8'h40;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=16'h4000;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(ff_pattern_7_8),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n74_4) 
);
defparam ff_pattern_7_s3.INIT=16'hC1F2;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_13) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_6),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n74_s2.INIT=4'h4;
  LUT4 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=16'h0001;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'hE8;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT4 ff_pattern_7_s4 (
    .F(ff_pattern_7_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(n74_4) 
);
defparam ff_pattern_7_s4.INIT=16'h14EF;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'h4000;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_10) 
);
defparam n1016_s5.INIT=8'h8E;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'h35;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT3 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=8'h01;
  LUT4 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n1018_6) 
);
defparam ff_tx_prewindow_x_s4.INIT=16'h0200;
  LUT4 n850_s3 (
    .F(n850_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h0115;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6),
    .I3(n1011_3) 
);
defparam n1016_s8.INIT=16'hE800;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s2 (
    .F(n1011_6),
    .I0(ff_sp_predraw_end_10),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8) 
);
defparam n1011_s2.INIT=8'h20;
  LUT4 n715_s8 (
    .F(n715_14),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  LUT4 n361_s3 (
    .F(n361_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_6),
    .CLK(lcd_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_7),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_5),
    .CLK(lcd_clk_d),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(lcd_clk_d),
    .CE(ff_tx_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_14),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n507_4),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_14),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(ff_is_foreground_9),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_5),
    .CLK(lcd_clk_d),
    .CE(n733_4),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_5),
    .CLK(lcd_clk_d),
    .CE(n1016_12),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_6),
    .CLK(lcd_clk_d),
    .CE(n1011_3),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_6),
    .CLK(lcd_clk_d),
    .CE(n1011_3),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_6),
    .CLK(lcd_clk_d),
    .CE(n1011_3),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_8),
    .CLK(lcd_clk_d),
    .CE(n1011_3),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_6),
    .CLK(lcd_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_6),
    .CLK(lcd_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_6),
    .CLK(lcd_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_8),
    .CLK(lcd_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_6),
    .CLK(lcd_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n1710_5) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_8),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  lcd_clk_d,
  n1017_4,
  w_vram_data_6_9,
  n1710_5,
  n1514_4,
  w_vdp_enable,
  n1018_6,
  n102_5,
  n1561_7,
  w_read_color_address_9_6,
  ff_vram_rdata,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_eight_dot_state,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n558_4,
  n622_4,
  ff_pattern_generator_7_7,
  n606_6,
  n638_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input lcd_clk_d;
input n1017_4;
input w_vram_data_6_9;
input n1710_5;
input n1514_4;
input w_vdp_enable;
input n1018_6;
input n102_5;
input n1561_7;
input w_read_color_address_9_6;
input [7:0] ff_vram_rdata;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n558_4;
output n622_4;
output ff_pattern_generator_7_7;
output n606_6;
output n638_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n428_3;
wire n590_3;
wire ff_vram_address_16_5;
wire n152_11;
wire n155_11;
wire n156_11;
wire n157_11;
wire n158_11;
wire n159_11;
wire n160_11;
wire n161_11;
wire n162_11;
wire n163_11;
wire n164_11;
wire n165_11;
wire n166_11;
wire n167_11;
wire n168_11;
wire n241_4;
wire n152_12;
wire n155_12;
wire n156_12;
wire n156_13;
wire n157_12;
wire n157_13;
wire n158_12;
wire n159_12;
wire n159_13;
wire n160_12;
wire n160_13;
wire n161_12;
wire n161_13;
wire n162_12;
wire n163_12;
wire n164_12;
wire n164_13;
wire n165_12;
wire n166_12;
wire n166_13;
wire n167_12;
wire n167_13;
wire n168_12;
wire n168_13;
wire n241_5;
wire n156_14;
wire n157_14;
wire n158_13;
wire n162_13;
wire n166_14;
wire n167_14;
wire n168_14;
wire n152_15;
wire n622_6;
wire n422_6;
wire n429_7;
wire n606_8;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n558_s1.INIT=8'h80;
  LUT3 n241_s0 (
    .F(n241_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n241_4) 
);
defparam n241_s0.INIT=8'hCA;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n241_4) 
);
defparam n242_s0.INIT=8'hCA;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n241_4) 
);
defparam n243_s0.INIT=8'hCA;
  LUT3 n244_s0 (
    .F(n244_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n241_4) 
);
defparam n244_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n422_6) 
);
defparam n422_s0.INIT=8'hAC;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n422_6) 
);
defparam n423_s0.INIT=8'hAC;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n422_6) 
);
defparam n424_s0.INIT=8'hAC;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n422_6) 
);
defparam n425_s0.INIT=8'hAC;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n422_6) 
);
defparam n426_s0.INIT=8'hAC;
  LUT3 n427_s0 (
    .F(n427_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n422_6) 
);
defparam n427_s0.INIT=8'hAC;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n422_6) 
);
defparam n428_s0.INIT=8'hAC;
  LUT4 n590_s0 (
    .F(n590_3),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1018_6) 
);
defparam n590_s0.INIT=16'h1000;
  LUT4 ff_vram_address_16_s2 (
    .F(ff_vram_address_16_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n558_4) 
);
defparam ff_vram_address_16_s2.INIT=16'h0B00;
  LUT4 n152_s7 (
    .F(n152_11),
    .I0(reg_r10r3_color_Z_10),
    .I1(n152_12),
    .I2(w_eight_dot_state[2]),
    .I3(n152_15) 
);
defparam n152_s7.INIT=16'h0A03;
  LUT4 n155_s7 (
    .F(n155_11),
    .I0(reg_r10r3_color_Z_7),
    .I1(n155_12),
    .I2(w_eight_dot_state[2]),
    .I3(n152_15) 
);
defparam n155_s7.INIT=16'h0A03;
  LUT4 n156_s7 (
    .F(n156_11),
    .I0(n638_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n156_12),
    .I3(n156_13) 
);
defparam n156_s7.INIT=16'hFFF8;
  LUT4 n157_s7 (
    .F(n157_11),
    .I0(n638_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n157_12),
    .I3(n157_13) 
);
defparam n157_s7.INIT=16'hFFF8;
  LUT3 n158_s7 (
    .F(n158_11),
    .I0(n638_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n158_12) 
);
defparam n158_s7.INIT=8'hF8;
  LUT4 n159_s7 (
    .F(n159_11),
    .I0(n102_5),
    .I1(n159_12),
    .I2(n159_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n159_s7.INIT=16'h00F8;
  LUT4 n160_s7 (
    .F(n160_11),
    .I0(n102_5),
    .I1(n160_12),
    .I2(n160_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n160_s7.INIT=16'h00F8;
  LUT4 n161_s7 (
    .F(n161_11),
    .I0(n102_5),
    .I1(n161_12),
    .I2(n161_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n161_s7.INIT=16'h00F8;
  LUT3 n162_s7 (
    .F(n162_11),
    .I0(n638_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n162_12) 
);
defparam n162_s7.INIT=8'hF8;
  LUT4 n163_s7 (
    .F(n163_11),
    .I0(n163_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n638_6) 
);
defparam n163_s7.INIT=16'hF444;
  LUT4 n164_s7 (
    .F(n164_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n606_6),
    .I2(n164_12),
    .I3(n164_13) 
);
defparam n164_s7.INIT=16'h80FF;
  LUT4 n165_s7 (
    .F(n165_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n606_6),
    .I2(n164_12),
    .I3(n165_12) 
);
defparam n165_s7.INIT=16'h80FF;
  LUT4 n166_s7 (
    .F(n166_11),
    .I0(n166_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n166_13) 
);
defparam n166_s7.INIT=16'h0700;
  LUT4 n167_s7 (
    .F(n167_11),
    .I0(n167_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n167_13) 
);
defparam n167_s7.INIT=16'h0700;
  LUT4 n168_s7 (
    .F(n168_11),
    .I0(n168_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n168_13) 
);
defparam n168_s7.INIT=16'h0700;
  LUT3 n241_s1 (
    .F(n241_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n241_5) 
);
defparam n241_s1.INIT=8'hC5;
  LUT2 n622_s1 (
    .F(n622_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n622_s1.INIT=4'h1;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n152_s8 (
    .F(n152_12),
    .I0(w_eight_dot_state[0]),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(reg_r4_pattern_generator_Z_5),
    .I3(w_eight_dot_state[1]) 
);
defparam n152_s8.INIT=16'h0FBB;
  LUT4 n155_s8 (
    .F(n155_12),
    .I0(w_eight_dot_state[0]),
    .I1(reg_r2_pattern_name_Z_3),
    .I2(reg_r4_pattern_generator_Z_2),
    .I3(w_eight_dot_state[1]) 
);
defparam n155_s8.INIT=16'h0FBB;
  LUT4 n156_s8 (
    .F(n156_12),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n1561_7),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n156_s8.INIT=16'hE000;
  LUT4 n156_s9 (
    .F(n156_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n156_14),
    .I2(n241_5),
    .I3(n606_6) 
);
defparam n156_s9.INIT=16'hAC00;
  LUT4 n157_s8 (
    .F(n157_12),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n1561_7),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n157_s8.INIT=16'hE000;
  LUT4 n157_s9 (
    .F(n157_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n157_14),
    .I2(n241_5),
    .I3(n606_6) 
);
defparam n157_s9.INIT=16'hAC00;
  LUT4 n158_s8 (
    .F(n158_12),
    .I0(n164_12),
    .I1(n1561_7),
    .I2(n158_13),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n158_s8.INIT=16'hFCA0;
  LUT4 n159_s8 (
    .F(n159_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_pre_pattern_num[6]),
    .I3(n164_12) 
);
defparam n159_s8.INIT=16'hEEE0;
  LUT4 n159_s9 (
    .F(n159_13),
    .I0(w_pre_dot_counter_y[7]),
    .I1(ff_pre_pattern_num[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n159_s9.INIT=16'h0C0A;
  LUT4 n160_s8 (
    .F(n160_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(ff_pre_pattern_num[5]),
    .I3(n164_12) 
);
defparam n160_s8.INIT=16'hEEE0;
  LUT4 n160_s9 (
    .F(n160_13),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pre_pattern_num[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n160_s9.INIT=16'h0C0A;
  LUT4 n161_s8 (
    .F(n161_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(ff_pre_pattern_num[4]),
    .I3(n164_12) 
);
defparam n161_s8.INIT=16'hEEE0;
  LUT4 n161_s9 (
    .F(n161_13),
    .I0(w_pre_dot_counter_y[5]),
    .I1(ff_pre_pattern_num[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n161_s9.INIT=16'h0C0A;
  LUT4 n162_s8 (
    .F(n162_12),
    .I0(n164_12),
    .I1(n1561_7),
    .I2(n162_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n162_s8.INIT=16'hFCA0;
  LUT3 n163_s8 (
    .F(n163_12),
    .I0(n164_12),
    .I1(n606_6),
    .I2(n1561_7) 
);
defparam n163_s8.INIT=8'h0B;
  LUT4 n164_s8 (
    .F(n164_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(w_read_color_address_9_6) 
);
defparam n164_s8.INIT=16'h0100;
  LUT4 n164_s9 (
    .F(n164_13),
    .I0(n638_6),
    .I1(w_dot_counter_x[7]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n164_s9.INIT=16'h7077;
  LUT4 n165_s8 (
    .F(n165_12),
    .I0(n638_6),
    .I1(w_dot_counter_x[6]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n165_s8.INIT=16'h7077;
  LUT3 n166_s8 (
    .F(n166_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n166_14),
    .I2(n241_5) 
);
defparam n166_s8.INIT=8'h5C;
  LUT4 n166_s9 (
    .F(n166_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n166_s9.INIT=16'hFA0C;
  LUT3 n167_s8 (
    .F(n167_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n167_14),
    .I2(n241_5) 
);
defparam n167_s8.INIT=8'h5C;
  LUT4 n167_s9 (
    .F(n167_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n167_s9.INIT=16'hFA0C;
  LUT3 n168_s8 (
    .F(n168_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n168_14),
    .I2(n241_5) 
);
defparam n168_s8.INIT=8'h5C;
  LUT4 n168_s9 (
    .F(n168_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n168_s9.INIT=16'hFA0C;
  LUT4 n241_s2 (
    .F(n241_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n241_s2.INIT=16'h0100;
  LUT3 n156_s10 (
    .F(n156_14),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n156_s10.INIT=8'hE0;
  LUT3 n157_s10 (
    .F(n157_14),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n157_s10.INIT=8'hE0;
  LUT3 n158_s9 (
    .F(n158_13),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n606_6) 
);
defparam n158_s9.INIT=8'hE0;
  LUT3 n162_s9 (
    .F(n162_13),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n606_6) 
);
defparam n162_s9.INIT=8'hE0;
  LUT3 n166_s10 (
    .F(n166_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n164_12) 
);
defparam n166_s10.INIT=8'h35;
  LUT3 n167_s10 (
    .F(n167_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n164_12) 
);
defparam n167_s10.INIT=8'h35;
  LUT3 n168_s10 (
    .F(n168_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n164_12) 
);
defparam n168_s10.INIT=8'h35;
  LUT3 n152_s10 (
    .F(n152_15),
    .I0(n241_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n152_s10.INIT=8'h40;
  LUT3 n606_s2 (
    .F(n606_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n606_s2.INIT=8'h40;
  LUT3 n638_s2 (
    .F(n638_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n638_s2.INIT=8'h01;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1018_6) 
);
defparam n622_s2.INIT=16'h0200;
  LUT3 n422_s2 (
    .F(n422_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n638_6) 
);
defparam n422_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n638_6) 
);
defparam n429_s2.INIT=16'h0200;
  LUT4 n606_s3 (
    .F(n606_8),
    .I0(n1018_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n606_s3.INIT=16'h2000;
  DFFRE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n152_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n155_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n156_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n157_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n158_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n159_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n160_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n161_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n162_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n163_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n164_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n165_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n166_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n167_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n168_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_16_5),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n241_3),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n242_3),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n243_3),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n244_3),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n590_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n606_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n622_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n422_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n423_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n424_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n425_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n426_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n427_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n428_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n429_7),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(w_vram_data_6_9) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  lcd_clk_d,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input lcd_clk_d;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(lcd_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  lcd_clk_d,
  n1710_5,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_7,
  n1011_6,
  n100_7,
  ff_tx_prewindow_x_9,
  n638_6,
  reg_r25_yae_Z,
  n558_4,
  n1975_6,
  reg_r25_yjk_Z,
  w_vdp_mode_is_highres,
  n781_20,
  n622_4,
  n190_4,
  ff_pattern_generator_7_9,
  i2s_audio_en_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_dot_state,
  ff_dram_address,
  ff_vram_rdata,
  w_eight_dot_state,
  w_pre_dot_counter_y,
  reg_r0_disp_mode,
  w_yjk_en,
  n102_5,
  n575_12,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input lcd_clk_d;
input n1710_5;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_7;
input n1011_6;
input n100_7;
input ff_tx_prewindow_x_9;
input n638_6;
input reg_r25_yae_Z;
input n558_4;
input n1975_6;
input reg_r25_yjk_Z;
input w_vdp_mode_is_highres;
input n781_20;
input n622_4;
input n190_4;
input ff_pattern_generator_7_9;
input i2s_audio_en_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:3] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [1:0] w_dot_state;
input [16:16] ff_dram_address;
input [7:0] ff_vram_rdata;
input [2:0] w_eight_dot_state;
input [6:0] w_pre_dot_counter_y;
input [1:1] reg_r0_disp_mode;
output w_yjk_en;
output n102_5;
output n575_12;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_17;
wire n510_7;
wire n575_11;
wire n574_11;
wire n573_11;
wire n572_12;
wire n454_12;
wire n453_12;
wire n452_12;
wire n451_12;
wire n450_12;
wire n449_12;
wire n448_12;
wire n447_12;
wire n370_5;
wire n367_5;
wire n850_5;
wire n849_5;
wire n848_5;
wire n847_5;
wire n844_5;
wire n838_5;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire pcolorcode_7_5;
wire ff_fifo_write_8;
wire n451_13;
wire n450_13;
wire n448_13;
wire n447_13;
wire n369_6;
wire n368_6;
wire n366_6;
wire n365_6;
wire w_b_0_7;
wire w_b_2_7;
wire w_b_3_7;
wire w_b_4_7;
wire w_b_5_7;
wire n110_6;
wire n102_7;
wire n990_18;
wire ff_local_dot_counter_x_8_8;
wire n126_7;
wire n1344_5;
wire n365_8;
wire n366_8;
wire n368_8;
wire n369_8;
wire n371_7;
wire n372_7;
wire n851_7;
wire n852_7;
wire n853_7;
wire n854_7;
wire n855_7;
wire n856_7;
wire n857_7;
wire n858_7;
wire n859_7;
wire n860_7;
wire p_vram_address_16_7;
wire n600_6;
wire n996_20;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT3 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[7]) 
);
defparam w_fifo_wdata_7_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[6]) 
);
defparam w_fifo_wdata_6_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[5]) 
);
defparam w_fifo_wdata_5_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[4]) 
);
defparam w_fifo_wdata_4_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[3]) 
);
defparam w_fifo_wdata_3_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[2]) 
);
defparam w_fifo_wdata_2_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[0]) 
);
defparam w_fifo_wdata_0_s0.INIT=8'h90;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix3[7]),
    .I1(ff_pix1[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hCFA0;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix3[6]),
    .I1(ff_pix1[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hCFA0;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix3[5]),
    .I1(ff_pix1[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hCFA0;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix3[4]),
    .I1(ff_pix1[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hCFA0;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix3[3]),
    .I1(ff_pix1[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hCFA0;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hCFA0;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hCFA0;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hCFA0;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n576_s4.INIT=16'h3A33;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n577_s4.INIT=16'h3A33;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n578_s4.INIT=16'h3A33;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n579_s4.INIT=16'h3A33;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_18) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_18) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_18) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pattern_generator_7_7),
    .I1(w_ram_we),
    .I2(n1011_6),
    .I3(n1514_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n100_7),
    .I2(ff_tx_prewindow_x_9),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF40;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(pcolorcode_7_5),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam pcolorcode_7_s2.INIT=16'h2C00;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_fifo_write_8),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'hBE00;
  LUT3 n995_s12 (
    .F(n995_17),
    .I0(n990_18),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n995_s12.INIT=8'h28;
  LUT3 n510_s3 (
    .F(n510_7),
    .I0(n638_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(w_pix[4]),
    .I3(n575_12) 
);
defparam n575_s6.INIT=16'h1000;
  LUT4 n574_s6 (
    .F(n574_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(w_pix[5]),
    .I3(n575_12) 
);
defparam n574_s6.INIT=16'h1000;
  LUT4 n573_s6 (
    .F(n573_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(w_pix[6]),
    .I3(n575_12) 
);
defparam n573_s6.INIT=16'h1000;
  LUT4 n572_s7 (
    .F(n572_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(w_pix[7]),
    .I3(n575_12) 
);
defparam n572_s7.INIT=16'h1000;
  LUT2 n454_s7 (
    .F(n454_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_12),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_12),
    .I0(w_dot_state[1]),
    .I1(n451_13),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_13) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_12),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_13),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_12),
    .I0(w_dot_state[1]),
    .I1(n448_13),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_12),
    .I0(w_dot_state[1]),
    .I1(n447_13),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_6),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_5),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n558_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_5),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n558_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_5),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n558_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_5),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n558_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_5),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n1975_6),
    .I2(n558_4) 
);
defparam n844_s1.INIT=8'h80;
  LUT3 n838_s1 (
    .F(n838_5),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_7) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_7),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_7),
    .I1(w_b_2_7),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_7),
    .I1(w_b_3_7),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_7),
    .I1(n699_2),
    .I2(w_b_4_7),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_7) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h0CFA;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h0CFA;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h0CFA;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h0CFA;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h0CFA;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h0CFA;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h0CFA;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h0CFA;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(w_dot_state[1]),
    .I3(n1975_6) 
);
defparam n576_s5.INIT=16'h3335;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(reg_r25_yae_Z),
    .I1(n575_12),
    .I2(w_eight_dot_state[0]),
    .I3(n1975_6) 
);
defparam n576_s6.INIT=16'h0BBB;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(w_dot_state[1]),
    .I3(n1975_6) 
);
defparam n577_s5.INIT=16'h3335;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(w_dot_state[1]),
    .I3(n1975_6) 
);
defparam n578_s5.INIT=16'h3335;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(w_dot_state[1]),
    .I3(n1975_6) 
);
defparam n579_s5.INIT=16'h3335;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT2 n102_s2 (
    .F(n102_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n102_s2.INIT=4'h8;
  LUT3 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(n1975_6),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam ff_fifo_read_address_7_s3.INIT=8'h70;
  LUT2 pcolorcode_7_s3 (
    .F(pcolorcode_7_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam pcolorcode_7_s3.INIT=4'h8;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n781_20),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[0]),
    .I3(n622_4) 
);
defparam ff_fifo_write_s4.INIT=16'h8F23;
  LUT2 n575_s7 (
    .F(n575_12),
    .I0(w_vdp_mode_is_highres),
    .I1(n190_4) 
);
defparam n575_s7.INIT=4'h1;
  LUT3 n451_s8 (
    .F(n451_13),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_13),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_13),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_13) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_13),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_13) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_6),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_6),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_6),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_6) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_6),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_6) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_7),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_7),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_7),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_7),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_7),
    .I0(n699_2),
    .I1(w_b_4_7) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT3 n110_s2 (
    .F(n110_6),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=8'h20;
  LUT3 n102_s3 (
    .F(n102_7),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n102_s3.INIT=8'h80;
  LUT3 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n990_s13.INIT=8'h56;
  LUT4 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=16'h1F00;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s1 (
    .F(n1344_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s1.INIT=8'h10;
  LUT4 n365_s3 (
    .F(n365_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_6),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_6),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_6) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_6),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_7),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n851_s2 (
    .F(n851_7),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_7),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_7),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_7),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_7),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_7),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_7),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_7),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_7),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_7),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(i2s_audio_en_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h4000;
  LUT4 n996_s14 (
    .F(n996_20),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n996_s14.INIT=16'h1114;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1514_s0.INIT=16'h0002;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n110_6) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(lcd_clk_d),
    .CE(n1344_5) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_8),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_8),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_5),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_8),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_8),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_5),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_7),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_7),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_12),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_7),
    .CLK(lcd_clk_d),
    .CE(ff_fifo_write_7),
    .RESET(n1710_5) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_12),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_11),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_11),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_11),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(lcd_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(lcd_clk_d),
    .CE(n1514_4),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_17),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_20),
    .CLK(lcd_clk_d),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n1710_5) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n102_7) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_5),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_5),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_5),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_5),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_5),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_7),
    .CLK(lcd_clk_d),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  lcd_clk_d,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input lcd_clk_d;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_5;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_5),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  lcd_clk_d,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input lcd_clk_d;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(lcd_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  lcd_clk_d,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input lcd_clk_d;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(lcd_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  lcd_clk_d,
  n1710_5,
  n558_4,
  w_vram_data_3_9,
  w_vram_data_4_8,
  w_vram_data_7_7,
  w_vdp_enable,
  n1018_6,
  n494_24,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  n100_6,
  n100_7,
  i2s_audio_en_d,
  n1011_6,
  reg_r8_sp_off_Z,
  w_s0_reset_req,
  reg_r8_col0_on_Z,
  n100_8,
  reg_r9_y_dots_Z,
  ff_pattern_generator_7_9,
  w_s5_reset_req,
  n606_6,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  ff_vram_rdata,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  reg_r23_vstart_line_Z,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  ff_dram_address,
  w_sp_vram_accessing,
  w_s0_sp_overmapped,
  w_s0_sp_collision_incidence,
  w_sp_color_code_en,
  n473_3,
  w_read_color_address_9_6,
  ff_sp_predraw_end_10,
  n1561_7,
  n1551_10,
  w_s0_reset_ack,
  w_s5_reset_ack,
  n251_23,
  n1561_9,
  n1582_6,
  w_s0_sp_overmapped_num,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_s3s4_sp_collision_x,
  w_s5s6_sp_collision_y,
  w_sp_color_code,
  ff_main_state
)
;
input lcd_clk_d;
input n1710_5;
input n558_4;
input w_vram_data_3_9;
input w_vram_data_4_8;
input w_vram_data_7_7;
input w_vdp_enable;
input n1018_6;
input n494_24;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input reg_r1_sp_zoom_Z;
input n100_6;
input n100_7;
input i2s_audio_en_d;
input n1011_6;
input reg_r8_sp_off_Z;
input w_s0_reset_req;
input reg_r8_col0_on_Z;
input n100_8;
input reg_r9_y_dots_Z;
input ff_pattern_generator_7_9;
input w_s5_reset_req;
input n606_6;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] ff_vram_rdata;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [8:0] w_pre_dot_counter_yp;
input [7:0] reg_r23_vstart_line_Z;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [1:0] reg_r1_disp_mode;
input [3:2] reg_r0_disp_mode;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_s0_sp_overmapped;
output w_s0_sp_collision_incidence;
output w_sp_color_code_en;
output n473_3;
output w_read_color_address_9_6;
output ff_sp_predraw_end_10;
output n1561_7;
output n1551_10;
output w_s0_reset_ack;
output w_s5_reset_ack;
output n251_23;
output n1561_9;
output n1582_6;
output [4:0] w_s0_sp_overmapped_num;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [8:0] w_s3s4_sp_collision_x;
output [8:0] w_s5s6_sp_collision_y;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_5;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_20;
wire n1186_20;
wire n1370_14;
wire n1371_14;
wire n1590_4;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire n2263_4;
wire n2286_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_window_y_6;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_y_test_listup_addr_3_6;
wire ff_sp_overmap_num_4_5;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n1775_7;
wire n1774_7;
wire n1773_7;
wire n1772_7;
wire n1771_5;
wire n1784_7;
wire n1783_7;
wire n1782_7;
wire n1781_7;
wire n1780_7;
wire n1779_5;
wire n1708_5;
wire n595_6;
wire n594_6;
wire n593_6;
wire n544_6;
wire n542_6;
wire n541_6;
wire n1369_17;
wire n420_11;
wire n2525_5;
wire n2524_5;
wire n2523_5;
wire n2522_5;
wire n2521_5;
wire n2446_6;
wire n2445_6;
wire n2444_6;
wire n2443_6;
wire n2442_6;
wire n1927_6;
wire n1362_10;
wire n1815_5;
wire n1776_9;
wire n1786_9;
wire n1785_9;
wire ff_info_ram_we_7;
wire n961_6;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1902_4;
wire n473_4;
wire n473_5;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_6;
wire n1819_7;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n3147_4;
wire n3147_5;
wire n3187_4;
wire n1184_16;
wire n1185_21;
wire n1186_21;
wire n1370_15;
wire n1551_5;
wire n2105_9;
wire n2105_10;
wire sp_vram_accessing_5;
wire ff_window_y_7;
wire ff_y_test_en_7;
wire ff_y_test_en_8;
wire ff_y_test_listup_addr_3_7;
wire ff_sp_overmap_6;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_sp_predraw_end_7;
wire ff_line_buf_draw_color_7_7;
wire ff_window_x_7;
wire n1773_8;
wire n1783_8;
wire n1780_8;
wire n593_7;
wire n543_7;
wire n420_12;
wire n2443_7;
wire ff_info_ram_we_8;
wire n473_6;
wire n1693_5;
wire n2105_11;
wire n2105_12;
wire sp_vram_accessing_6;
wire ff_window_y_8;
wire ff_y_test_en_10;
wire ff_y_test_en_11;
wire ff_y_test_listup_addr_3_8;
wire ff_sp_overmap_7;
wire n2105_13;
wire sp_vram_accessing_7;
wire ff_y_test_en_12;
wire ff_y_test_listup_addr_3_9;
wire ff_y_test_en_13;
wire n2108_6;
wire n2111_6;
wire n2116_6;
wire n2119_6;
wire n2122_6;
wire n1551_8;
wire ff_prepare_end_10;
wire n1924_8;
wire n1925_8;
wire n1926_8;
wire n2445_9;
wire n541_9;
wire n543_9;
wire w_read_color_address_9_8;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1359_11;
wire n1385_17;
wire n1384_17;
wire n1383_17;
wire n1381_17;
wire n1382_17;
wire n1380_17;
wire n1372_16;
wire n1294_5;
wire n1379_17;
wire n1182_21;
wire n1015_8;
wire n1016_8;
wire n1017_8;
wire n1018_8;
wire n1019_8;
wire ff_sp_overmap_9;
wire n1378_17;
wire n1360_13;
wire n1361_12;
wire ff_prepare_end_12;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire n3320_7;
wire ff_line_buf_draw_we_9;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n2110_6;
wire n2917_5;
wire n251_21;
wire n252_21;
wire n1777_11;
wire n2105_16;
wire n1787_11;
wire n2212_8;
wire ff_vdps0resetack_10;
wire n2213_8;
wire ff_vdps5resetack_8;
wire ff_info_pattern_15_11;
wire n1386_18;
wire n1387_17;
wire n1388_17;
wire n1389_17;
wire n1390_17;
wire n1391_17;
wire n1392_17;
wire n1393_17;
wire ff_y_test_en_15;
wire ff_line_buf_draw_color_7_10;
wire n2249_7;
wire n2105_18;
wire n2123_6;
wire n2121_6;
wire n2120_6;
wire n2118_6;
wire n2117_6;
wire n2115_6;
wire n2114_6;
wire n2113_6;
wire n2112_6;
wire n2109_6;
wire n2107_6;
wire n2106_7;
wire n596_9;
wire n545_9;
wire n509_7;
wire n1919_8;
wire n3147_8;
wire ff_window_y;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_s0_collision_incidence ;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire n286_1;
wire n286_2;
wire n285_1;
wire n285_2;
wire n284_1;
wire n284_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_0_COUT;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [8:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [8:0] \u_drawing_to_line_buffer.ff_s3s4_collision_x ;
wire [8:0] \u_drawing_to_line_buffer.ff_s5s6_collision_y ;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT4 n473_s0 (
    .F(n473_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n473_4),
    .I3(n473_5) 
);
defparam n473_s0.INIT=16'h1000;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_8) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(ff_draw_color[3]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1819_7) 
);
defparam n1819_s2.INIT=16'h222F;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1820_5) 
);
defparam n1820_s1.INIT=16'h222F;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1821_5) 
);
defparam n1821_s1.INIT=16'h222F;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1822_5) 
);
defparam n1822_s1.INIT=16'h222F;
  LUT4 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n2432_s1.INIT=16'h4000;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT4 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_5) 
);
defparam n3147_s0.INIT=16'h1000;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_5) 
);
defparam n3159_s0.INIT=16'h4000;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_4),
    .I3(n3147_5) 
);
defparam n3167_s0.INIT=16'h4000;
  LUT4 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_5) 
);
defparam n3177_s0.INIT=16'h8000;
  LUT4 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_5),
    .I3(n3187_4) 
);
defparam n3187_s0.INIT=16'h1000;
  LUT4 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_5),
    .I3(n3187_4) 
);
defparam n3197_s0.INIT=16'h4000;
  LUT4 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_5),
    .I3(n3187_4) 
);
defparam n3207_s0.INIT=16'h4000;
  LUT4 n3217_s0 (
    .F(n3217_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_5),
    .I3(n3187_4) 
);
defparam n3217_s0.INIT=16'h8000;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'h3A;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'h3A;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'h3A;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'h3A;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_19),
    .I1(n1182_21),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h5C;
  LUT3 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1184_16) 
);
defparam n1184_s11.INIT=8'hAC;
  LUT4 n1185_s13 (
    .F(n1185_20),
    .I0(w_read_color_address_9_8),
    .I1(n1185_21),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1185_s13.INIT=16'hD33C;
  LUT4 n1186_s13 (
    .F(n1186_20),
    .I0(w_read_color_address_9_8),
    .I1(n1186_21),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n1186_s13.INIT=16'h7330;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT4 n1590_s1 (
    .F(n1590_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1590_s1.INIT=16'h1000;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_5),
    .I1(w_read_color_address_9_8) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_8),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(i2s_audio_en_d),
    .I1(n1011_6),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 n2263_s1 (
    .F(n2263_4),
    .I0(w_vdp_enable),
    .I1(ff_vdps0resetack_10) 
);
defparam n2263_s1.INIT=4'h8;
  LUT2 n2286_s1 (
    .F(n2286_4),
    .I0(w_vdp_enable),
    .I1(ff_vdps5resetack_8) 
);
defparam n2286_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT3 ff_window_y_s2 (
    .F(ff_window_y_6),
    .I0(w_vdp_enable),
    .I1(n473_5),
    .I2(ff_window_y_7) 
);
defparam ff_window_y_s2.INIT=8'h80;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_8),
    .I2(ff_y_test_en_15),
    .I3(n2917_5) 
);
defparam ff_y_test_en_s2.INIT=16'hFFB0;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_15),
    .I2(ff_y_test_en),
    .I3(n2917_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_y_test_listup_addr_3_s2 (
    .F(ff_y_test_listup_addr_3_6),
    .I0(ff_y_test_listup_addr_3_7),
    .I1(n3147_5),
    .I2(n2917_5) 
);
defparam ff_y_test_listup_addr_3_s2.INIT=8'hF8;
  LUT4 ff_sp_overmap_num_4_s2 (
    .F(ff_sp_overmap_num_4_5),
    .I0(w_s0_sp_overmapped),
    .I1(ff_sp_overmap_6),
    .I2(n961_6),
    .I3(w_vdp_enable) 
);
defparam ff_sp_overmap_num_4_s2.INIT=16'h4F44;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n558_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1177_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1362_10),
    .I3(n1017_4) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n1551_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_6),
    .I1(n2105_9),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_9) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(n100_7),
    .I2(n2092_6),
    .I3(ff_sp_predraw_end_10) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(w_info_rdata_Z[0]),
    .I1(ff_line_buf_draw_color_7_7),
    .I2(n1819_6),
    .I3(ff_line_buf_draw_color_7_10) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'h1F00;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(i2s_audio_en_d),
    .I2(ff_sp_predraw_end_10),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_7),
    .I2(n2432_4),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT3 n1775_s3 (
    .F(n1775_7),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[4]) 
);
defparam n1775_s3.INIT=8'h1E;
  LUT4 n1774_s3 (
    .F(n1774_7),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[4]),
    .I3(ff_draw_x[5]) 
);
defparam n1774_s3.INIT=16'h1FE0;
  LUT2 n1773_s3 (
    .F(n1773_7),
    .I0(ff_draw_x[6]),
    .I1(n1773_8) 
);
defparam n1773_s3.INIT=4'h6;
  LUT3 n1772_s3 (
    .F(n1772_7),
    .I0(ff_draw_x[6]),
    .I1(n1773_8),
    .I2(ff_draw_x[7]) 
);
defparam n1772_s3.INIT=8'h78;
  LUT4 n1771_s2 (
    .F(n1771_5),
    .I0(ff_draw_x[6]),
    .I1(ff_draw_x[7]),
    .I2(n1773_8),
    .I3(ff_draw_x[8]) 
);
defparam n1771_s2.INIT=16'h7F80;
  LUT4 n1784_s3 (
    .F(n1784_7),
    .I0(ff_cur_y[0]),
    .I1(ff_cur_y[1]),
    .I2(ff_cur_y[2]),
    .I3(ff_cur_y[3]) 
);
defparam n1784_s3.INIT=16'h01FE;
  LUT2 n1783_s3 (
    .F(n1783_7),
    .I0(ff_cur_y[4]),
    .I1(n1783_8) 
);
defparam n1783_s3.INIT=4'h6;
  LUT3 n1782_s3 (
    .F(n1782_7),
    .I0(ff_cur_y[4]),
    .I1(n1783_8),
    .I2(ff_cur_y[5]) 
);
defparam n1782_s3.INIT=8'h78;
  LUT4 n1781_s3 (
    .F(n1781_7),
    .I0(ff_cur_y[4]),
    .I1(ff_cur_y[5]),
    .I2(n1783_8),
    .I3(ff_cur_y[6]) 
);
defparam n1781_s3.INIT=16'h7F80;
  LUT2 n1780_s3 (
    .F(n1780_7),
    .I0(ff_cur_y[7]),
    .I1(n1780_8) 
);
defparam n1780_s3.INIT=4'h6;
  LUT3 n1779_s2 (
    .F(n1779_5),
    .I0(ff_cur_y[7]),
    .I1(n1780_8),
    .I2(ff_cur_y[8]) 
);
defparam n1779_s2.INIT=8'h78;
  LUT2 n1708_s1 (
    .F(n1708_5),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_6),
    .I0(n1011_6),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_6),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_6),
    .I0(n1011_6),
    .I1(n593_7),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_6),
    .I0(n1011_6),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n542_s2 (
    .F(n542_6),
    .I0(ff_y_test_sp_num[2]),
    .I1(n543_7),
    .I2(n1011_6),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=16'h0708;
  LUT3 n541_s2 (
    .F(n541_6),
    .I0(n1011_6),
    .I1(n541_9),
    .I2(ff_y_test_sp_num[4]) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_17),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(n420_12),
    .I1(reg_r8_sp_off_Z),
    .I2(ff_main_state[1]) 
);
defparam n420_s6.INIT=8'h02;
  LUT4 n2525_s1 (
    .F(n2525_5),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_5),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_5),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_5),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_5),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_6),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_6),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_9) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_6),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_9),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_6),
    .I0(n2432_4),
    .I1(n2443_7),
    .I2(ff_line_buf_disp_x[6]) 
);
defparam n2443_s2.INIT=8'h14;
  LUT3 n2442_s2 (
    .F(n2442_6),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_7) 
);
defparam n2442_s2.INIT=8'h14;
  LUT3 n1927_s2 (
    .F(n1927_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_6) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n1362_s5 (
    .F(n1362_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_5),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(ff_line_buf_draw_color_7_7),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT2 n1776_s4 (
    .F(n1776_9),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]) 
);
defparam n1776_s4.INIT=4'h9;
  LUT2 n1786_s4 (
    .F(n1786_9),
    .I0(ff_cur_y[0]),
    .I1(ff_cur_y[1]) 
);
defparam n1786_s4.INIT=4'h9;
  LUT3 n1785_s4 (
    .F(n1785_9),
    .I0(ff_cur_y[0]),
    .I1(ff_cur_y[1]),
    .I2(ff_cur_y[2]) 
);
defparam n1785_s4.INIT=8'hE1;
  LUT3 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(ff_info_ram_we_8),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_info_ram_we_s3.INIT=8'h40;
  LUT2 n961_s2 (
    .F(n961_6),
    .I0(w_s0_reset_req),
    .I1(w_s0_reset_ack) 
);
defparam n961_s2.INIT=4'h9;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT2 n473_s1 (
    .F(n473_4),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(w_pre_dot_counter_yp[2]) 
);
defparam n473_s1.INIT=4'h1;
  LUT4 n473_s2 (
    .F(n473_5),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n473_6) 
);
defparam n473_s2.INIT=16'h0100;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[2]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[2]),
    .I2(ff_draw_x[1]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(ff_line_buf_draw_color_7_7) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s3 (
    .F(n1819_6),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(ff_line_buf_draw_color_7_7) 
);
defparam n1819_s3.INIT=16'h30AF;
  LUT3 n1819_s4 (
    .F(n1819_7),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s4.INIT=8'h35;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'h35;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'h35;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'h35;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT2 n3147_s1 (
    .F(n3147_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3147_8) 
);
defparam n3147_s1.INIT=4'h4;
  LUT4 n3147_s2 (
    .F(n3147_5),
    .I0(w_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[0]),
    .I3(n1551_5) 
);
defparam n3147_s2.INIT=16'h4000;
  LUT2 n3187_s1 (
    .F(n3187_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3147_8) 
);
defparam n3187_s1.INIT=4'h8;
  LUT4 n1184_s12 (
    .F(n1184_16),
    .I0(w_read_color_address_9_8),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1184_s12.INIT=16'hAFC0;
  LUT4 n1185_s14 (
    .F(n1185_21),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n1185_s14.INIT=16'hC73A;
  LUT3 n1186_s14 (
    .F(n1186_21),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1186_s14.INIT=8'h0E;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT2 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n1551_s2.INIT=4'h4;
  LUT4 n2105_s4 (
    .F(n2105_9),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(n2105_11),
    .I3(ff_draw_pattern[15]) 
);
defparam n2105_s4.INIT=16'h0100;
  LUT4 n2105_s5 (
    .F(n2105_10),
    .I0(n2105_12),
    .I1(w_info_rdata_Z[0]),
    .I2(ff_line_buf_draw_color_7_7),
    .I3(n2092_6) 
);
defparam n2105_s5.INIT=16'h0100;
  LUT3 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(ff_main_state[1]),
    .I2(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=8'hE0;
  LUT3 ff_window_y_s3 (
    .F(ff_window_y_7),
    .I0(ff_window_y_8),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[2]) 
);
defparam ff_window_y_s3.INIT=8'h41;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[4]),
    .I3(n543_7) 
);
defparam ff_y_test_en_s3.INIT=16'h8000;
  LUT2 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(ff_y_test_en_10),
    .I1(ff_y_test_en_11) 
);
defparam ff_y_test_en_s4.INIT=4'h1;
  LUT4 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_7),
    .I0(w_vdp_enable),
    .I1(ff_y_test_en),
    .I2(ff_y_test_listup_addr_3_8),
    .I3(ff_y_test_en_8) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=16'h8000;
  LUT4 ff_sp_overmap_s3 (
    .F(ff_sp_overmap_6),
    .I0(n1011_6),
    .I1(ff_y_test_en),
    .I2(ff_window_y),
    .I3(ff_sp_overmap_7) 
);
defparam ff_sp_overmap_s3.INIT=16'h4000;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_8),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_8),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1902_4) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h010C;
  LUT3 ff_line_buf_draw_color_7_s3 (
    .F(ff_line_buf_draw_color_7_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s3.INIT=8'h35;
  LUT4 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n2445_9) 
);
defparam ff_window_x_s3.INIT=16'h8000;
  LUT4 n1773_s4 (
    .F(n1773_8),
    .I0(ff_draw_x[3]),
    .I1(ff_draw_x[2]),
    .I2(ff_draw_x[4]),
    .I3(ff_draw_x[5]) 
);
defparam n1773_s4.INIT=16'hE000;
  LUT4 n1783_s4 (
    .F(n1783_8),
    .I0(ff_cur_y[0]),
    .I1(ff_cur_y[1]),
    .I2(ff_cur_y[2]),
    .I3(ff_cur_y[3]) 
);
defparam n1783_s4.INIT=16'hFE00;
  LUT4 n1780_s4 (
    .F(n1780_8),
    .I0(ff_cur_y[4]),
    .I1(ff_cur_y[5]),
    .I2(ff_cur_y[6]),
    .I3(n1783_8) 
);
defparam n1780_s4.INIT=16'h8000;
  LUT3 n593_s3 (
    .F(n593_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n593_s3.INIT=8'h80;
  LUT2 n543_s3 (
    .F(n543_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n543_s3.INIT=4'h8;
  LUT3 n420_s7 (
    .F(n420_12),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'hAC;
  LUT3 n2443_s3 (
    .F(n2443_7),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_9) 
);
defparam n2443_s3.INIT=8'h80;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(n1551_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[1]),
    .I3(n1362_10) 
);
defparam ff_info_ram_we_s4.INIT=16'h0700;
  LUT2 n473_s3 (
    .F(n473_6),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam n473_s3.INIT=4'h1;
  LUT2 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=4'h1;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 n2105_s6 (
    .F(n2105_11),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(n2105_13) 
);
defparam n2105_s6.INIT=16'h0100;
  LUT2 n2105_s7 (
    .F(n2105_12),
    .I0(n1761_3),
    .I1(w_info_rdata[1]) 
);
defparam n2105_s7.INIT=4'h4;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(sp_vram_accessing_7),
    .I1(w_pre_dot_counter_x_2),
    .I2(n100_6),
    .I3(n100_8) 
);
defparam sp_vram_accessing_s4.INIT=16'h1000;
  LUT4 ff_window_y_s4 (
    .F(ff_window_y_8),
    .I0(reg_r9_y_dots_Z),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[7]),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam ff_window_y_s4.INIT=16'h6FFC;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(w_read_color_address_9_8),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(ff_y_test_listup_addr_3_8) 
);
defparam ff_y_test_en_s6.INIT=16'hF400;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(ff_vram_rdata[0]),
    .I1(w_read_color_address_9_8),
    .I2(w_vram_data_Z[3]),
    .I3(ff_y_test_en_12) 
);
defparam ff_y_test_en_s7.INIT=16'h4100;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_listup_addr_3_9) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'h0100;
  LUT3 ff_sp_overmap_s4 (
    .F(ff_sp_overmap_7),
    .I0(ff_y_test_en_11),
    .I1(ff_y_test_en_10),
    .I2(ff_y_test_en_15) 
);
defparam ff_sp_overmap_s4.INIT=8'h40;
  LUT2 n2105_s8 (
    .F(n2105_13),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam n2105_s8.INIT=4'h1;
  LUT3 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=8'h7E;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(ff_vram_rdata[1]),
    .I1(ff_vram_rdata[2]),
    .I2(ff_y_test_en_13),
    .I3(w_vram_data_Z[7]) 
);
defparam ff_y_test_en_s8.INIT=16'h1000;
  LUT4 ff_y_test_listup_addr_3_s5 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_listup_addr_3_s5.INIT=16'hF331;
  LUT3 ff_y_test_en_s9 (
    .F(ff_y_test_en_13),
    .I0(ff_vram_rdata[5]),
    .I1(ff_vram_rdata[4]),
    .I2(ff_vram_rdata[6]) 
);
defparam ff_y_test_en_s9.INIT=8'h40;
  LUT4 n2108_s2 (
    .F(n2108_6),
    .I0(ff_draw_x[6]),
    .I1(n1773_8),
    .I2(\u_drawing_to_line_buffer.ff_s3s4_collision_x [6]),
    .I3(n2105_16) 
);
defparam n2108_s2.INIT=16'h66F0;
  LUT4 n2111_s2 (
    .F(n2111_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(\u_drawing_to_line_buffer.ff_s3s4_collision_x [3]),
    .I3(n2105_16) 
);
defparam n2111_s2.INIT=16'h99F0;
  LUT4 n2116_s2 (
    .F(n2116_6),
    .I0(ff_cur_y[7]),
    .I1(n1780_8),
    .I2(\u_drawing_to_line_buffer.ff_s5s6_collision_y [7]),
    .I3(n2105_16) 
);
defparam n2116_s2.INIT=16'h66F0;
  LUT4 n2119_s2 (
    .F(n2119_6),
    .I0(ff_cur_y[4]),
    .I1(n1783_8),
    .I2(\u_drawing_to_line_buffer.ff_s5s6_collision_y [4]),
    .I3(n2105_16) 
);
defparam n2119_s2.INIT=16'h66F0;
  LUT4 n2122_s2 (
    .F(n2122_6),
    .I0(ff_cur_y[0]),
    .I1(ff_cur_y[1]),
    .I2(\u_drawing_to_line_buffer.ff_s5s6_collision_y [1]),
    .I3(n2105_16) 
);
defparam n2122_s2.INIT=16'h99F0;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(i2s_audio_en_d),
    .I1(w_vdp_enable),
    .I2(n3320_7) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT4 n1924_s3 (
    .F(n1924_8),
    .I0(n1011_6),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_8),
    .I0(n1011_6),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_8),
    .I0(n1011_6),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_9),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 n541_s4 (
    .F(n541_9),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n541_s4.INIT=16'h8000;
  LUT4 n543_s4 (
    .F(n543_9),
    .I0(n1011_6),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n543_s4.INIT=16'h1444;
  LUT4 w_read_color_address_9_s4 (
    .F(w_read_color_address_9_8),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s4.INIT=16'h000E;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h0001;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1181_s13.INIT=16'h5333;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1180_s13.INIT=16'h5333;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1179_s13.INIT=16'h5333;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1178_s14.INIT=16'h5333;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_8) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT3 n1561_s3 (
    .F(n1561_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1561_s3.INIT=8'h10;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h2000;
  LUT4 n1359_s5 (
    .F(n1359_11),
    .I0(n1362_10),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT3 n1385_s11 (
    .F(n1385_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1381_s11 (
    .F(n1381_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT3 n1380_s11 (
    .F(n1380_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_vram_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_8),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT4 n1182_s15 (
    .F(n1182_21),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(reg_r1_sp_size_Z) 
);
defparam n1182_s15.INIT=16'h03AA;
  LUT3 n1015_s3 (
    .F(n1015_8),
    .I0(ff_y_test_sp_num[4]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n1015_s3.INIT=8'hBE;
  LUT3 n1016_s3 (
    .F(n1016_8),
    .I0(ff_y_test_sp_num[3]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n1016_s3.INIT=8'hBE;
  LUT3 n1017_s3 (
    .F(n1017_8),
    .I0(ff_y_test_sp_num[2]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n1017_s3.INIT=8'hBE;
  LUT3 n1018_s3 (
    .F(n1018_8),
    .I0(ff_y_test_sp_num[1]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n1018_s3.INIT=8'hBE;
  LUT3 n1019_s3 (
    .F(n1019_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n1019_s3.INIT=8'hBE;
  LUT4 ff_sp_overmap_s5 (
    .F(ff_sp_overmap_9),
    .I0(w_s0_reset_req),
    .I1(w_s0_reset_ack),
    .I2(w_vdp_enable),
    .I3(ff_sp_overmap_6) 
);
defparam ff_sp_overmap_s5.INIT=16'hFF60;
  LUT3 n1378_s11 (
    .F(n1378_17),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_vram_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT4 n1360_s6 (
    .F(n1360_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT3 n1361_s6 (
    .F(n1361_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_4) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 n3320_s3 (
    .F(n3320_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s4 (
    .F(ff_line_buf_draw_we_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s4.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n558_4) 
);
defparam n2092_s2.INIT=8'h40;
  LUT4 n2110_s2 (
    .F(n2110_6),
    .I0(n1775_7),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [4]),
    .I2(n2105_9),
    .I3(n2105_10) 
);
defparam n2110_s2.INIT=16'hACCC;
  LUT4 n2917_s1 (
    .F(n2917_5),
    .I0(n1011_6),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n2917_s1.INIT=16'h2000;
  LUT4 n251_s13 (
    .F(n251_21),
    .I0(ff_prepare_end),
    .I1(sp_vram_accessing_5),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n251_s13.INIT=16'h37C0;
  LUT2 n251_s14 (
    .F(n251_23),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT3 n252_s13 (
    .F(n252_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT4 n1777_s6 (
    .F(n1777_11),
    .I0(ff_draw_x[2]),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [2]),
    .I2(n2105_9),
    .I3(n2105_10) 
);
defparam n1777_s6.INIT=16'h5CCC;
  LUT2 n2105_s9 (
    .F(n2105_16),
    .I0(n2105_9),
    .I1(n2105_10) 
);
defparam n2105_s9.INIT=4'h8;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(ff_cur_y[0]),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [0]),
    .I2(n2105_9),
    .I3(n2105_10) 
);
defparam n1787_s6.INIT=16'h5CCC;
  LUT4 n2212_s3 (
    .F(n2212_8),
    .I0(w_vdp_enable),
    .I1(w_s0_reset_req),
    .I2(i2s_audio_en_d),
    .I3(w_s0_reset_ack) 
);
defparam n2212_s3.INIT=16'hD088;
  LUT4 ff_vdps0resetack_s5 (
    .F(ff_vdps0resetack_10),
    .I0(i2s_audio_en_d),
    .I1(w_s0_reset_ack),
    .I2(w_s0_reset_req),
    .I3(w_vdp_enable) 
);
defparam ff_vdps0resetack_s5.INIT=16'h7D55;
  LUT4 n2213_s3 (
    .F(n2213_8),
    .I0(w_s5_reset_req),
    .I1(w_s5_reset_ack),
    .I2(i2s_audio_en_d),
    .I3(w_vdp_enable) 
);
defparam n2213_s3.INIT=16'hA2C0;
  LUT4 ff_vdps5resetack_s4 (
    .F(ff_vdps5resetack_8),
    .I0(i2s_audio_en_d),
    .I1(w_s5_reset_req),
    .I2(w_s5_reset_ack),
    .I3(w_vdp_enable) 
);
defparam ff_vdps5resetack_s4.INIT=16'h7D55;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1386_s12 (
    .F(n1386_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_vram_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT4 n1561_s4 (
    .F(n1561_9),
    .I0(i2s_audio_en_d),
    .I1(w_vdp_enable),
    .I2(n3320_7),
    .I3(n1561_7) 
);
defparam n1561_s4.INIT=16'h8000;
  LUT4 n1582_s2 (
    .F(n1582_6),
    .I0(n606_6),
    .I1(i2s_audio_en_d),
    .I2(w_vdp_enable),
    .I3(n3320_7) 
);
defparam n1582_s2.INIT=16'h8000;
  LUT4 ff_y_test_en_s10 (
    .F(ff_y_test_en_15),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_4),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_en_s10.INIT=16'h0800;
  LUT4 ff_line_buf_draw_color_7_s5 (
    .F(ff_line_buf_draw_color_7_10),
    .I0(n2105_9),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n558_4) 
);
defparam ff_line_buf_draw_color_7_s5.INIT=16'h2000;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(i2s_audio_en_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT3 n2105_s10 (
    .F(n2105_18),
    .I0(\u_drawing_to_line_buffer.ff_s0_collision_incidence ),
    .I1(ff_line_buf_draw_color_7_10),
    .I2(n2105_10) 
);
defparam n2105_s10.INIT=8'hEA;
  LUT4 n2123_s2 (
    .F(n2123_6),
    .I0(ff_cur_y[0]),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [0]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2123_s2.INIT=16'h5CCC;
  LUT4 n2121_s2 (
    .F(n2121_6),
    .I0(n1785_9),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [2]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2121_s2.INIT=16'hACCC;
  LUT4 n2120_s2 (
    .F(n2120_6),
    .I0(n1784_7),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [3]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2120_s2.INIT=16'hACCC;
  LUT4 n2118_s2 (
    .F(n2118_6),
    .I0(n1782_7),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [5]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2118_s2.INIT=16'hACCC;
  LUT4 n2117_s2 (
    .F(n2117_6),
    .I0(n1781_7),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [6]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2117_s2.INIT=16'hACCC;
  LUT4 n2115_s2 (
    .F(n2115_6),
    .I0(n1779_5),
    .I1(\u_drawing_to_line_buffer.ff_s5s6_collision_y [8]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2115_s2.INIT=16'hACCC;
  LUT4 n2114_s2 (
    .F(n2114_6),
    .I0(\u_drawing_to_line_buffer.ff_s3s4_collision_x [0]),
    .I1(ff_draw_x[0]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2114_s2.INIT=16'hCAAA;
  LUT4 n2113_s2 (
    .F(n2113_6),
    .I0(ff_draw_x[1]),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [1]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2113_s2.INIT=16'hACCC;
  LUT4 n2112_s2 (
    .F(n2112_6),
    .I0(ff_draw_x[2]),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [2]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2112_s2.INIT=16'h5CCC;
  LUT4 n2109_s2 (
    .F(n2109_6),
    .I0(n1774_7),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [5]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2109_s2.INIT=16'hACCC;
  LUT4 n2107_s2 (
    .F(n2107_6),
    .I0(n1772_7),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [7]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2107_s2.INIT=16'hACCC;
  LUT4 n2106_s3 (
    .F(n2106_7),
    .I0(n1771_5),
    .I1(\u_drawing_to_line_buffer.ff_s3s4_collision_x [8]),
    .I2(ff_line_buf_draw_color_7_10),
    .I3(n2105_10) 
);
defparam n2106_s3.INIT=16'hACCC;
  LUT4 n596_s4 (
    .F(n596_9),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_sp_predraw_end_10),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n596_s4.INIT=16'h5155;
  LUT4 n545_s4 (
    .F(n545_9),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_sp_predraw_end_10),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n545_s4.INIT=16'h5155;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_sp_en),
    .I1(ff_sp_predraw_end_10),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n509_s2.INIT=16'h0800;
  LUT4 n1919_s3 (
    .F(n1919_8),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_sp_predraw_end_10),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n1919_s3.INIT=16'hFBFF;
  LUT4 n3147_s4 (
    .F(n3147_8),
    .I0(ff_sp_predraw_end_10),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_y_test_listup_addr_3_7) 
);
defparam n3147_s4.INIT=16'hDF00;
  DFFE ff_cur_y_8_s0 (
    .Q(ff_cur_y[8]),
    .D(n278_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(lcd_clk_d),
    .CE(n2917_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(lcd_clk_d),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(lcd_clk_d),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_11),
    .CLK(lcd_clk_d),
    .CE(sp_vram_accessing_4),
    .RESET(n1710_5) 
);
  DFFRE ff_window_y_s0 (
    .Q(ff_window_y),
    .D(n473_3),
    .CLK(lcd_clk_d),
    .CE(ff_window_y_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_7),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_9),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_9),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_9),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3147_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3147_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3147_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3147_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3147_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3159_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3159_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3159_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3159_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3159_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3167_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3167_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3167_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3167_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3167_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3177_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3177_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3177_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3177_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3177_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3187_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3187_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3187_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3187_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3187_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3197_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3197_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3197_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3197_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3197_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3207_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3207_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3207_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3207_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3207_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n3217_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n3217_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n3217_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n3217_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n3217_3),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_overmap_s0 (
    .Q(w_s0_sp_overmapped),
    .D(n961_6),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_9),
    .RESET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_4_s0 (
    .Q(w_s0_sp_overmapped_num[4]),
    .D(n1015_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_num_4_5),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_3_s0 (
    .Q(w_s0_sp_overmapped_num[3]),
    .D(n1016_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_num_4_5),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_2_s0 (
    .Q(w_s0_sp_overmapped_num[2]),
    .D(n1017_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_num_4_5),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_1_s0 (
    .Q(w_s0_sp_overmapped_num[1]),
    .D(n1018_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_num_4_5),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_0_s0 (
    .Q(w_s0_sp_overmapped_num[0]),
    .D(n1019_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_overmap_num_4_5),
    .SET(n1710_5) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n558_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_20),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_20),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n1710_5) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_7),
    .CLK(lcd_clk_d),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_11),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_13),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_12),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_10),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_end_12),
    .RESET(n1710_5) 
);
  DFFRE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1551_10),
    .RESET(w_vram_data_3_9) 
);
  DFFRE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1551_10),
    .RESET(w_vram_data_3_9) 
);
  DFFRE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1551_10),
    .RESET(w_vram_data_3_9) 
);
  DFFRE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1551_10),
    .RESET(w_vram_data_3_9) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(lcd_clk_d),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFRE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n1561_9),
    .RESET(w_vram_data_4_8) 
);
  DFFRE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1561_9),
    .RESET(w_vram_data_4_8) 
);
  DFFRE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1561_9),
    .RESET(w_vram_data_4_8) 
);
  DFFRE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1561_9),
    .RESET(w_vram_data_4_8) 
);
  DFFRE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1561_9),
    .RESET(w_vram_data_4_8) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_18),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFRE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFRE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1582_6),
    .RESET(w_vram_data_7_7) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(lcd_clk_d),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(lcd_clk_d),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(lcd_clk_d),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(lcd_clk_d),
    .CE(n1590_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_8),
    .CLK(lcd_clk_d),
    .CE(ff_sp_predraw_end_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_5),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_5),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_5),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(lcd_clk_d),
    .CE(n2132_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n2128_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n2128_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n2128_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n2128_7),
    .RESET(n1710_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s0_collision_incidence_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s0_collision_incidence ),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps0resetack_10) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_8_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [8]),
    .D(n1771_5),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_7_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [7]),
    .D(n1772_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_6_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [6]),
    .D(n1773_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_5_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [5]),
    .D(n1774_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_4_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [4]),
    .D(n1775_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_3_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [3]),
    .D(n1776_9),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [1]),
    .D(ff_draw_x[1]),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s3s4_collision_x_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [0]),
    .D(ff_draw_x[0]),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_8_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [8]),
    .D(n1779_5),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_7_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [7]),
    .D(n1780_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_6_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [6]),
    .D(n1781_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_5_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [5]),
    .D(n1782_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_4_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [4]),
    .D(n1783_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_3_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [3]),
    .D(n1784_7),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [2]),
    .D(n1785_9),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s5s6_collision_y_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [1]),
    .D(n1786_9),
    .CLK(lcd_clk_d),
    .CE(n2105_16),
    .RESET(ff_vdps5resetack_8) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_6),
    .CLK(lcd_clk_d),
    .CE(n2092_6),
    .RESET(n1710_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_8),
    .CLK(lcd_clk_d),
    .CE(n2092_6),
    .RESET(n1710_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_8),
    .CLK(lcd_clk_d),
    .CE(n2092_6),
    .RESET(n1710_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_8),
    .CLK(lcd_clk_d),
    .CE(n2092_6),
    .RESET(n1710_5) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(lcd_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(lcd_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(lcd_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(lcd_clk_d),
    .CE(n2249_7) 
);
  DFFRE p_s0_sp_collision_incidence_s0 (
    .Q(w_s0_sp_collision_incidence),
    .D(n2105_18),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2263_4) 
);
  DFFRE p_s3s4_sp_collision_x_8_s0 (
    .Q(w_s3s4_sp_collision_x[8]),
    .D(n2106_7),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_7_s0 (
    .Q(w_s3s4_sp_collision_x[7]),
    .D(n2107_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_6_s0 (
    .Q(w_s3s4_sp_collision_x[6]),
    .D(n2108_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_5_s0 (
    .Q(w_s3s4_sp_collision_x[5]),
    .D(n2109_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_4_s0 (
    .Q(w_s3s4_sp_collision_x[4]),
    .D(n2110_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_3_s0 (
    .Q(w_s3s4_sp_collision_x[3]),
    .D(n2111_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_2_s0 (
    .Q(w_s3s4_sp_collision_x[2]),
    .D(n2112_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_1_s0 (
    .Q(w_s3s4_sp_collision_x[1]),
    .D(n2113_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s3s4_sp_collision_x_0_s0 (
    .Q(w_s3s4_sp_collision_x[0]),
    .D(n2114_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_8_s0 (
    .Q(w_s5s6_sp_collision_y[8]),
    .D(n2115_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_7_s0 (
    .Q(w_s5s6_sp_collision_y[7]),
    .D(n2116_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_6_s0 (
    .Q(w_s5s6_sp_collision_y[6]),
    .D(n2117_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_5_s0 (
    .Q(w_s5s6_sp_collision_y[5]),
    .D(n2118_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_4_s0 (
    .Q(w_s5s6_sp_collision_y[4]),
    .D(n2119_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_3_s0 (
    .Q(w_s5s6_sp_collision_y[3]),
    .D(n2120_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_2_s0 (
    .Q(w_s5s6_sp_collision_y[2]),
    .D(n2121_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_1_s0 (
    .Q(w_s5s6_sp_collision_y[1]),
    .D(n2122_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE p_s5s6_sp_collision_y_0_s0 (
    .Q(w_s5s6_sp_collision_y[0]),
    .D(n2123_6),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n2286_4) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_6),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(lcd_clk_d),
    .CE(n1018_6),
    .RESET(n1710_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(lcd_clk_d),
    .CE(ff_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_24),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_5),
    .CLK(lcd_clk_d),
    .CE(n1017_4),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(lcd_clk_d),
    .CE(n2917_5),
    .RESET(n1710_5) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_21),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_21),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR \u_drawing_to_line_buffer.ff_s3s4_collision_x_2_s1  (
    .Q(\u_drawing_to_line_buffer.ff_s3s4_collision_x [2]),
    .D(n1777_11),
    .CLK(lcd_clk_d),
    .RESET(ff_vdps5resetack_8) 
);
defparam \u_drawing_to_line_buffer.ff_s3s4_collision_x_2_s1 .INIT=1'b0;
  DFFR \u_drawing_to_line_buffer.ff_s5s6_collision_y_0_s1  (
    .Q(\u_drawing_to_line_buffer.ff_s5s6_collision_y [0]),
    .D(n1787_11),
    .CLK(lcd_clk_d),
    .RESET(ff_vdps5resetack_8) 
);
defparam \u_drawing_to_line_buffer.ff_s5s6_collision_y_0_s1 .INIT=1'b0;
  DFF ff_vdps0resetack_s4 (
    .Q(w_s0_reset_ack),
    .D(n2212_8),
    .CLK(lcd_clk_d) 
);
defparam ff_vdps0resetack_s4.INIT=1'b0;
  DFF ff_vdps5resetack_s3 (
    .Q(w_s5_reset_ack),
    .D(n2213_8),
    .CLK(lcd_clk_d) 
);
defparam ff_vdps5resetack_s3.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_1),
    .COUT(n286_2),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n286_s.ALU_MODE=0;
  ALU n285_s (
    .SUM(n285_1),
    .COUT(n285_2),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n286_2) 
);
defparam n285_s.ALU_MODE=0;
  ALU n284_s (
    .SUM(n284_1),
    .COUT(n284_2),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n285_2) 
);
defparam n284_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n284_2) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_0_COUT),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  lcd_clk_d,
  n1710_5,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input lcd_clk_d;
input n1710_5;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_5;
wire n109_5;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire n113_9;
wire ff_address_3_15;
wire n114_9;
wire n118_9;
wire n119_9;
wire n123_9;
wire n124_9;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'h3A;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'h3A;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'h3A;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_5),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_5),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'h53;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'h35;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'h35;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'h35;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(w_vdp_enable),
    .I1(ff_d_r[1]),
    .I2(ff_palette_r[2]),
    .I3(ff_delay_state[4]) 
);
defparam n113_s4.INIT=16'h44F0;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n114_s4 (
    .F(n114_9),
    .I0(w_vdp_enable),
    .I1(ff_d_r[0]),
    .I2(ff_palette_r[1]),
    .I3(ff_delay_state[4]) 
);
defparam n114_s4.INIT=16'h44F0;
  LUT4 n118_s4 (
    .F(n118_9),
    .I0(w_vdp_enable),
    .I1(ff_d_g[1]),
    .I2(ff_palette_g[2]),
    .I3(ff_delay_state[4]) 
);
defparam n118_s4.INIT=16'h44F0;
  LUT4 n119_s4 (
    .F(n119_9),
    .I0(w_vdp_enable),
    .I1(ff_d_g[0]),
    .I2(ff_palette_g[1]),
    .I3(ff_delay_state[4]) 
);
defparam n119_s4.INIT=16'h44F0;
  LUT4 n123_s4 (
    .F(n123_9),
    .I0(w_vdp_enable),
    .I1(ff_d_b[1]),
    .I2(ff_palette_b[2]),
    .I3(ff_delay_state[4]) 
);
defparam n123_s4.INIT=16'h44F0;
  LUT4 n124_s4 (
    .F(n124_9),
    .I0(w_vdp_enable),
    .I1(ff_d_b[0]),
    .I2(ff_palette_b[1]),
    .I3(ff_delay_state[4]) 
);
defparam n124_s4.INIT=16'h44F0;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(lcd_clk_d),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n1710_5) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_5),
    .CLK(lcd_clk_d),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(lcd_clk_d),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(lcd_clk_d),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(n7_1),
    .RESET(n1710_5) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_9),
    .CLK(lcd_clk_d) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_5),
    .CLK(lcd_clk_d) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  lcd_clk_d,
  n1710_5,
  n1607_5,
  w_vdp_enable,
  n914_10,
  n915_5,
  req_hsync_int_n,
  w_vdpcmd_ce,
  i2s_audio_en_d,
  ff_wr_n_i,
  ff_dinst_7_6,
  n107_5,
  n149_5,
  n4_5,
  n279_7,
  req_vsync_int_n,
  w_vd,
  w_s0_sp_overmapped,
  w_s0_sp_collision_incidence,
  w_hd,
  w_vdpcmd_bd,
  w_field,
  w_vdpcmd_tr,
  n42_5,
  n279_9,
  n279_10,
  n279_11,
  w_vdpcmd_tr_clr_ack,
  w_s5_reset_ack,
  n756_7,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  n3494_4,
  ff_req_inhibit,
  ff_rd,
  w_s0_reset_ack,
  d_Z,
  w_s0_sp_overmapped_num,
  w_s3s4_sp_collision_x,
  w_s5s6_sp_collision_y,
  w_vdpcmd_clr,
  w_a_i,
  w_vram_rdata_cpu,
  w_dot_state,
  w_do,
  w_vdpcmd_sx_tmp,
  ff_d,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  w_vram_addr_set_req,
  reg_r0_hsync_int_en_Z,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r1_vsync_int_en_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_s0_reset_req,
  w_vdp_q_en,
  w_clr_hsync_int,
  w_clr_vsync_int,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n68_6,
  w_vdpcmd_tr_clr_req,
  w_s5_reset_req,
  n1246_8,
  n1383_7,
  n1179_12,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vdp_q,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r19_hsync_int_line_Z,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input lcd_clk_d;
input n1710_5;
input n1607_5;
input w_vdp_enable;
input n914_10;
input n915_5;
input req_hsync_int_n;
input w_vdpcmd_ce;
input i2s_audio_en_d;
input ff_wr_n_i;
input ff_dinst_7_6;
input n107_5;
input n149_5;
input n4_5;
input n279_7;
input req_vsync_int_n;
input w_vd;
input w_s0_sp_overmapped;
input w_s0_sp_collision_incidence;
input w_hd;
input w_vdpcmd_bd;
input w_field;
input w_vdpcmd_tr;
input n42_5;
input n279_9;
input n279_10;
input n279_11;
input w_vdpcmd_tr_clr_ack;
input w_s5_reset_ack;
input n756_7;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input n3494_4;
input ff_req_inhibit;
input ff_rd;
input w_s0_reset_ack;
input [7:0] d_Z;
input [4:0] w_s0_sp_overmapped_num;
input [8:0] w_s3s4_sp_collision_x;
input [8:0] w_s5s6_sp_collision_y;
input [7:0] w_vdpcmd_clr;
input [7:0] w_a_i;
input [7:0] w_vram_rdata_cpu;
input [1:0] w_dot_state;
input [7:7] w_do;
input [8:0] w_vdpcmd_sx_tmp;
input [7:7] ff_d;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output w_vram_addr_set_req;
output reg_r0_hsync_int_en_Z;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r1_vsync_int_en_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_s0_reset_req;
output w_vdp_q_en;
output w_clr_hsync_int;
output w_clr_vsync_int;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n68_6;
output w_vdpcmd_tr_clr_req;
output w_s5_reset_req;
output n1246_8;
output n1383_7;
output n1179_12;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [7:0] w_vdp_q;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r19_hsync_int_line_Z;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n220_24;
wire n220_25;
wire n220_26;
wire n220_27;
wire n2046_4;
wire n310_3;
wire n282_3;
wire n339_3;
wire n984_3;
wire n985_3;
wire n986_3;
wire n987_3;
wire n988_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n2931_4;
wire n450_8;
wire n451_8;
wire n452_8;
wire n453_8;
wire n454_8;
wire n455_8;
wire n1247_4;
wire n1250_4;
wire n1256_4;
wire n1261_4;
wire n1269_4;
wire n1277_4;
wire n1285_5;
wire n1286_4;
wire n1220_4;
wire n1290_4;
wire n1298_4;
wire n1306_4;
wire n1308_4;
wire n1316_4;
wire n1319_4;
wire n1327_4;
wire n1331_4;
wire n1333_4;
wire n1341_4;
wire n1347_4;
wire n1353_4;
wire n1360_4;
wire n1367_4;
wire n1223_4;
wire n68_5;
wire n69_5;
wire ff_palette_we_5;
wire clr_hsync_int_5;
wire clr_vsync_int_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_reg_ptr_5_6;
wire vdp_vram_rd_req_5;
wire vdp_vram_addr_set_req_6;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire n225_11;
wire n226_11;
wire n227_11;
wire n228_11;
wire n229_11;
wire n230_11;
wire n231_11;
wire n232_11;
wire n173_6;
wire n282_4;
wire n984_4;
wire n987_4;
wire n1005_4;
wire n1006_4;
wire n2572_4;
wire n2931_5;
wire n1247_5;
wire n1261_5;
wire n1286_5;
wire n1308_5;
wire vdp_vram_rd_req_6;
wire vdp_r16_pal_num_3_9;
wire n225_12;
wire n226_12;
wire n227_12;
wire n228_12;
wire n229_12;
wire n230_12;
wire n231_12;
wire n232_12;
wire n2961_5;
wire n282_5;
wire n282_6;
wire n1247_6;
wire n68_7;
wire vdpregwrpulse_11;
wire n225_14;
wire n226_13;
wire n226_14;
wire n227_13;
wire n227_14;
wire n228_13;
wire n228_14;
wire n229_13;
wire n229_14;
wire n230_13;
wire n230_14;
wire n231_13;
wire n231_14;
wire n231_15;
wire n232_13;
wire vdpregwrpulse_12;
wire n225_15;
wire n225_16;
wire n226_15;
wire n226_16;
wire n226_17;
wire n227_15;
wire n227_16;
wire n227_17;
wire n228_15;
wire n228_16;
wire n228_17;
wire n229_15;
wire n229_16;
wire n230_15;
wire n230_16;
wire n231_16;
wire n231_17;
wire n225_17;
wire n986_6;
wire n985_6;
wire vdpregwrpulse_14;
wire n225_19;
wire n2961_7;
wire n1238_7;
wire n2572_7;
wire vdpregwrpulse_16;
wire vdp_p1_is_1st_byte_9;
wire vdp_p2_is_1st_byte_11;
wire n1208_6;
wire n1201_6;
wire n1223_9;
wire n1176_9;
wire n2961_9;
wire n1223_13;
wire n996_12;
wire n1008_5;
wire n989_6;
wire n1179_8;
wire n1178_7;
wire n1215_8;
wire n1223_15;
wire ff_wr_req;
wire ff_rd_req;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire vdp_p1_is_1st_byte_4;
wire ff_palette_wr_ack;
wire n220_29;
wire n220_31;
wire n220_33;
wire n1285_8;
wire n1177_5;
wire n1246_11;
wire n1215_11;
wire n1383_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT3 n220_s28 (
    .F(n220_24),
    .I0(w_s0_sp_overmapped_num[0]),
    .I1(req_hsync_int_n),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n220_s28.INIT=8'h3A;
  LUT3 n220_s29 (
    .F(n220_25),
    .I0(w_vdpcmd_ce),
    .I1(w_s3s4_sp_collision_x[0]),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n220_s29.INIT=8'hCA;
  LUT3 n220_s30 (
    .F(n220_26),
    .I0(w_s3s4_sp_collision_x[8]),
    .I1(w_s5s6_sp_collision_y[0]),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n220_s30.INIT=8'hCA;
  LUT3 n220_s31 (
    .F(n220_27),
    .I0(w_s5s6_sp_collision_y[8]),
    .I1(w_vdpcmd_clr[0]),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n220_s31.INIT=8'hCA;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT3 n2046_s1 (
    .F(n2046_4),
    .I0(w_vdp_q_en),
    .I1(w_vdp_enable),
    .I2(i2s_audio_en_d) 
);
defparam n2046_s1.INIT=8'h8F;
  LUT2 n310_s0 (
    .F(n310_3),
    .I0(ff_rd_req),
    .I1(n69_5) 
);
defparam n310_s0.INIT=4'h4;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(n2961_7),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(n282_4),
    .I3(n310_3) 
);
defparam n282_s0.INIT=16'h88F0;
  LUT2 n339_s0 (
    .F(n339_3),
    .I0(n68_5),
    .I1(ff_wr_req) 
);
defparam n339_s0.INIT=4'h4;
  LUT4 n984_s0 (
    .F(n984_3),
    .I0(vdp_p1_data[5]),
    .I1(n984_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(n339_3) 
);
defparam n984_s0.INIT=16'h3CAA;
  LUT4 n985_s0 (
    .F(n985_3),
    .I0(vdp_p1_data[4]),
    .I1(n985_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(n339_3) 
);
defparam n985_s0.INIT=16'h3CAA;
  LUT4 n986_s0 (
    .F(n986_3),
    .I0(vdp_p1_data[3]),
    .I1(n986_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(n339_3) 
);
defparam n986_s0.INIT=16'h3CAA;
  LUT4 n987_s0 (
    .F(n987_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n987_4),
    .I3(n339_3) 
);
defparam n987_s0.INIT=16'h3CAA;
  LUT4 n988_s0 (
    .F(n988_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(n339_3) 
);
defparam n988_s0.INIT=16'h3CAA;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(vdp_p1_data[3]),
    .I1(n1005_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(n339_3) 
);
defparam n1005_s0.INIT=16'h3CAA;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(vdp_p1_data[2]),
    .I1(n1006_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(n339_3) 
);
defparam n1006_s0.INIT=16'h3CAA;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(n339_3) 
);
defparam n1007_s0.INIT=16'h3CAA;
  LUT4 n2931_s1 (
    .F(n2931_4),
    .I0(n310_3),
    .I1(n339_3),
    .I2(n2931_5),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2931_s1.INIT=16'h1000;
  LUT3 n450_s4 (
    .F(n450_8),
    .I0(d_Z[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_a_i[1]) 
);
defparam n450_s4.INIT=8'hCA;
  LUT3 n451_s4 (
    .F(n451_8),
    .I0(d_Z[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_a_i[1]) 
);
defparam n451_s4.INIT=8'hCA;
  LUT3 n452_s4 (
    .F(n452_8),
    .I0(d_Z[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_a_i[1]) 
);
defparam n452_s4.INIT=8'hCA;
  LUT3 n453_s4 (
    .F(n453_8),
    .I0(d_Z[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_a_i[1]) 
);
defparam n453_s4.INIT=8'hCA;
  LUT3 n454_s4 (
    .F(n454_8),
    .I0(d_Z[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_a_i[1]) 
);
defparam n454_s4.INIT=8'hCA;
  LUT3 n455_s4 (
    .F(n455_8),
    .I0(d_Z[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_a_i[1]) 
);
defparam n455_s4.INIT=8'hCA;
  LUT4 n1247_s1 (
    .F(n1247_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1247_5) 
);
defparam n1247_s1.INIT=16'h4000;
  LUT4 n1250_s1 (
    .F(n1250_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1247_5) 
);
defparam n1250_s1.INIT=16'h1000;
  LUT4 n1256_s1 (
    .F(n1256_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1247_5) 
);
defparam n1256_s1.INIT=16'h1000;
  LUT4 n1261_s1 (
    .F(n1261_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1261_5) 
);
defparam n1261_s1.INIT=16'h8000;
  LUT4 n1269_s1 (
    .F(n1269_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1261_5) 
);
defparam n1269_s1.INIT=16'h4000;
  LUT4 n1277_s1 (
    .F(n1277_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1261_5) 
);
defparam n1277_s1.INIT=16'h1000;
  LUT4 n1285_s2 (
    .F(n1285_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1261_5) 
);
defparam n1285_s2.INIT=16'h1000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1286_5) 
);
defparam n1286_s1.INIT=16'h8000;
  LUT4 n1220_s1 (
    .F(n1220_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1286_5) 
);
defparam n1220_s1.INIT=16'h4000;
  LUT4 n1290_s1 (
    .F(n1290_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1286_5) 
);
defparam n1290_s1.INIT=16'h4000;
  LUT4 n1298_s1 (
    .F(n1298_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1286_5) 
);
defparam n1298_s1.INIT=16'h1000;
  LUT4 n1306_s1 (
    .F(n1306_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1286_5) 
);
defparam n1306_s1.INIT=16'h4000;
  LUT4 n1308_s1 (
    .F(n1308_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1308_5) 
);
defparam n1308_s1.INIT=16'h4000;
  LUT4 n1316_s1 (
    .F(n1316_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1286_5) 
);
defparam n1316_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1308_5) 
);
defparam n1319_s1.INIT=16'h4000;
  LUT4 n1327_s1 (
    .F(n1327_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1286_5) 
);
defparam n1327_s1.INIT=16'h1000;
  LUT4 n1331_s1 (
    .F(n1331_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1286_5) 
);
defparam n1331_s1.INIT=16'h0100;
  LUT4 n1333_s1 (
    .F(n1333_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1308_5) 
);
defparam n1333_s1.INIT=16'h8000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1308_5) 
);
defparam n1341_s1.INIT=16'h4000;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1308_5) 
);
defparam n1347_s1.INIT=16'h1000;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1308_5) 
);
defparam n1353_s1.INIT=16'h1000;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1308_5) 
);
defparam n1360_s1.INIT=16'h1000;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1308_5) 
);
defparam n1367_s1.INIT=16'h0100;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1223_9),
    .I1(n1223_13),
    .I2(n1223_15) 
);
defparam n1223_s1.INIT=8'h40;
  LUT4 n68_s2 (
    .F(n68_5),
    .I0(w_a_i[6]),
    .I1(w_a_i[1]),
    .I2(ff_wr_n_i),
    .I3(n68_6) 
);
defparam n68_s2.INIT=16'h0100;
  LUT4 n69_s2 (
    .F(n69_5),
    .I0(w_a_i[6]),
    .I1(w_a_i[1]),
    .I2(ff_dinst_7_6),
    .I3(n68_6) 
);
defparam n69_s2.INIT=16'h1000;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n173_6),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT2 clr_hsync_int_s3 (
    .F(clr_hsync_int_5),
    .I0(w_vdp_enable),
    .I1(n282_3) 
);
defparam clr_hsync_int_s3.INIT=4'hE;
  LUT2 clr_vsync_int_s3 (
    .F(clr_vsync_int_5),
    .I0(w_vdp_enable),
    .I1(n2961_9) 
);
defparam clr_vsync_int_s3.INIT=4'hE;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte_4),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]),
    .I3(n1223_13) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(d_Z[7]),
    .I1(vdpregwrpulse_16),
    .I2(vdpregwrpulse_14),
    .I3(n310_3) 
);
defparam vdpregwrpulse_s4.INIT=16'h008F;
  LUT4 vdp_reg_ptr_5_s2 (
    .F(vdp_reg_ptr_5_6),
    .I0(d_Z[7]),
    .I1(vdpregwrpulse_16),
    .I2(n107_5),
    .I3(n1223_13) 
);
defparam vdp_reg_ptr_5_s2.INIT=16'hF800;
  LUT4 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(d_Z[6]),
    .I1(vdp_vram_rd_req_6),
    .I2(n149_5),
    .I3(n310_3) 
);
defparam vdp_vram_rd_req_s3.INIT=16'hF044;
  LUT4 vdp_vram_addr_set_req_s4 (
    .F(vdp_vram_addr_set_req_6),
    .I0(n1223_9),
    .I1(n1223_13),
    .I2(n1223_15),
    .I3(n1220_4) 
);
defparam vdp_vram_addr_set_req_s4.INIT=16'hFF40;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1208_6),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT4 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(n107_5),
    .I1(n339_3),
    .I2(vdp_r17_inc_reg_num),
    .I3(n1285_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=16'hFF80;
  LUT4 n225_s7 (
    .F(n225_11),
    .I0(w_vram_rdata_cpu[7]),
    .I1(n225_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n225_s7.INIT=16'hFCFA;
  LUT4 n226_s7 (
    .F(n226_11),
    .I0(w_vram_rdata_cpu[6]),
    .I1(n226_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n226_s7.INIT=16'hFCFA;
  LUT4 n227_s7 (
    .F(n227_11),
    .I0(w_vram_rdata_cpu[5]),
    .I1(n227_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n227_s7.INIT=16'hFCFA;
  LUT4 n228_s7 (
    .F(n228_11),
    .I0(w_vram_rdata_cpu[4]),
    .I1(n228_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n228_s7.INIT=16'hFCFA;
  LUT4 n229_s7 (
    .F(n229_11),
    .I0(w_vram_rdata_cpu[3]),
    .I1(n229_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n229_s7.INIT=16'hF3FA;
  LUT4 n230_s7 (
    .F(n230_11),
    .I0(w_vram_rdata_cpu[2]),
    .I1(n230_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n230_s7.INIT=16'hF3FA;
  LUT4 n231_s7 (
    .F(n231_11),
    .I0(w_vram_rdata_cpu[1]),
    .I1(n231_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n231_s7.INIT=16'hF3FA;
  LUT4 n232_s7 (
    .F(n232_11),
    .I0(w_vram_rdata_cpu[0]),
    .I1(n232_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n232_s7.INIT=16'hF3FA;
  LUT2 n173_s2 (
    .F(n173_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n173_s2.INIT=4'h6;
  LUT2 n282_s1 (
    .F(n282_4),
    .I0(n282_5),
    .I1(n282_6) 
);
defparam n282_s1.INIT=4'h4;
  LUT4 n984_s1 (
    .F(n984_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n987_4) 
);
defparam n984_s1.INIT=16'h8000;
  LUT2 n987_s1 (
    .F(n987_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n987_s1.INIT=4'h8;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n1005_s1.INIT=8'h80;
  LUT2 n1006_s1 (
    .F(n1006_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n1006_s1.INIT=4'h8;
  LUT4 n2572_s1 (
    .F(n2572_4),
    .I0(n2572_7),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(n310_3) 
);
defparam n2572_s1.INIT=16'h8000;
  LUT2 n2931_s2 (
    .F(n2931_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdpregwrpulse) 
);
defparam n2931_s2.INIT=4'h4;
  LUT3 n1247_s2 (
    .F(n1247_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1247_6) 
);
defparam n1247_s2.INIT=8'h80;
  LUT3 n1261_s2 (
    .F(n1261_5),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1247_6) 
);
defparam n1261_s2.INIT=8'h40;
  LUT3 n1286_s2 (
    .F(n1286_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1247_6) 
);
defparam n1286_s2.INIT=8'h40;
  LUT3 n1308_s2 (
    .F(n1308_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1247_6) 
);
defparam n1308_s2.INIT=8'h10;
  LUT4 n68_s3 (
    .F(n68_6),
    .I0(w_a_i[2]),
    .I1(n68_7),
    .I2(w_a_i[3]),
    .I3(n4_5) 
);
defparam n68_s3.INIT=16'h4000;
  LUT4 vdp_vram_rd_req_s4 (
    .F(vdp_vram_rd_req_6),
    .I0(n279_7),
    .I1(w_do[7]),
    .I2(n339_3),
    .I3(n1223_15) 
);
defparam vdp_vram_rd_req_s4.INIT=16'hB000;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1261_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT3 n225_s8 (
    .F(n225_12),
    .I0(n225_19),
    .I1(vdp_r15_status_reg_num[3]),
    .I2(n225_14) 
);
defparam n225_s8.INIT=8'h8B;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(vdp_r15_status_reg_num[2]),
    .I1(vdp_r15_status_reg_num[3]),
    .I2(n226_13),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h00EF;
  LUT4 n227_s8 (
    .F(n227_12),
    .I0(vdp_r15_status_reg_num[2]),
    .I1(vdp_r15_status_reg_num[3]),
    .I2(n227_13),
    .I3(n227_14) 
);
defparam n227_s8.INIT=16'h00EF;
  LUT4 n228_s8 (
    .F(n228_12),
    .I0(vdp_r15_status_reg_num[2]),
    .I1(vdp_r15_status_reg_num[3]),
    .I2(n228_13),
    .I3(n228_14) 
);
defparam n228_s8.INIT=16'h00EF;
  LUT4 n229_s8 (
    .F(n229_12),
    .I0(n229_13),
    .I1(n2961_5),
    .I2(n229_14),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n229_s8.INIT=16'hBBF0;
  LUT4 n230_s8 (
    .F(n230_12),
    .I0(n230_13),
    .I1(n2961_5),
    .I2(n230_14),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n230_s8.INIT=16'hBBF0;
  LUT4 n231_s8 (
    .F(n231_12),
    .I0(n231_13),
    .I1(n2961_5),
    .I2(n231_14),
    .I3(n231_15) 
);
defparam n231_s8.INIT=16'hF0BB;
  LUT4 n232_s8 (
    .F(n232_12),
    .I0(n232_13),
    .I1(n2961_5),
    .I2(n220_33),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n232_s8.INIT=16'hBB0F;
  LUT2 n2961_s2 (
    .F(n2961_5),
    .I0(vdp_r15_status_reg_num[1]),
    .I1(vdp_r15_status_reg_num[2]) 
);
defparam n2961_s2.INIT=4'h1;
  LUT4 n282_s2 (
    .F(n282_5),
    .I0(vdp_p1_data[4]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[4]) 
);
defparam n282_s2.INIT=16'h3FFD;
  LUT4 n282_s3 (
    .F(n282_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[3]),
    .I3(vdpregwrpulse) 
);
defparam n282_s3.INIT=16'h0100;
  LUT4 n1247_s3 (
    .F(n1247_6),
    .I0(vdp_reg_ptr[5]),
    .I1(n310_3),
    .I2(n339_3),
    .I3(vdpregwrpulse) 
);
defparam n1247_s3.INIT=16'h0100;
  LUT3 n68_s4 (
    .F(n68_7),
    .I0(w_a_i[5]),
    .I1(w_a_i[4]),
    .I2(w_a_i[7]) 
);
defparam n68_s4.INIT=8'h40;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[1]),
    .I1(vdp_r17_reg_num[2]),
    .I2(vdpregwrpulse_12),
    .I3(vdp_r17_reg_num[0]) 
);
defparam vdpregwrpulse_s7.INIT=16'h1000;
  LUT4 n225_s10 (
    .F(n225_14),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(n225_15),
    .I2(n225_16),
    .I3(vdp_r15_status_reg_num[2]) 
);
defparam n225_s10.INIT=16'hDDF0;
  LUT4 n226_s9 (
    .F(n226_13),
    .I0(vdp_r15_status_reg_num[1]),
    .I1(w_s3s4_sp_collision_x[6]),
    .I2(n226_15),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n226_s9.INIT=16'h77F0;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(n226_16),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[3]),
    .I3(n226_17) 
);
defparam n226_s10.INIT=16'hC8FC;
  LUT4 n227_s9 (
    .F(n227_13),
    .I0(vdp_r15_status_reg_num[1]),
    .I1(w_s3s4_sp_collision_x[5]),
    .I2(n227_15),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n227_s9.INIT=16'h77F0;
  LUT4 n227_s10 (
    .F(n227_14),
    .I0(n227_16),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[3]),
    .I3(n227_17) 
);
defparam n227_s10.INIT=16'hC8FC;
  LUT4 n228_s9 (
    .F(n228_13),
    .I0(vdp_r15_status_reg_num[1]),
    .I1(w_s3s4_sp_collision_x[4]),
    .I2(n228_15),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n228_s9.INIT=16'h77F0;
  LUT4 n228_s10 (
    .F(n228_14),
    .I0(n228_16),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[3]),
    .I3(n228_17) 
);
defparam n228_s10.INIT=16'hC8FC;
  LUT2 n229_s9 (
    .F(n229_13),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(w_vdpcmd_sx_tmp[3]) 
);
defparam n229_s9.INIT=4'h1;
  LUT4 n229_s10 (
    .F(n229_14),
    .I0(n229_15),
    .I1(n229_16),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n229_s10.INIT=16'hACF3;
  LUT2 n230_s9 (
    .F(n230_13),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(w_vdpcmd_sx_tmp[2]) 
);
defparam n230_s9.INIT=4'h1;
  LUT4 n230_s10 (
    .F(n230_14),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(n230_15),
    .I2(n230_16),
    .I3(vdp_r15_status_reg_num[2]) 
);
defparam n230_s10.INIT=16'hDD0F;
  LUT2 n231_s9 (
    .F(n231_13),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(w_vdpcmd_sx_tmp[1]) 
);
defparam n231_s9.INIT=4'h1;
  LUT4 n231_s10 (
    .F(n231_14),
    .I0(w_s0_sp_overmapped_num[1]),
    .I1(n231_16),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(vdp_r15_status_reg_num[1]) 
);
defparam n231_s10.INIT=16'h0C07;
  LUT4 n231_s11 (
    .F(n231_15),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(n231_17),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n231_s11.INIT=16'h002F;
  LUT3 n232_s9 (
    .F(n232_13),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(w_vdpcmd_sx_tmp[8]),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n232_s9.INIT=8'h35;
  LUT3 vdpregwrpulse_s8 (
    .F(vdpregwrpulse_12),
    .I0(vdp_r17_reg_num[3]),
    .I1(vdp_r17_reg_num[5]),
    .I2(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s8.INIT=8'h10;
  LUT3 n225_s11 (
    .F(n225_15),
    .I0(w_s5s6_sp_collision_y[7]),
    .I1(w_vdpcmd_clr[7]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n225_s11.INIT=8'h35;
  LUT4 n225_s12 (
    .F(n225_16),
    .I0(req_vsync_int_n),
    .I1(n225_17),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_r15_status_reg_num[1]) 
);
defparam n225_s12.INIT=16'h3CFA;
  LUT3 n226_s11 (
    .F(n226_15),
    .I0(w_vd),
    .I1(w_s0_sp_overmapped),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n226_s11.INIT=8'h53;
  LUT3 n226_s12 (
    .F(n226_16),
    .I0(w_s5s6_sp_collision_y[6]),
    .I1(w_vdpcmd_clr[6]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n226_s12.INIT=8'h35;
  LUT4 n226_s13 (
    .F(n226_17),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n226_s13.INIT=16'h0ECC;
  LUT3 n227_s11 (
    .F(n227_15),
    .I0(w_s0_sp_collision_incidence),
    .I1(w_hd),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n227_s11.INIT=8'h35;
  LUT3 n227_s12 (
    .F(n227_16),
    .I0(w_s5s6_sp_collision_y[5]),
    .I1(w_vdpcmd_clr[5]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n227_s12.INIT=8'h35;
  LUT4 n227_s13 (
    .F(n227_17),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n227_s13.INIT=16'h0ECC;
  LUT3 n228_s11 (
    .F(n228_15),
    .I0(w_s0_sp_overmapped_num[4]),
    .I1(w_vdpcmd_bd),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n228_s11.INIT=8'h35;
  LUT3 n228_s12 (
    .F(n228_16),
    .I0(w_s5s6_sp_collision_y[4]),
    .I1(w_vdpcmd_clr[4]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n228_s12.INIT=8'h35;
  LUT4 n228_s13 (
    .F(n228_17),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[3]) 
);
defparam n228_s13.INIT=16'h0ECC;
  LUT3 n229_s11 (
    .F(n229_15),
    .I0(w_s5s6_sp_collision_y[3]),
    .I1(w_vdpcmd_clr[3]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n229_s11.INIT=8'h35;
  LUT4 n229_s12 (
    .F(n229_16),
    .I0(w_s0_sp_overmapped_num[3]),
    .I1(w_s3s4_sp_collision_x[3]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n229_s12.INIT=16'h3FFA;
  LUT3 n230_s11 (
    .F(n230_15),
    .I0(w_s5s6_sp_collision_y[2]),
    .I1(w_vdpcmd_clr[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n230_s11.INIT=8'h35;
  LUT4 n230_s12 (
    .F(n230_16),
    .I0(w_s0_sp_overmapped_num[2]),
    .I1(w_s3s4_sp_collision_x[2]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n230_s12.INIT=16'hCFFA;
  LUT4 n231_s12 (
    .F(n231_16),
    .I0(w_field),
    .I1(w_s3s4_sp_collision_x[1]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n231_s12.INIT=16'h305F;
  LUT3 n231_s13 (
    .F(n231_17),
    .I0(w_s5s6_sp_collision_y[1]),
    .I1(w_vdpcmd_clr[1]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n231_s13.INIT=8'h35;
  LUT3 n225_s13 (
    .F(n225_17),
    .I0(w_vdpcmd_tr),
    .I1(w_s3s4_sp_collision_x[7]),
    .I2(vdp_r15_status_reg_num[0]) 
);
defparam n225_s13.INIT=8'hC5;
  LUT3 n986_s2 (
    .F(n986_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n986_s2.INIT=8'h80;
  LUT4 n985_s2 (
    .F(n985_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n985_s2.INIT=16'h8000;
  LUT4 vdpregwrpulse_s9 (
    .F(vdpregwrpulse_14),
    .I0(vdpregwrpulse_11),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]),
    .I3(n339_3) 
);
defparam vdpregwrpulse_s9.INIT=16'hBF00;
  LUT4 n225_s14 (
    .F(n225_19),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(vdp_r15_status_reg_num[0]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[2]) 
);
defparam n225_s14.INIT=16'h000E;
  LUT4 n2961_s3 (
    .F(n2961_7),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(n42_5),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[2]) 
);
defparam n2961_s3.INIT=16'h0004;
  LUT3 n1238_s3 (
    .F(n1238_7),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]),
    .I2(n1223_13) 
);
defparam n1238_s3.INIT=8'h10;
  LUT3 n2572_s3 (
    .F(n2572_7),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]) 
);
defparam n2572_s3.INIT=8'h10;
  LUT3 vdpregwrpulse_s10 (
    .F(vdpregwrpulse_16),
    .I0(vdp_p1_is_1st_byte_4),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]) 
);
defparam vdpregwrpulse_s10.INIT=8'h10;
  LUT4 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_9),
    .I0(n339_3),
    .I1(n310_3),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=16'h0E00;
  LUT4 vdp_p2_is_1st_byte_s6 (
    .F(vdp_p2_is_1st_byte_11),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(ff_wr_req),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s6.INIT=16'hFF40;
  LUT4 n1208_s2 (
    .F(n1208_6),
    .I0(vdp_p2_is_1st_byte),
    .I1(ff_wr_req),
    .I2(w_a_i[0]),
    .I3(w_a_i[1]) 
);
defparam n1208_s2.INIT=16'h0400;
  LUT3 n1201_s2 (
    .F(n1201_6),
    .I0(n996_12),
    .I1(w_a_i[0]),
    .I2(w_a_i[1]) 
);
defparam n1201_s2.INIT=8'h10;
  LUT4 n1223_s5 (
    .F(n1223_9),
    .I0(n279_9),
    .I1(n279_10),
    .I2(n279_11),
    .I3(w_do[7]) 
);
defparam n1223_s5.INIT=16'hFB00;
  LUT3 n1176_s4 (
    .F(n1176_9),
    .I0(ff_rd_req),
    .I1(n69_5),
    .I2(vdp_p1_is_1st_byte_4) 
);
defparam n1176_s4.INIT=8'h4F;
  LUT4 n2961_s4 (
    .F(n2961_9),
    .I0(vdp_r15_status_reg_num[0]),
    .I1(ff_rd_req),
    .I2(n69_5),
    .I3(n2961_7) 
);
defparam n2961_s4.INIT=16'h1000;
  LUT4 n1223_s7 (
    .F(n1223_13),
    .I0(ff_rd_req),
    .I1(n69_5),
    .I2(n68_5),
    .I3(ff_wr_req) 
);
defparam n1223_s7.INIT=16'h0B00;
  LUT3 n996_s7 (
    .F(n996_12),
    .I0(vdp_p2_is_1st_byte),
    .I1(n68_5),
    .I2(ff_wr_req) 
);
defparam n996_s7.INIT=8'hDF;
  LUT4 n1008_s1 (
    .F(n1008_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(n68_5),
    .I3(ff_wr_req) 
);
defparam n1008_s1.INIT=16'hC5CC;
  LUT4 n989_s2 (
    .F(n989_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(n68_5),
    .I3(ff_wr_req) 
);
defparam n989_s2.INIT=16'hA3AA;
  LUT4 n1179_s4 (
    .F(n1179_8),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(n2572_4) 
);
defparam n1179_s4.INIT=16'h5CCC;
  LUT4 n1178_s3 (
    .F(n1178_7),
    .I0(w_s5_reset_ack),
    .I1(w_s5_reset_req),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(n2572_4) 
);
defparam n1178_s3.INIT=16'hC5CC;
  LUT3 n1246_s4 (
    .F(n1246_8),
    .I0(w_vdp_enable),
    .I1(n756_7),
    .I2(w_vram_write_ack) 
);
defparam n1246_s4.INIT=8'h78;
  LUT4 n1215_s4 (
    .F(n1215_8),
    .I0(ff_palette_wr_req),
    .I1(ff_palette_wr_ack),
    .I2(w_vdp_enable),
    .I3(n173_6) 
);
defparam n1215_s4.INIT=16'hACCC;
  LUT3 n1383_s3 (
    .F(n1383_7),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n1383_s3.INIT=8'hCA;
  LUT4 n1179_s6 (
    .F(n1179_12),
    .I0(w_vdpcmd_tr_clr_req),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdp_enable),
    .I3(n3494_4) 
);
defparam n1179_s6.INIT=16'hACCC;
  LUT4 n1223_s8 (
    .F(n1223_15),
    .I0(ff_d[7]),
    .I1(ff_req_inhibit),
    .I2(ff_rd),
    .I3(vdpregwrpulse_16) 
);
defparam n1223_s8.INIT=16'hDF00;
  DFFR ff_wr_req_s0 (
    .Q(ff_wr_req),
    .D(n68_5),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_rd_req_s0 (
    .Q(ff_rd_req),
    .D(n69_5),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(lcd_clk_d),
    .CE(n1607_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n173_6),
    .CLK(lcd_clk_d),
    .CE(ff_palette_we_5),
    .RESET(n1710_5) 
);
  DFFRE rdata_7_s0 (
    .Q(w_vdp_q[7]),
    .D(n225_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_6_s0 (
    .Q(w_vdp_q[6]),
    .D(n226_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_5_s0 (
    .Q(w_vdp_q[5]),
    .D(n227_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_4_s0 (
    .Q(w_vdp_q[4]),
    .D(n228_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_3_s0 (
    .Q(w_vdp_q[3]),
    .D(n229_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_2_s0 (
    .Q(w_vdp_q[2]),
    .D(n230_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_1_s0 (
    .Q(w_vdp_q[1]),
    .D(n231_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE rdata_0_s0 (
    .Q(w_vdp_q[0]),
    .D(n232_11),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n1710_5) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n996_12),
    .CLK(lcd_clk_d),
    .CE(vdp_p2_is_1st_byte_11),
    .SET(n1710_5) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(n339_3),
    .CLK(lcd_clk_d),
    .CE(vdpregwrpulse_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n450_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n451_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n452_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n453_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n454_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n455_8),
    .CLK(lcd_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1246_11),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n914_10),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_addr_set_req_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1220_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1220_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1220_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1223_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1238_7),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1367_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1367_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1367_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_hsync_int_en_s0 (
    .Q(reg_r0_hsync_int_en_Z),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1367_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_vsync_int_en_s0 (
    .Q(reg_r1_vsync_int_en_Z),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1360_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1353_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1353_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1353_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1353_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1353_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1347_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1347_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1347_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1347_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1298_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1290_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1341_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1341_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1341_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1341_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1341_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1333_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1331_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1331_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1327_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1327_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1327_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1316_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1319_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1306_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1308_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1286_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1286_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1286_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1286_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n1005_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n1006_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n1007_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n1008_5),
    .CLK(lcd_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n984_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n985_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n986_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n987_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n988_3),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n989_6),
    .CLK(lcd_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1285_8),
    .CLK(lcd_clk_d),
    .CE(n1285_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1277_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_7_s0 (
    .Q(reg_r19_hsync_int_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_6_s0 (
    .Q(reg_r19_hsync_int_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_5_s0 (
    .Q(reg_r19_hsync_int_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_4_s0 (
    .Q(reg_r19_hsync_int_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_3_s0 (
    .Q(reg_r19_hsync_int_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_2_s0 (
    .Q(reg_r19_hsync_int_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_1_s0 (
    .Q(reg_r19_hsync_int_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r19_hsync_int_line_0_s0 (
    .Q(reg_r19_hsync_int_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1269_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1261_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n1256_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1256_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1256_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1256_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n1250_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n1250_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1250_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1250_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1250_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n1247_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n1247_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n1247_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1383_10),
    .CLK(lcd_clk_d),
    .CE(n2931_4),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_vdp_s0_reset_req_s0 (
    .Q(w_s0_reset_req),
    .D(n1177_5),
    .CLK(lcd_clk_d),
    .CE(n2961_9),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1201_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1215_11),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(lcd_clk_d),
    .CE(n1208_6),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(w_vdp_q_en),
    .D(n69_5),
    .CLK(lcd_clk_d),
    .CE(n310_3),
    .RESET(n2046_4) 
);
  DFFRE clr_hsync_int_s1 (
    .Q(w_clr_hsync_int),
    .D(n282_3),
    .CLK(lcd_clk_d),
    .CE(clr_hsync_int_5),
    .RESET(n1710_5) 
);
defparam clr_hsync_int_s1.INIT=1'b0;
  DFFRE clr_vsync_int_s1 (
    .Q(w_clr_vsync_int),
    .D(n2961_9),
    .CLK(lcd_clk_d),
    .CE(clr_vsync_int_5),
    .RESET(n1710_5) 
);
defparam clr_vsync_int_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_5),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_rd_req_5),
    .RESET(n1710_5) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte_4),
    .D(n1176_9),
    .CLK(lcd_clk_d),
    .CE(vdp_p1_is_1st_byte_9),
    .SET(n1710_5) 
);
  DFFR vdp_cmd_tr_clr_req_s1 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1179_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam vdp_cmd_tr_clr_req_s1.INIT=1'b0;
  DFFR sp_vdp_s5_reset_req_s1 (
    .Q(w_s5_reset_req),
    .D(n1178_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam sp_vdp_s5_reset_req_s1.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1215_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  MUX2_LUT5 n220_s26 (
    .O(n220_29),
    .I0(n220_24),
    .I1(n220_25),
    .S0(vdp_r15_status_reg_num[1]) 
);
  MUX2_LUT5 n220_s27 (
    .O(n220_31),
    .I0(n220_26),
    .I1(n220_27),
    .S0(vdp_r15_status_reg_num[1]) 
);
  MUX2_LUT6 n220_s25 (
    .O(n220_33),
    .I0(n220_29),
    .I1(n220_31),
    .S0(vdp_r15_status_reg_num[2]) 
);
  INV n1285_s4 (
    .O(n1285_8),
    .I(vdp_p1_data[7]) 
);
  INV n1177_s2 (
    .O(n1177_5),
    .I(w_s0_reset_ack) 
);
  INV n1246_s6 (
    .O(n1246_11),
    .I(w_vram_write_ack) 
);
  INV n1215_s6 (
    .O(n1215_11),
    .I(ff_palette_wr_ack) 
);
  INV n1383_s5 (
    .O(n1383_10),
    .I(w_vdpcmd_reg_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  lcd_clk_d,
  n1710_5,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_6,
  i2s_audio_en_d,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_read_color_address_9_6,
  n575_12,
  n1413_7,
  reg_r25_cmd_Z,
  n781_20,
  w_vdpcmd_vram_read_ack,
  n1383_7,
  n1179_12,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_vram_wr_req,
  w_vdpcmd_vram_read_req,
  w_vdpcmd_tr,
  w_vdpcmd_ce,
  w_vdpcmd_bd,
  n3494_4,
  n190_4,
  n1975_6,
  n1786_6,
  n1527_37,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_6,
  w_vdpcmd_clr,
  w_vdpcmd_sx_tmp,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input lcd_clk_d;
input n1710_5;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_6;
input i2s_audio_en_d;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_read_color_address_9_6;
input n575_12;
input n1413_7;
input reg_r25_cmd_Z;
input n781_20;
input w_vdpcmd_vram_read_ack;
input n1383_7;
input n1179_12;
input w_vdpcmd_vram_write_ack;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output ff_vram_wr_req;
output w_vdpcmd_vram_read_req;
output w_vdpcmd_tr;
output w_vdpcmd_ce;
output w_vdpcmd_bd;
output n3494_4;
output n190_4;
output n1975_6;
output n1786_6;
output n1527_37;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_6;
output [7:0] w_vdpcmd_clr;
output [8:0] w_vdpcmd_sx_tmp;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1977_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_31;
wire n1544_29;
wire n1545_29;
wire n1546_29;
wire n1547_29;
wire n1548_29;
wire n1549_29;
wire n1550_29;
wire n1551_29;
wire n1552_30;
wire n1553_37;
wire n1554_33;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2317_4;
wire n2318_4;
wire ff_vram_wr_req_6;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_tr_5;
wire ff_s8s9_sx_tmp_10_9;
wire ff_s8s9_sx_tmp_9_9;
wire ff_dx_tmp_9_9;
wire ff_nx_tmp_9_9;
wire ff_vram_wdata_7_8;
wire ff_state_3_9;
wire ff_state_0_11;
wire ff_state_2_12;
wire n1788_15;
wire n1574_28;
wire n1518_26;
wire n1790_11;
wire n1789_10;
wire n1787_10;
wire n171_5;
wire n1646_7;
wire n225_5;
wire ff_r44_clr_7_8;
wire ff_r44_clr_3_8;
wire ff_r44_clr_1_8;
wire n190_5;
wire n311_4;
wire n313_4;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1975_5;
wire n1976_4;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1539_32;
wire n1539_33;
wire n1540_31;
wire n1540_32;
wire n1541_31;
wire n1541_32;
wire n1541_33;
wire n1542_31;
wire n1542_32;
wire n1543_32;
wire n1543_33;
wire n1544_30;
wire n1544_31;
wire n1544_32;
wire n1545_30;
wire n1546_30;
wire n1546_31;
wire n1546_32;
wire n1547_30;
wire n1547_31;
wire n1548_30;
wire n1549_30;
wire n1549_31;
wire n1550_30;
wire n1551_30;
wire n1551_31;
wire n1552_31;
wire n1554_34;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire n2298_5;
wire ff_vram_wr_req_7;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_7;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_6;
wire ff_r46_cmr_7_7;
wire ff_r46_cmr_7_8;
wire ff_vdpcmd_start_7;
wire ff_s2_ce_8;
wire ff_s2_bd_7;
wire ff_r38r39_dy_9_8;
wire ff_s8s9_sx_tmp_10_10;
wire ff_s8s9_sx_tmp_10_12;
wire ff_s8s9_sx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_11;
wire ff_state_1_12;
wire ff_state_0_12;
wire ff_state_0_13;
wire n1788_16;
wire n1788_17;
wire n1574_29;
wire n1790_12;
wire n1790_13;
wire n1790_14;
wire n1789_11;
wire n1787_11;
wire n1787_12;
wire n1646_8;
wire ff_r44_clr_7_10;
wire ff_r44_clr_7_11;
wire ff_r44_clr_1_9;
wire ff_r44_clr_1_10;
wire n1807_5;
wire n1967_6;
wire n1976_5;
wire n1982_6;
wire n1527_36;
wire n1531_30;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1537_34;
wire n1537_35;
wire n1537_36;
wire n1538_34;
wire n1538_35;
wire n1538_36;
wire n1539_34;
wire n1539_35;
wire n1540_34;
wire n1541_34;
wire n1541_35;
wire n1541_36;
wire n1542_33;
wire n1543_34;
wire n1544_33;
wire n1544_34;
wire n1546_34;
wire n1546_35;
wire n1548_32;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_10;
wire ff_r46_cmr_7_9;
wire ff_s2_bd_8;
wire ff_s2_bd_9;
wire ff_s2_bd_10;
wire ff_s2_tr_7;
wire ff_r38r39_dy_9_9;
wire ff_r38r39_dy_9_10;
wire ff_s8s9_sx_tmp_10_14;
wire ff_nx_tmp_9_12;
wire ff_nx_tmp_9_13;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_13;
wire ff_state_1_14;
wire ff_state_0_14;
wire n1788_18;
wire n1788_20;
wire n1788_21;
wire n1574_30;
wire n1790_15;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_13;
wire n1789_14;
wire n1789_15;
wire n1787_13;
wire n1787_14;
wire n1787_15;
wire n1787_16;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_14;
wire ff_r44_clr_1_11;
wire n1527_38;
wire n1535_44;
wire n1535_45;
wire n1535_46;
wire n1535_47;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_51;
wire n1535_52;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1536_45;
wire n1536_46;
wire n1537_38;
wire n1537_39;
wire n1538_38;
wire n1538_39;
wire n1538_40;
wire n1539_36;
wire n1540_35;
wire ff_vram_wdata_7_14;
wire n1788_22;
wire n1788_23;
wire n1790_19;
wire n1790_20;
wire n1790_21;
wire n1790_22;
wire n1790_23;
wire n1789_16;
wire n1789_17;
wire n1787_17;
wire ff_r44_clr_7_15;
wire n1535_54;
wire n1535_55;
wire n1535_56;
wire n1535_57;
wire n1535_58;
wire n1535_60;
wire n1536_47;
wire n1536_48;
wire n1536_50;
wire n1537_40;
wire n1537_41;
wire n1538_41;
wire n1538_42;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire n1788_24;
wire n1788_25;
wire n1790_24;
wire n1790_25;
wire n1790_26;
wire n1789_18;
wire n1535_63;
wire n1536_51;
wire ff_vram_wdata_7_17;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_s8s9_sx_tmp_9_14;
wire n1531_32;
wire n1539_38;
wire n1535_65;
wire n1537_43;
wire n1538_44;
wire ff_r38r39_dy_9_12;
wire \vdp_command_processor.ff_initializing_10 ;
wire n1536_53;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_16;
wire ff_dx_tmp_9_13;
wire n1535_67;
wire n2299_6;
wire ff_s8s9_sx_tmp_9_16;
wire n1789_21;
wire ff_s8s9_sx_tmp_10_18;
wire ff_vram_rd_req_9;
wire n1810_6;
wire n1809_6;
wire n1807_7;
wire n1789_23;
wire n1546_37;
wire n1535_69;
wire n1536_55;
wire n1535_71;
wire n1533_31;
wire ff_dx_tmp_9_15;
wire n1555_37;
wire n172_6;
wire n189_7;
wire n196_8;
wire ff_r44_clr_3_11;
wire ff_r44_clr_7_17;
wire n1788_27;
wire n1550_33;
wire n1548_34;
wire n1545_33;
wire n1540_37;
wire n313_7;
wire ff_r44_clr_7_19;
wire ff_nx_tmp_9_15;
wire n192_10;
wire n191_9;
wire n1535_73;
wire n315_8;
wire n316_8;
wire n317_8;
wire n318_8;
wire n2632_7;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire \vdp_command_processor.ff_current_y_9_8 ;
wire n1527_42;
wire n1967_9;
wire ff_s2_tr_9;
wire ff_r42r43_ny_9_10;
wire n1778_7;
wire n1779_7;
wire n1780_7;
wire n1781_7;
wire n1782_7;
wire n1783_7;
wire n1784_7;
wire n1785_7;
wire n1786_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_9;
wire n3494_8;
wire n1806_6;
wire ff_state_1_16;
wire ff_s2_bd_12;
wire ff_s2_ce_10;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:9] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_9),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(n227_6),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hBAF0;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_7),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_9),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n227_6),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n311_4) 
);
defparam n311_s0.INIT=16'hF044;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n227_6),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n311_4) 
);
defparam n312_s0.INIT=16'hF044;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(w_vdpcmd_vram_rdata[1]),
    .I1(n313_4),
    .I2(n313_7) 
);
defparam n313_s0.INIT=8'hAC;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(n314_4),
    .I2(n313_7) 
);
defparam n314_s0.INIT=8'hAC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(n1806_6),
    .I2(ff_r42r43_ny[7]),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(ff_r42r43_ny[6]),
    .I2(n1807_7),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1585_22),
    .I1(n1584_23),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(n1586_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1588_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1590_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1592_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT3 n1975_s0 (
    .F(n1975_3),
    .I0(n1975_4),
    .I1(n1975_5),
    .I2(n1975_6) 
);
defparam n1975_s0.INIT=8'hC5;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1975_4),
    .I1(n1976_4),
    .I2(n1975_6) 
);
defparam n1976_s0.INIT=8'h5C;
  LUT3 n1977_s0 (
    .F(n1977_3),
    .I0(n1977_4),
    .I1(n1977_5),
    .I2(n190_4) 
);
defparam n1977_s0.INIT=8'h5C;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n1978_4),
    .I1(n1978_5),
    .I2(n190_4) 
);
defparam n1978_s0.INIT=8'h5C;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n1979_4),
    .I1(n1979_5),
    .I2(n190_4) 
);
defparam n1979_s0.INIT=8'h5C;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n1980_4),
    .I1(n1980_5),
    .I2(n190_4) 
);
defparam n1980_s0.INIT=8'h5C;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n1981_4),
    .I1(n1981_5),
    .I2(n190_4) 
);
defparam n1981_s0.INIT=8'h5C;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n1982_5),
    .I2(n190_4) 
);
defparam n1982_s0.INIT=8'h35;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_5),
    .I1(n227_6),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_42),
    .I1(n315_8),
    .I2(n1527_35),
    .I3(n1778_7) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_42),
    .I1(n316_8),
    .I2(n1527_35),
    .I3(n1779_7) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_42),
    .I1(n317_8),
    .I2(n1527_35),
    .I3(n1780_7) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_42),
    .I1(n318_8),
    .I2(n1527_35),
    .I3(n1781_7) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_32),
    .I1(n1782_7),
    .I2(n311_3),
    .I3(n1527_42) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_32),
    .I1(n1783_7),
    .I2(n312_3),
    .I3(n1527_42) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_7),
    .I2(n313_3),
    .I3(n1527_42) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_7),
    .I2(n314_3),
    .I3(n1527_42) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_35),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h4F00;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1536_33),
    .I3(n1537_33) 
);
defparam n1537_s26.INIT=16'hEF00;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1536_33),
    .I3(n1538_33) 
);
defparam n1538_s26.INIT=16'hEF00;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_38),
    .I1(n1539_32),
    .I2(n1536_33),
    .I3(n1539_33) 
);
defparam n1539_s26.INIT=16'hE0FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1536_33),
    .I3(n1540_37) 
);
defparam n1540_s26.INIT=16'hE0FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(w_vdpcmd_clr[1]),
    .I2(n1541_32),
    .I3(n1541_33) 
);
defparam n1541_s26.INIT=16'h000D;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1541_31),
    .I1(w_vdpcmd_clr[0]),
    .I2(n1542_31),
    .I3(n1542_32) 
);
defparam n1542_s26.INIT=16'h000D;
  LUT4 n1543_s26 (
    .F(n1543_31),
    .I0(n1543_32),
    .I1(n1543_33),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1543_s26.INIT=16'h3CCA;
  LUT4 n1544_s24 (
    .F(n1544_29),
    .I0(n1544_30),
    .I1(ff_nx_tmp[8]),
    .I2(n1544_31),
    .I3(n1544_32) 
);
defparam n1544_s24.INIT=16'hAAC3;
  LUT4 n1545_s24 (
    .F(n1545_29),
    .I0(n1545_30),
    .I1(n1545_33),
    .I2(ff_nx_tmp[7]),
    .I3(n1544_32) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1546_s24 (
    .F(n1546_29),
    .I0(n1546_30),
    .I1(n1546_31),
    .I2(n1546_32),
    .I3(n1544_32) 
);
defparam n1546_s24.INIT=16'h44F0;
  LUT4 n1547_s24 (
    .F(n1547_29),
    .I0(n1546_30),
    .I1(n1547_30),
    .I2(n1544_32),
    .I3(n1547_31) 
);
defparam n1547_s24.INIT=16'h1F00;
  LUT4 n1548_s24 (
    .F(n1548_29),
    .I0(n1548_30),
    .I1(n1548_34),
    .I2(ff_nx_tmp[4]),
    .I3(n1544_32) 
);
defparam n1548_s24.INIT=16'hAAC3;
  LUT4 n1549_s24 (
    .F(n1549_29),
    .I0(n1549_30),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_31),
    .I3(n1544_32) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_29),
    .I0(n1550_30),
    .I1(ff_nx_tmp[2]),
    .I2(n1550_33),
    .I3(n1544_32) 
);
defparam n1550_s24.INIT=16'hAAC3;
  LUT4 n1551_s24 (
    .F(n1551_29),
    .I0(n1551_30),
    .I1(n1551_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hC33A;
  LUT4 n1552_s25 (
    .F(n1552_30),
    .I0(n1552_31),
    .I1(n1546_30),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_32) 
);
defparam n1552_s25.INIT=16'h220F;
  LUT4 n1553_s30 (
    .F(n1553_37),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_33),
    .I0(n716_1),
    .I1(n1554_34),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'h3AC0;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n946_2),
    .I1(n1555_39),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h0AF3;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h05FC;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'hF30A;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n1558_35),
    .I1(n949_2),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h05FC;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n1559_30),
    .I1(n950_2),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h05FC;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n1560_30),
    .I1(n951_2),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h05FC;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n1561_35),
    .I1(n952_2),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h05FC;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n1562_30),
    .I1(n953_2),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h05FC;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'hF30A;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'h3A;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'h3A;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'h3A;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'h3A;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'h3A;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'h3A;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'h3A;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'h3A;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'h3A;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT3 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n2298_5) 
);
defparam n2298_s1.INIT=8'h40;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT4 ff_vram_wr_req_s2 (
    .F(ff_vram_wr_req_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1536_33),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wr_req_s2.INIT=16'h4000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(i2s_audio_en_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(w_vdp_enable),
    .I3(ff_r34r35_sy_9_9) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hC0E0;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_9),
    .I2(ff_r34r35_sy_7_7),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF200;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_10),
    .I2(ff_r34r35_sy_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_7_7),
    .I1(ff_r42r43_ny_9_10),
    .I2(ff_r34r35_sy_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r46_cmr_7_6),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hFF80;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_vram_wr_req_7),
    .I1(n1544_32),
    .I2(ff_vdpcmd_start_7),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hFF80;
  LUT3 ff_s2_tr_s2 (
    .F(ff_s2_tr_5),
    .I0(n1646_7),
    .I1(ff_s2_tr_9),
    .I2(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=8'hD0;
  LUT4 ff_s8s9_sx_tmp_10_s5 (
    .F(ff_s8s9_sx_tmp_10_9),
    .I0(ff_state[3]),
    .I1(ff_s8s9_sx_tmp_10_10),
    .I2(ff_s8s9_sx_tmp_10_18),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s5.INIT=16'hF100;
  LUT3 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_9),
    .I0(ff_s8s9_sx_tmp_9_14),
    .I1(ff_s8s9_sx_tmp_9_11),
    .I2(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=8'hE0;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_9),
    .I0(ff_dx_tmp_9_13),
    .I1(ff_s8s9_sx_tmp_9_14),
    .I2(ff_dx_tmp_9_15),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFE00;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_9),
    .I0(ff_nx_tmp_9_15),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_s8s9_sx_tmp_9_14),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_nx_tmp_9_s5.INIT=16'hF100;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_state[1]),
    .I2(ff_vram_wdata_7_10),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wdata_7_s5.INIT=16'hC200;
  LUT3 ff_state_1_s6 (
    .F(ff_state_3_9),
    .I0(ff_state_1_11),
    .I1(ff_state_1_12),
    .I2(ff_state_1_16) 
);
defparam ff_state_1_s6.INIT=8'h40;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_11),
    .I0(ff_state_0_12),
    .I1(ff_state_0_13),
    .I2(ff_state_1_16) 
);
defparam ff_state_0_s7.INIT=8'h10;
  LUT3 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state_0_13),
    .I1(ff_state_1_16),
    .I2(ff_state_1_12) 
);
defparam ff_state_2_s8.INIT=8'h40;
  LUT4 n1788_s11 (
    .F(n1788_15),
    .I0(n1788_16),
    .I1(n1788_17),
    .I2(n3494_4),
    .I3(ff_state[3]) 
);
defparam n1788_s11.INIT=16'hC050;
  LUT4 n1574_s23 (
    .F(n1574_28),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_7),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(i2s_audio_en_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_7),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(i2s_audio_en_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_7),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(i2s_audio_en_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_7),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(i2s_audio_en_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_26),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_11),
    .I0(n1790_12),
    .I1(n1790_13),
    .I2(n1790_14),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_10),
    .I0(n1544_32),
    .I1(n1789_11),
    .I2(n1789_21),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'h8F00;
  LUT4 n1787_s6 (
    .F(n1787_10),
    .I0(n1787_11),
    .I1(n1787_12),
    .I2(n3494_4),
    .I3(ff_state[3]) 
);
defparam n1787_s6.INIT=16'h30A0;
  LUT2 n171_s1 (
    .F(n171_5),
    .I0(ff_r40r41_nx[9]),
    .I1(n191_9) 
);
defparam n171_s1.INIT=4'h8;
  LUT4 n1646_s3 (
    .F(n1646_7),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_8) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_5),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_8),
    .I0(ff_r44_clr_7_17),
    .I1(ff_r44_clr_7_10),
    .I2(n3494_4),
    .I3(ff_r44_clr_7_11) 
);
defparam ff_r44_clr_7_s5.INIT=16'h1F00;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_8),
    .I0(ff_r44_clr_3_11),
    .I1(ff_r44_clr_7_10),
    .I2(n3494_4),
    .I3(ff_r44_clr_7_11) 
);
defparam ff_r44_clr_3_s5.INIT=16'h1F00;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_8),
    .I0(ff_r44_clr_1_9),
    .I1(ff_r44_clr_1_10),
    .I2(n3494_4),
    .I3(ff_r44_clr_7_11) 
);
defparam ff_r44_clr_1_s5.INIT=16'h8F00;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT4 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_read_color_address_9_6) 
);
defparam n190_s1.INIT=16'h6000;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT2 n311_s1 (
    .F(n311_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4) 
);
defparam n311_s1.INIT=4'h4;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(n305_9),
    .I2(n190_4) 
);
defparam n313_s1.INIT=8'hAC;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(n306_9),
    .I2(n190_4) 
);
defparam n314_s1.INIT=8'hAC;
  LUT4 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(n1807_7) 
);
defparam n1804_s1.INIT=16'h0100;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1807_7) 
);
defparam n1805_s1.INIT=8'h10;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(n1967_9) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [9]),
    .I1(\vdp_command_processor.ff_current_y [8]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [7]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1969_s1.INIT=16'hFA0C;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1971_s1.INIT=16'hFA0C;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1973_s1.INIT=16'hFA0C;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4),
    .I3(n1975_6) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT3 n1975_s1 (
    .F(n1975_4),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1975_s1.INIT=8'h53;
  LUT3 n1975_s2 (
    .F(n1975_5),
    .I0(n1592_22),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4) 
);
defparam n1975_s2.INIT=8'hAC;
  LUT4 n1975_s3 (
    .F(n1975_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(w_read_color_address_9_6) 
);
defparam n1975_s3.INIT=16'h1800;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1977_4),
    .I1(n1976_5),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'h35;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT3 n1977_s2 (
    .F(n1977_5),
    .I0(n1978_4),
    .I1(n1976_5),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1977_s2.INIT=8'h35;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT3 n1978_s2 (
    .F(n1978_5),
    .I0(n1979_4),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1978_s2.INIT=8'h35;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT3 n1979_s2 (
    .F(n1979_5),
    .I0(n1980_4),
    .I1(n1978_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1979_s2.INIT=8'h35;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT3 n1980_s2 (
    .F(n1980_5),
    .I0(n1981_4),
    .I1(n1979_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1980_s2.INIT=8'h35;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT3 n1981_s2 (
    .F(n1981_5),
    .I0(n1982_5),
    .I1(n1980_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1981_s2.INIT=8'h35;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1981_4),
    .I1(n1982_6),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1982_s1.INIT=8'hA3;
  LUT3 n1982_s2 (
    .F(n1982_5),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s2.INIT=8'h53;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1967_4),
    .I3(n575_12) 
);
defparam n1983_s1.INIT=16'hAC00;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4),
    .I3(n190_4) 
);
defparam n1983_s2.INIT=16'hAC00;
  LUT2 n1527_s31 (
    .F(n1527_35),
    .I0(n1527_36),
    .I1(w_vdpcmd_ce) 
);
defparam n1527_s31.INIT=4'h4;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_4) 
);
defparam n1535_s29.INIT=16'h3500;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_38),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1535_39),
    .I3(n227_6) 
);
defparam n1535_s30.INIT=16'h5300;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_40),
    .I1(n1535_41),
    .I2(n575_12),
    .I3(n1536_33) 
);
defparam n1535_s31.INIT=16'hEF00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_42),
    .I1(w_vdpcmd_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_35),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_4) 
);
defparam n1536_s27.INIT=16'h3500;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1535_39),
    .I1(n1536_36),
    .I2(n1536_37),
    .I3(n1536_38) 
);
defparam n1536_s28.INIT=16'h008F;
  LUT2 n1536_s29 (
    .F(n1536_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1536_s29.INIT=4'h4;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_39),
    .I1(w_vdpcmd_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'hC5FC;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n1537_34),
    .I1(n1537_35),
    .I2(n190_4),
    .I3(n227_6) 
);
defparam n1537_s27.INIT=16'h030A;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(n1535_38),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_4) 
);
defparam n1537_s28.INIT=16'hCA00;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1537_36),
    .I1(w_vdpcmd_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s29.INIT=16'hC5FC;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1538_34),
    .I1(n1538_35),
    .I2(n190_4),
    .I3(n227_6) 
);
defparam n1538_s27.INIT=16'h030A;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_36),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_4) 
);
defparam n1538_s28.INIT=16'hCA00;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1538_36),
    .I1(w_vdpcmd_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s29.INIT=16'hC5FC;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_38),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n313_7),
    .I3(n1539_34) 
);
defparam n1539_s28.INIT=16'h0A0C;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_35),
    .I1(w_vdpcmd_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s29.INIT=16'h3AF3;
  LUT2 n1540_s27 (
    .F(n1540_31),
    .I0(n313_7),
    .I1(n1536_35) 
);
defparam n1540_s27.INIT=4'h8;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1536_36),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n313_7),
    .I3(n1539_34) 
);
defparam n1540_s28.INIT=16'h0A0C;
  LUT2 n1541_s27 (
    .F(n1541_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1541_s27.INIT=4'h9;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1535_38),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n1541_34),
    .I3(n1536_33) 
);
defparam n1541_s28.INIT=16'h3500;
  LUT4 n1541_s29 (
    .F(n1541_33),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1541_36),
    .I3(ff_r44_clr_1_9) 
);
defparam n1541_s29.INIT=16'h5C00;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_36),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n1541_34),
    .I3(n1536_33) 
);
defparam n1542_s27.INIT=16'h3500;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n314_3),
    .I1(n1542_33),
    .I2(n1541_36),
    .I3(ff_r44_clr_1_9) 
);
defparam n1542_s28.INIT=16'h5C00;
  LUT4 n1543_s27 (
    .F(n1543_32),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_5),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_33),
    .I0(n1541_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1543_34),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'h5CA3;
  LUT4 n1544_s25 (
    .F(n1544_30),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1544_s25.INIT=16'h0C0A;
  LUT4 n1544_s26 (
    .F(n1544_31),
    .I0(n1544_33),
    .I1(n1544_34),
    .I2(ff_nx_tmp[7]),
    .I3(n1541_31) 
);
defparam n1544_s26.INIT=16'h3FF5;
  LUT2 n1544_s27 (
    .F(n1544_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_30),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT2 n1546_s25 (
    .F(n1546_30),
    .I0(ff_state[0]),
    .I1(n1546_37) 
);
defparam n1546_s25.INIT=4'h4;
  LUT3 n1546_s26 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable) 
);
defparam n1546_s26.INIT=8'hCA;
  LUT4 n1546_s27 (
    .F(n1546_32),
    .I0(n1546_34),
    .I1(ff_nx_tmp[6]),
    .I2(ff_nx_tmp[5]),
    .I3(n1546_35) 
);
defparam n1546_s27.INIT=16'hCC69;
  LUT3 n1547_s25 (
    .F(n1547_30),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable) 
);
defparam n1547_s25.INIT=8'h35;
  LUT4 n1547_s26 (
    .F(n1547_31),
    .I0(ff_r46_cmr_7_7),
    .I1(n1541_31),
    .I2(n1546_35),
    .I3(ff_nx_tmp[5]) 
);
defparam n1547_s26.INIT=16'hD44D;
  LUT4 n1548_s25 (
    .F(n1548_30),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1548_s25.INIT=16'h0C0A;
  LUT4 n1549_s25 (
    .F(n1549_30),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_r46_cmr_7_7) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_30),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_30),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1546_30),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT3 n1552_s26 (
    .F(n1552_31),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'hCA;
  LUT3 n1554_s29 (
    .F(n1554_34),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'h3A;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h5F30;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1546_30) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h305F;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1546_30) 
);
defparam n1557_s26.INIT=16'hC3AA;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n719_1),
    .I1(n1144_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'hC0AF;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n720_1),
    .I1(n1145_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h305F;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1546_30) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n721_1),
    .I1(n1146_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h305F;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1546_30) 
);
defparam n1560_s26.INIT=16'hC3AA;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n722_1),
    .I1(n1147_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'h305F;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n723_1),
    .I1(n1148_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h305F;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1546_30) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n724_1),
    .I1(n1149_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h305F;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1546_30) 
);
defparam n1563_s27.INIT=16'h3CAA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'hC0AF;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_29) 
);
defparam n1575_s22.INIT=8'h35;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_29) 
);
defparam n1576_s22.INIT=8'h53;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_29) 
);
defparam n1577_s22.INIT=8'h53;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_29) 
);
defparam n1578_s22.INIT=8'h53;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_29) 
);
defparam n1579_s22.INIT=8'h53;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_29) 
);
defparam n1580_s22.INIT=8'h53;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_29) 
);
defparam n1581_s22.INIT=8'h53;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_29) 
);
defparam n1582_s22.INIT=8'h53;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_29) 
);
defparam n1583_s22.INIT=8'h53;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT3 n2298_s2 (
    .F(n2298_5),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n3494_8) 
);
defparam n2298_s2.INIT=8'h40;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(n1967_9) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(ff_state[0]),
    .I1(n1967_9),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_nx_tmp_9_15) 
);
defparam ff_r34r35_sy_9_s3.INIT=16'h8000;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_9_7) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h0100;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h9;
  LUT4 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_7_7) 
);
defparam ff_r34r35_sy_7_s3.INIT=16'h0100;
  LUT2 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_9_s3.INIT=4'h8;
  LUT2 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_7_s3.INIT=4'h4;
  LUT2 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s4.INIT=4'h8;
  LUT2 ff_r46_cmr_7_s5 (
    .F(ff_r46_cmr_7_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_r46_cmr_7_s5.INIT=4'h8;
  LUT4 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(ff_r46_cmr_7_9),
    .I1(w_vdp_enable),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_7_7) 
);
defparam ff_r46_cmr_7_s6.INIT=16'h0800;
  LUT2 ff_vdpcmd_start_s3 (
    .F(ff_vdpcmd_start_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vdpcmd_start_s3.INIT=4'h1;
  LUT4 ff_s2_ce_s5 (
    .F(ff_s2_ce_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s2_ce_s5.INIT=16'h7FFE;
  LUT4 ff_s2_bd_s4 (
    .F(ff_s2_bd_7),
    .I0(ff_s2_bd_8),
    .I1(ff_s2_bd_9),
    .I2(ff_s2_bd_10),
    .I3(ff_state[2]) 
);
defparam ff_s2_bd_s4.INIT=16'hF70F;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r38r39_dy_9_9),
    .I1(ff_state[3]),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'hF400;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_10),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h1;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_state[3]),
    .I1(ff_s8s9_sx_tmp_10_14),
    .I2(ff_nx_tmp_9_15),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hFE00;
  LUT4 ff_s8s9_sx_tmp_9_s7 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_s8s9_sx_tmp_10_16),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_9_s7.INIT=16'hAFC0;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_nx_tmp_9_12),
    .I1(ff_state[0]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hBB0F;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_vram_wdata_7_12),
    .I2(n1544_32),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h1F00;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(w_vdpcmd_tr),
    .I1(n1544_32),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_vram_wdata_7_s7.INIT=16'h004F;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_s2_bd_8),
    .I3(n1527_42) 
);
defparam ff_state_1_s7.INIT=16'h0400;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_12),
    .I0(n3494_4),
    .I1(ff_s8s9_sx_tmp_10_10),
    .I2(ff_nx_tmp_9_15),
    .I3(ff_state_0_12) 
);
defparam ff_state_1_s8.INIT=16'h007F;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_12),
    .I0(n3494_4),
    .I1(n1413_7),
    .I2(n1536_33),
    .I3(ff_r46_cmr_7_6) 
);
defparam ff_state_0_s8.INIT=16'h2000;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_13),
    .I0(n3494_4),
    .I1(ff_s2_bd_8),
    .I2(ff_state_0_14),
    .I3(n1541_31) 
);
defparam ff_state_0_s9.INIT=16'h0002;
  LUT4 n1788_s12 (
    .F(n1788_16),
    .I0(n1788_18),
    .I1(ff_state[0]),
    .I2(n1788_27),
    .I3(ff_state[2]) 
);
defparam n1788_s12.INIT=16'h0FBB;
  LUT4 n1788_s13 (
    .F(n1788_17),
    .I0(n1788_20),
    .I1(ff_state[2]),
    .I2(n1788_21),
    .I3(ff_state[0]) 
);
defparam n1788_s13.INIT=16'h07CC;
  LUT4 n1574_s24 (
    .F(n1574_29),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1574_30) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_12),
    .I0(n1331_21),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_10 ) 
);
defparam n1790_s8.INIT=16'hEF00;
  LUT4 n1790_s9 (
    .F(n1790_13),
    .I0(n1790_15),
    .I1(n1790_16),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_7) 
);
defparam n1790_s9.INIT=16'hC700;
  LUT4 n1790_s10 (
    .F(n1790_14),
    .I0(ff_s2_bd_9),
    .I1(n1790_17),
    .I2(ff_r44_clr_1_9),
    .I3(n1790_18) 
);
defparam n1790_s10.INIT=16'h004F;
  LUT4 n1789_s7 (
    .F(n1789_11),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_11),
    .I2(n1789_13),
    .I3(n1789_14) 
);
defparam n1789_s7.INIT=16'h00FE;
  LUT4 n1787_s7 (
    .F(n1787_11),
    .I0(n1787_13),
    .I1(ff_vram_wdata_7_11),
    .I2(n1787_14),
    .I3(n1787_15) 
);
defparam n1787_s7.INIT=16'h0DF0;
  LUT2 n1787_s8 (
    .F(n1787_12),
    .I0(ff_state[1]),
    .I1(n1787_16) 
);
defparam n1787_s8.INIT=4'h2;
  LUT3 n1786_s2 (
    .F(n1786_6),
    .I0(reg_r25_cmd_Z),
    .I1(n1975_6),
    .I2(n781_20) 
);
defparam n1786_s2.INIT=8'h01;
  LUT4 n1646_s4 (
    .F(n1646_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(n2280_5) 
);
defparam n1646_s4.INIT=16'h0800;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_10),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r44_clr_7_19),
    .I2(ff_r44_clr_7_14),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s7.INIT=16'hB0BB;
  LUT3 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_11),
    .I0(n1646_8),
    .I1(n1967_9),
    .I2(w_vdp_enable) 
);
defparam ff_r44_clr_7_s8.INIT=8'hE0;
  LUT2 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_9),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam ff_r44_clr_1_s6.INIT=4'h4;
  LUT4 ff_r44_clr_1_s7 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_1_11),
    .I1(ff_s2_bd_8),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_1_s7.INIT=16'h08C0;
  LUT4 n1807_s2 (
    .F(n1807_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1807_s2.INIT=16'h0001;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1982_s3.INIT=8'hAC;
  LUT4 n1527_s32 (
    .F(n1527_36),
    .I0(n1527_37),
    .I1(n1527_38),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(w_vdp_enable) 
);
defparam n1527_s32.INIT=16'hBBF0;
  LUT3 n1531_s26 (
    .F(n1531_30),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_8),
    .I2(w_vdp_enable) 
);
defparam n1531_s26.INIT=8'hCA;
  LUT3 n1535_s33 (
    .F(n1535_37),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_67),
    .I2(n1535_44) 
);
defparam n1535_s33.INIT=8'hD0;
  LUT2 n1535_s34 (
    .F(n1535_38),
    .I0(n1535_45),
    .I1(n1535_46) 
);
defparam n1535_s34.INIT=4'h1;
  LUT2 n1535_s35 (
    .F(n1535_39),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s35.INIT=4'h1;
  LUT3 n1535_s36 (
    .F(n1535_40),
    .I0(n1535_47),
    .I1(n1527_36),
    .I2(n1535_48) 
);
defparam n1535_s36.INIT=8'hB0;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(n1535_49),
    .I1(n1535_50),
    .I2(n1535_51),
    .I3(n1535_52) 
);
defparam n1535_s37.INIT=16'h0D00;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(n1535_73),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r44_clr_1_11) 
);
defparam n1535_s38.INIT=16'h0FBB;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(n312_3),
    .I1(n1536_40),
    .I2(n1536_41),
    .I3(n1535_51) 
);
defparam n1536_s31.INIT=16'h0A03;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_42),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1536_43) 
);
defparam n1536_s32.INIT=16'hBAD0;
  LUT3 n1536_s33 (
    .F(n1536_37),
    .I0(reg_r0_disp_mode[1]),
    .I1(n1536_53),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1536_s33.INIT=8'h10;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_45),
    .I2(n1536_46),
    .I3(n575_12) 
);
defparam n1536_s34.INIT=16'h0D00;
  LUT4 n1536_s35 (
    .F(n1536_39),
    .I0(n1535_73),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r44_clr_1_11) 
);
defparam n1536_s35.INIT=16'h0FBB;
  LUT3 n1537_s30 (
    .F(n1537_34),
    .I0(ff_r46_cmr[0]),
    .I1(n1537_43),
    .I2(n1537_38) 
);
defparam n1537_s30.INIT=8'h0D;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(n1535_46),
    .I1(n1535_45),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1537_39) 
);
defparam n1537_s31.INIT=16'hEE0F;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(n1535_73),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(w_vdpcmd_vram_wdata[5]),
    .I3(ff_r44_clr_1_11) 
);
defparam n1537_s32.INIT=16'h0FBB;
  LUT3 n1538_s30 (
    .F(n1538_34),
    .I0(ff_r46_cmr[0]),
    .I1(n1538_44),
    .I2(n1538_38) 
);
defparam n1538_s30.INIT=8'h0D;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(n1538_39),
    .I1(n1538_40),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1537_39) 
);
defparam n1538_s31.INIT=16'hEE0F;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1535_73),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(w_vdpcmd_vram_wdata[4]),
    .I3(ff_r44_clr_1_11) 
);
defparam n1538_s32.INIT=16'h0FBB;
  LUT3 n1539_s30 (
    .F(n1539_34),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s30.INIT=8'h10;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(n311_3),
    .I1(n1539_36),
    .I2(n1541_36) 
);
defparam n1539_s31.INIT=8'h5C;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n312_3),
    .I1(n1540_35),
    .I2(n1541_36),
    .I3(ff_r44_clr_1_9) 
);
defparam n1540_s30.INIT=16'hA300;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n313_7) 
);
defparam n1541_s30.INIT=8'h07;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r44_clr_1_11) 
);
defparam n1541_s31.INIT=8'h53;
  LUT4 n1541_s32 (
    .F(n1541_36),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1541_s32.INIT=16'h1000;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r44_clr_1_11) 
);
defparam n1542_s29.INIT=8'h53;
  LUT4 n1543_s29 (
    .F(n1543_34),
    .I0(n1544_33),
    .I1(n1544_34),
    .I2(ff_nx_tmp[7]),
    .I3(ff_nx_tmp[8]) 
);
defparam n1543_s29.INIT=16'h3FF5;
  LUT4 n1544_s28 (
    .F(n1544_33),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1548_32) 
);
defparam n1544_s28.INIT=16'h0100;
  LUT4 n1544_s29 (
    .F(n1544_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1546_34) 
);
defparam n1544_s29.INIT=16'h8000;
  LUT4 n1546_s29 (
    .F(n1546_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1546_s29.INIT=16'h8000;
  LUT4 n1546_s30 (
    .F(n1546_35),
    .I0(n1548_32),
    .I1(n1546_34),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_nx_tmp[4]) 
);
defparam n1546_s30.INIT=16'h3FF5;
  LUT4 n1548_s27 (
    .F(n1548_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1548_s27.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'hAC;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'h53;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'h53;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'h53;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'h53;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'h53;
  LUT2 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(n1790_15) 
);
defparam ff_r34r35_sy_9_s6.INIT=4'h1;
  LUT2 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]) 
);
defparam ff_r46_cmr_7_s7.INIT=4'h8;
  LUT2 ff_s2_bd_s5 (
    .F(ff_s2_bd_8),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_s2_bd_s5.INIT=4'h9;
  LUT3 ff_s2_bd_s6 (
    .F(ff_s2_bd_9),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam ff_s2_bd_s6.INIT=8'h90;
  LUT4 ff_s2_bd_s7 (
    .F(ff_s2_bd_10),
    .I0(ff_state[1]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_s2_bd_s7.INIT=16'h00F4;
  LUT4 ff_s2_tr_s4 (
    .F(ff_s2_tr_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[2]) 
);
defparam ff_s2_tr_s4.INIT=16'h0FBB;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_9),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_s8s9_sx_tmp_10_16),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'hF53F;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r44_clr_1_11),
    .I2(n1790_15),
    .I3(ff_r44_clr_7_19) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h0100;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_s2_bd_8),
    .I1(ff_s2_bd_9),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'h2000;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_12),
    .I0(n1413_7),
    .I1(n1574_30),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_nx_tmp_9_s8.INIT=16'hFD0F;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_13),
    .I0(ff_state[1]),
    .I1(ff_s2_bd_8),
    .I2(ff_state[0]),
    .I3(ff_r44_clr_1_11) 
);
defparam ff_nx_tmp_9_s9.INIT=16'h4000;
  LUT2 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(n1790_15),
    .I1(ff_vram_wdata_7_14) 
);
defparam ff_vram_wdata_7_s8.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s9.INIT=16'hFA3F;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(n1788_20),
    .I1(ff_r46_cmr_7_7),
    .I2(ff_s2_bd_8),
    .I3(n1541_31) 
);
defparam ff_vram_wdata_7_s10.INIT=16'hBBB0;
  LUT4 ff_state_1_s10 (
    .F(ff_state_1_14),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr),
    .I2(ff_state[1]),
    .I3(n1544_32) 
);
defparam ff_state_1_s10.INIT=16'h8000;
  LUT3 ff_state_0_s10 (
    .F(ff_state_0_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_state_0_s10.INIT=8'hA3;
  LUT4 n1788_s14 (
    .F(n1788_18),
    .I0(ff_vram_wdata_7_14),
    .I1(n1790_15),
    .I2(ff_state[1]),
    .I3(n1788_22) 
);
defparam n1788_s14.INIT=16'h0D00;
  LUT2 n1788_s16 (
    .F(n1788_20),
    .I0(n1788_23),
    .I1(n1234_3) 
);
defparam n1788_s16.INIT=4'h4;
  LUT3 n1788_s17 (
    .F(n1788_21),
    .I0(n1574_30),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1788_s17.INIT=8'hD3;
  LUT3 n1574_s25 (
    .F(n1574_30),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1574_s25.INIT=8'h40;
  LUT4 n1790_s11 (
    .F(n1790_15),
    .I0(n1790_19),
    .I1(n1790_20),
    .I2(n1790_21),
    .I3(n1790_22) 
);
defparam n1790_s11.INIT=16'hFC50;
  LUT4 n1790_s12 (
    .F(n1790_16),
    .I0(n1788_23),
    .I1(n1234_3),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h0BF0;
  LUT4 n1790_s13 (
    .F(n1790_17),
    .I0(n1790_23),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_state[0]) 
);
defparam n1790_s13.INIT=16'hDF04;
  LUT4 n1790_s14 (
    .F(n1790_18),
    .I0(n1546_37),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1536_33) 
);
defparam n1790_s14.INIT=16'h4F00;
  LUT4 n1789_s9 (
    .F(n1789_13),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s9.INIT=16'hB433;
  LUT3 n1789_s10 (
    .F(n1789_14),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1789_s10.INIT=8'hD3;
  LUT4 n1789_s11 (
    .F(n1789_15),
    .I0(n1789_16),
    .I1(n1789_17),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1789_s11.INIT=16'hFA3F;
  LUT4 n1787_s9 (
    .F(n1787_13),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s9.INIT=16'hFA0C;
  LUT4 n1787_s10 (
    .F(n1787_14),
    .I0(ff_r44_clr_1_11),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1787_17) 
);
defparam n1787_s10.INIT=16'hF400;
  LUT2 n1787_s11 (
    .F(n1787_15),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1787_s11.INIT=4'h4;
  LUT4 n1787_s12 (
    .F(n1787_16),
    .I0(n1790_15),
    .I1(n1574_30),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1787_s12.INIT=16'h05CF;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_12),
    .I0(n1790_15),
    .I1(ff_r44_clr_7_15),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s9.INIT=16'hD300;
  LUT2 ff_r44_clr_7_s11 (
    .F(ff_r44_clr_7_14),
    .I0(ff_state[3]),
    .I1(ff_r44_clr_1_10) 
);
defparam ff_r44_clr_7_s11.INIT=4'h1;
  LUT4 ff_r44_clr_1_s8 (
    .F(ff_r44_clr_1_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r44_clr_1_s8.INIT=16'h1000;
  LUT3 n1527_s33 (
    .F(n1527_37),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n1527_s33.INIT=8'hD3;
  LUT4 n1527_s34 (
    .F(n1527_38),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n1527_s34.INIT=16'h0007;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n311_3),
    .I1(n1535_51),
    .I2(n1535_56),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s40.INIT=16'hABB8;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(ff_r46_cmr[1]),
    .I1(n313_3),
    .I2(n1535_57),
    .I3(n1535_51) 
);
defparam n1535_s41.INIT=16'h3307;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(ff_r46_cmr[1]),
    .I1(n313_3),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_57) 
);
defparam n1535_s42.INIT=16'h9010;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s43.INIT=16'h0001;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(n1535_58),
    .I1(n1535_71),
    .I2(ff_r46_cmr[3]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n1535_s44.INIT=16'h1000;
  LUT2 n1535_s45 (
    .F(n1535_49),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n1527_36) 
);
defparam n1535_s45.INIT=4'h8;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(n315_8),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s46.INIT=16'hDFF3;
  LUT4 n1535_s47 (
    .F(n1535_51),
    .I0(n1535_60),
    .I1(n1535_58),
    .I2(n1535_71),
    .I3(ff_r46_cmr[3]) 
);
defparam n1535_s47.INIT=16'h0100;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_65),
    .I2(ff_r46_cmr[1]),
    .I3(n315_8) 
);
defparam n1535_s48.INIT=16'hFCC4;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(n312_3),
    .I1(n1536_47),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s36.INIT=16'h5313;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(n1536_48),
    .I1(n312_3),
    .I2(n1535_55),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s37.INIT=16'h8300;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_51),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s38.INIT=16'h5331;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_55),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s39.INIT=16'h0BCC;
  LUT3 n1536_s41 (
    .F(n1536_45),
    .I0(n1536_50),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(ff_r46_cmr[0]) 
);
defparam n1536_s41.INIT=8'hE3;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1535_51),
    .I3(n1536_50) 
);
defparam n1536_s42.INIT=16'hCDC0;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(ff_r46_cmr[1]),
    .I1(n317_8),
    .I2(n1537_41),
    .I3(n1535_51) 
);
defparam n1537_s34.INIT=16'h3307;
  LUT2 n1537_s35 (
    .F(n1537_39),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s35.INIT=4'h4;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(ff_r46_cmr[1]),
    .I1(n318_8),
    .I2(n1538_42),
    .I3(n1535_51) 
);
defparam n1538_s34.INIT=16'h3307;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(n1536_43),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(ff_r46_cmr[0]) 
);
defparam n1538_s35.INIT=16'h8300;
  LUT4 n1538_s36 (
    .F(n1538_40),
    .I0(ff_r46_cmr[1]),
    .I1(n314_3),
    .I2(n1535_51),
    .I3(n1536_43) 
);
defparam n1538_s36.INIT=16'h3037;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r44_clr_1_11) 
);
defparam n1539_s32.INIT=8'h53;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r44_clr_1_11) 
);
defparam n1540_s31.INIT=8'h53;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_15),
    .I1(ff_r45_diy),
    .I2(ff_vram_wdata_7_16),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h00F4;
  LUT4 n1788_s18 (
    .F(n1788_22),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s18.INIT=16'hD388;
  LUT4 n1788_s19 (
    .F(n1788_23),
    .I0(ff_dx_tmp[9]),
    .I1(n1788_24),
    .I2(ff_dx_tmp[8]),
    .I3(n1788_25) 
);
defparam n1788_s19.INIT=16'hE0EE;
  LUT4 n1790_s15 (
    .F(n1790_19),
    .I0(w_current_vdp_command[6]),
    .I1(n1790_24),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam n1790_s15.INIT=16'hC5FC;
  LUT4 n1790_s16 (
    .F(n1790_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[5]) 
);
defparam n1790_s16.INIT=16'h1400;
  LUT2 n1790_s17 (
    .F(n1790_21),
    .I0(n1788_23),
    .I1(w_current_vdp_command[7]) 
);
defparam n1790_s17.INIT=4'h4;
  LUT4 n1790_s18 (
    .F(n1790_22),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(n1790_25),
    .I3(n1790_26) 
);
defparam n1790_s18.INIT=16'h00EF;
  LUT4 n1790_s19 (
    .F(n1790_23),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(ff_state[1]) 
);
defparam n1790_s19.INIT=16'hCCCA;
  LUT4 n1789_s12 (
    .F(n1789_16),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1789_18) 
);
defparam n1789_s12.INIT=16'h0305;
  LUT4 n1789_s13 (
    .F(n1789_17),
    .I0(n1789_23),
    .I1(ff_s2_bd_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s13.INIT=16'hAFC0;
  LUT4 n1787_s13 (
    .F(n1787_17),
    .I0(ff_state[3]),
    .I1(ff_s2_bd_8),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s13.INIT=16'hEFF0;
  LUT4 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_15),
    .I0(n1788_23),
    .I1(n1234_3),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s12.INIT=16'hF400;
  LUT3 n1535_s50 (
    .F(n1535_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s50.INIT=8'hE0;
  LUT2 n1535_s51 (
    .F(n1535_55),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s51.INIT=4'h4;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_54) 
);
defparam n1535_s52.INIT=16'hE3FC;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_69) 
);
defparam n1535_s53.INIT=16'h2F30;
  LUT4 n1535_s54 (
    .F(n1535_58),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_8),
    .I2(n1535_63),
    .I3(w_vdp_enable) 
);
defparam n1535_s54.INIT=16'h0C0A;
  LUT2 n1535_s56 (
    .F(n1535_60),
    .I0(n1535_47),
    .I1(n1527_36) 
);
defparam n1535_s56.INIT=4'h4;
  LUT3 n1536_s43 (
    .F(n1536_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[2]),
    .I2(n1536_48) 
);
defparam n1536_s43.INIT=8'hBC;
  LUT3 n1536_s44 (
    .F(n1536_48),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s44.INIT=8'hE0;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_51),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s46.INIT=16'hAB78;
  LUT2 n1537_s36 (
    .F(n1537_40),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n1527_36) 
);
defparam n1537_s36.INIT=4'h8;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_40) 
);
defparam n1537_s37.INIT=16'h2F30;
  LUT2 n1538_s37 (
    .F(n1538_41),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n1527_36) 
);
defparam n1538_s37.INIT=4'h8;
  LUT4 n1538_s38 (
    .F(n1538_42),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_41) 
);
defparam n1538_s38.INIT=16'h2F30;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_vram_wdata_7_17),
    .I3(ff_vram_wdata_7_18) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h00EF;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_19),
    .I3(n1807_5) 
);
defparam ff_vram_wdata_7_s13.INIT=16'h4000;
  LUT3 n1788_s20 (
    .F(n1788_24),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(w_vdp_enable) 
);
defparam n1788_s20.INIT=8'h35;
  LUT3 n1788_s21 (
    .F(n1788_25),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(w_vdp_enable) 
);
defparam n1788_s21.INIT=8'h3A;
  LUT4 n1790_s20 (
    .F(n1790_24),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(ff_nx_tmp[9]),
    .I3(n1544_33) 
);
defparam n1790_s20.INIT=16'h0100;
  LUT3 n1790_s21 (
    .F(n1790_25),
    .I0(ff_nx_tmp[9]),
    .I1(w_current_vdp_command[7]),
    .I2(n1544_33) 
);
defparam n1790_s21.INIT=8'h40;
  LUT4 n1790_s22 (
    .F(n1790_26),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n1788_24),
    .I2(w_vdpcmd_sx_tmp[8]),
    .I3(n1788_25) 
);
defparam n1790_s22.INIT=16'hE0EE;
  LUT4 n1789_s14 (
    .F(n1789_18),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s14.INIT=16'hEDF3;
  LUT2 n1535_s59 (
    .F(n1535_63),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s59.INIT=4'h1;
  LUT2 n1536_s47 (
    .F(n1536_51),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n1527_36) 
);
defparam n1536_s47.INIT=4'h8;
  LUT4 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(ff_r38r39_dy[4]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_r44_clr_1_11),
    .I3(ff_vram_wdata_7_20) 
);
defparam ff_vram_wdata_7_s14.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]),
    .I2(ff_vram_wdata_7_21),
    .I3(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h1000;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_r38r39_dy[6]),
    .I3(ff_vram_wdata_7_23) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_vram_wdata_7_24) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h0100;
  LUT3 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r38r39_dy[7]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s20.INIT=8'h01;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[9]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h14;
  LUT4 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_14),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(n1790_15),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_10 ) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=16'h1F00;
  LUT4 n1531_s27 (
    .F(n1531_32),
    .I0(w_vdpcmd_ce),
    .I1(\vdp_command_processor.ff_col_mask [3]),
    .I2(n196_8),
    .I3(w_vdp_enable) 
);
defparam n1531_s27.INIT=16'h0A22;
  LUT4 n1539_s33 (
    .F(n1539_38),
    .I0(n313_7),
    .I1(ff_r46_cmr[0]),
    .I2(n1535_67),
    .I3(n1535_44) 
);
defparam n1539_s33.INIT=16'hA200;
  LUT4 n1535_s60 (
    .F(n1535_65),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n1527_36),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s60.INIT=16'h0F88;
  LUT4 n1537_s38 (
    .F(n1537_43),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n1527_36),
    .I2(n1535_55),
    .I3(n317_8) 
);
defparam n1537_s38.INIT=16'h7FF0;
  LUT4 n1538_s39 (
    .F(n1538_44),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n1527_36),
    .I2(n1535_55),
    .I3(n318_8) 
);
defparam n1538_s39.INIT=16'h7FF0;
  LUT4 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_12),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2298_5),
    .I3(ff_r38r39_dy_9_8) 
);
defparam ff_r38r39_dy_9_s7.INIT=16'hFF80;
  LUT3 \vdp_command_processor.ff_initializing_s5  (
    .F(\vdp_command_processor.ff_initializing_10 ),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_nx_tmp_9_15) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=8'hE0;
  LUT3 n1536_s48 (
    .F(n1536_53),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]) 
);
defparam n1536_s48.INIT=8'hE0;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2298_5),
    .I3(ff_r38r39_dy_9_8) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'hFF40;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_16),
    .I0(n1413_7),
    .I1(n1546_37),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h8000;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(n1413_7),
    .I1(n1536_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h8000;
  LUT4 n1535_s61 (
    .F(n1535_67),
    .I0(n1535_54),
    .I1(n311_3),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s61.INIT=16'hC7CC;
  LUT3 n2299_s2 (
    .F(n2299_6),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2298_5) 
);
defparam n2299_s2.INIT=8'h10;
  LUT3 ff_s8s9_sx_tmp_9_s10 (
    .F(ff_s8s9_sx_tmp_9_16),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_9_s10.INIT=8'h02;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(n1790_13),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1789_15) 
);
defparam n1789_s16.INIT=16'h5700;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_18),
    .I0(ff_s8s9_sx_tmp_10_16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h03AA;
  LUT4 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_9),
    .I0(n1541_31),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=16'h0004;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s3 (
    .F(n1807_7),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1807_5) 
);
defparam n1807_s3.INIT=8'h10;
  LUT4 n1789_s17 (
    .F(n1789_23),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s17.INIT=16'h1000;
  LUT4 n1546_s31 (
    .F(n1546_37),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1546_s31.INIT=16'h2000;
  LUT3 n1535_s62 (
    .F(n1535_69),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s62.INIT=8'hA8;
  LUT3 n1536_s49 (
    .F(n1536_55),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s49.INIT=8'hA8;
  LUT4 n1535_s63 (
    .F(n1535_71),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(w_vdp_enable),
    .I3(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s63.INIT=16'hEEE0;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(w_vdpcmd_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_15),
    .I0(ff_r45_mm),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_9_16) 
);
defparam ff_dx_tmp_9_s9.INIT=16'h8000;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(n190_4),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(n227_6),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT4 ff_r44_clr_3_s7 (
    .F(ff_r44_clr_3_11),
    .I0(ff_r44_clr_7_12),
    .I1(n1531_30),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_3_s7.INIT=16'hE0EE;
  LUT4 ff_r44_clr_7_s13 (
    .F(ff_r44_clr_7_17),
    .I0(ff_r44_clr_7_12),
    .I1(n1527_36),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s13.INIT=16'hE0EE;
  LUT4 n1788_s22 (
    .F(n1788_27),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1788_s22.INIT=16'h990F;
  LUT4 n1550_s27 (
    .F(n1550_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'h7EE7;
  LUT4 n1548_s28 (
    .F(n1548_34),
    .I0(n1546_34),
    .I1(n1548_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s28.INIT=16'h5335;
  LUT4 n1545_s27 (
    .F(n1545_33),
    .I0(n1544_34),
    .I1(n1544_33),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1545_s27.INIT=16'h5335;
  LUT4 n1540_s32 (
    .F(n1540_37),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(w_vdpcmd_clr[2]),
    .I3(n1540_34) 
);
defparam n1540_s32.INIT=16'h006F;
  LUT4 n313_s3 (
    .F(n313_7),
    .I0(n190_4),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n313_s3.INIT=16'hD0DD;
  LUT4 ff_r44_clr_7_s14 (
    .F(ff_r44_clr_7_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s14.INIT=16'h0004;
  LUT3 ff_nx_tmp_9_s10 (
    .F(ff_nx_tmp_9_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_nx_tmp_9_s10.INIT=8'h01;
  LUT4 n192_s4 (
    .F(n192_10),
    .I0(w_vdp_mode_is_highres),
    .I1(n190_4),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n192_s4.INIT=16'hF111;
  LUT4 n191_s3 (
    .F(n191_9),
    .I0(w_vdp_mode_is_highres),
    .I1(n190_4),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n191_s3.INIT=16'h1FFF;
  LUT3 n1535_s64 (
    .F(n1535_73),
    .I0(w_vdp_mode_is_highres),
    .I1(n190_4),
    .I2(n1541_36) 
);
defparam n1535_s64.INIT=8'hE0;
  LUT3 n315_s3 (
    .F(n315_8),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdp_mode_is_highres),
    .I2(n190_4) 
);
defparam n315_s3.INIT=8'h02;
  LUT3 n316_s3 (
    .F(n316_8),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdp_mode_is_highres),
    .I2(n190_4) 
);
defparam n316_s3.INIT=8'h02;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(w_vdp_mode_is_highres),
    .I2(n190_4) 
);
defparam n317_s3.INIT=8'h02;
  LUT3 n318_s3 (
    .F(n318_8),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(w_vdp_mode_is_highres),
    .I2(n190_4) 
);
defparam n318_s3.INIT=8'h02;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1546_37) 
);
defparam n1561_s30.INIT=16'hCACC;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1546_37) 
);
defparam n1558_s30.INIT=16'hCACC;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1546_37) 
);
defparam n1555_s33.INIT=16'h3A33;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_8 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(n1967_9) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s36 (
    .F(n1527_42),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s36.INIT=16'h0900;
  LUT4 n1967_s5 (
    .F(n1967_9),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam n1967_s5.INIT=16'h9009;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_s2_tr_7) 
);
defparam ff_s2_tr_s5.INIT=16'h0041;
  LUT4 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_10),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r42r43_ny_9_s5.INIT=16'h0440;
  LUT3 n1778_s2 (
    .F(n1778_7),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_7),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_7),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_7),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_7),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_7),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_7),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_7),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT3 n1786_s3 (
    .F(n1786_8),
    .I0(n1786_6),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1786_s3.INIT=8'h14;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n650_s4 (
    .F(n650_9),
    .I0(ff_state[0]),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_vram_wr_req_7),
    .I3(\vdp_command_processor.ff_initializing_10 ) 
);
defparam n650_s4.INIT=16'h5CCC;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n1806_s2 (
    .F(n1806_6),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1807_5) 
);
defparam n1806_s2.INIT=16'h0100;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(ff_r46_cmr_7_8),
    .I1(w_vdp_enable),
    .I2(n1967_9),
    .I3(ff_state_1_14) 
);
defparam ff_state_1_s11.INIT=16'h00EA;
  LUT4 ff_s2_bd_s8 (
    .F(ff_s2_bd_12),
    .I0(ff_state[3]),
    .I1(ff_s2_bd_7),
    .I2(w_vdp_enable),
    .I3(n1967_9) 
);
defparam ff_s2_bd_s8.INIT=16'h1000;
  LUT3 ff_s2_ce_s6 (
    .F(ff_s2_ce_10),
    .I0(ff_s2_ce_8),
    .I1(w_vdp_enable),
    .I2(n1967_9) 
);
defparam ff_s2_ce_s6.INIT=8'h40;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_15),
    .CLK(lcd_clk_d),
    .CE(ff_state_2_12),
    .RESET(n1710_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_10),
    .CLK(lcd_clk_d),
    .CE(ff_state_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_11),
    .CLK(lcd_clk_d),
    .CE(ff_state_0_11),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2317_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2318_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(lcd_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2298_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2299_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_9_12),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_9_12),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(lcd_clk_d),
    .CE(ff_r38r39_dy_7_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2278_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2278_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2280_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(lcd_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(w_vdpcmd_clr[7]),
    .D(n1527_33),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(w_vdpcmd_clr[6]),
    .D(n1528_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(w_vdpcmd_clr[5]),
    .D(n1529_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(w_vdpcmd_clr[4]),
    .D(n1530_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(w_vdpcmd_clr[3]),
    .D(n1531_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(w_vdpcmd_clr[2]),
    .D(n1532_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(w_vdpcmd_clr[1]),
    .D(n1533_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_1_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(w_vdpcmd_clr[0]),
    .D(n1534_28),
    .CLK(lcd_clk_d),
    .CE(ff_r44_clr_1_8),
    .RESET(n1710_5) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(lcd_clk_d),
    .CE(n2255_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(lcd_clk_d),
    .CE(n2255_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(lcd_clk_d),
    .CE(n2255_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(lcd_clk_d),
    .CE(n2255_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_7),
    .CLK(lcd_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_37),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_10_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_33),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(w_vdpcmd_sx_tmp[8]),
    .D(n1555_30),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(w_vdpcmd_sx_tmp[7]),
    .D(n1556_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(w_vdpcmd_sx_tmp[6]),
    .D(n1557_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(w_vdpcmd_sx_tmp[5]),
    .D(n1558_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(w_vdpcmd_sx_tmp[4]),
    .D(n1559_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(w_vdpcmd_sx_tmp[3]),
    .D(n1560_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(w_vdpcmd_sx_tmp[2]),
    .D(n1561_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(w_vdpcmd_sx_tmp[1]),
    .D(n1562_29),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(w_vdpcmd_sx_tmp[0]),
    .D(n1563_30),
    .CLK(lcd_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_28),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(lcd_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_31),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_29),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_30),
    .CLK(lcd_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n1710_5) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_8),
    .CLK(lcd_clk_d),
    .CE(ff_vdpcmd_start_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wr_req_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(lcd_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(lcd_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n1710_5) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(w_vdpcmd_tr),
    .D(n1646_7),
    .CLK(lcd_clk_d),
    .CE(ff_s2_tr_5),
    .SET(n1710_5) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(w_vdpcmd_ce),
    .D(n1518_26),
    .CLK(lcd_clk_d),
    .CE(ff_s2_ce_10),
    .RESET(n1710_5) 
);
  DFFRE ff_s2_bd_s0 (
    .Q(w_vdpcmd_bd),
    .D(ff_state[2]),
    .CLK(lcd_clk_d),
    .CE(ff_s2_bd_12),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_5),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_7),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_9),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_10),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_8),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(lcd_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(lcd_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_8 ),
    .RESET(n1710_5) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(lcd_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_10),
    .CLK(lcd_clk_d),
    .CE(ff_state_3_9),
    .RESET(n1710_5) 
);
  DFFR \vdp_command_processor.ff_initializing_s6  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam \vdp_command_processor.ff_initializing_s6 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1383_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1179_12),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(w_vdpcmd_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(w_vdpcmd_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(w_vdpcmd_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(w_vdpcmd_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_8),
    .I1(w_vdpcmd_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_8),
    .I1(w_vdpcmd_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_8),
    .I1(w_vdpcmd_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_8),
    .I1(w_vdpcmd_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  lcd_clk_d,
  n1710_5,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input lcd_clk_d;
input n1710_5;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n384_3),
    .I1(n171_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hA0CF;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n174_3),
    .I1(n387_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hA0CF;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n175_3),
    .I1(n388_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hA0CF;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n176_3),
    .I1(n389_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hA0CF;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n177_3),
    .I1(n390_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hA0CF;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n178_3),
    .I1(n391_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hA0CF;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n179_3),
    .I1(n392_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hA0CF;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n180_3),
    .I1(n393_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hA0CF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n181_3),
    .I1(n394_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hA0CF;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n182_3),
    .I1(n395_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hA0CF;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n183_3),
    .I1(n396_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hA0CF;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n184_3),
    .I1(n397_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hA0CF;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h03F5;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n190_5),
    .I1(n420_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'hF503;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n191_5),
    .I1(n421_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'hF503;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n192_5),
    .I1(n422_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'hF503;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n193_5),
    .I1(n423_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'hF503;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n194_5),
    .I1(n424_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'hF503;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n195_5),
    .I1(n425_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'hF503;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n196_5),
    .I1(n426_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'hF503;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n197_5),
    .I1(n427_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'hF503;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n198_5),
    .I1(n428_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'hF503;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n199_5),
    .I1(n429_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'hF503;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n200_8),
    .I1(n430_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'hF503;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(lcd_clk_d),
    .CE(n549_3),
    .RESET(n1710_5) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  lcd_clk_d,
  n1710_5,
  w_vdp_enable,
  n113_6,
  i2s_audio_en_d,
  ff_wr_n_i,
  ff_dinst_7_6,
  n107_5,
  n149_5,
  n4_5,
  n279_7,
  n42_5,
  n279_9,
  n279_10,
  n279_11,
  ff_req_inhibit,
  ff_rd,
  ff_vram_rdata,
  d_Z,
  w_a_i,
  w_do,
  ff_d,
  p_vdp_r_5_3,
  n73_8,
  w_vram_read_n,
  w_vram_write_n,
  req_hsync_int_n,
  req_vsync_int_n,
  w_hsync_en,
  reg_r0_hsync_int_en_Z,
  reg_r1_vsync_int_en_Z,
  w_vdp_q_en,
  n68_6,
  w_vram_address,
  w_vram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_q
)
;
input lcd_clk_d;
input n1710_5;
input w_vdp_enable;
input n113_6;
input i2s_audio_en_d;
input ff_wr_n_i;
input ff_dinst_7_6;
input n107_5;
input n149_5;
input n4_5;
input n279_7;
input n42_5;
input n279_9;
input n279_10;
input n279_11;
input ff_req_inhibit;
input ff_rd;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input [7:0] w_a_i;
input [7:7] w_do;
input [7:7] ff_d;
output p_vdp_r_5_3;
output n73_8;
output w_vram_read_n;
output w_vram_write_n;
output req_hsync_int_n;
output req_vsync_int_n;
output w_hsync_en;
output reg_r0_hsync_int_en_Z;
output reg_r1_vsync_int_en_Z;
output w_vdp_q_en;
output n68_6;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [7:0] w_vdp_q;
wire n64_11;
wire n73_6;
wire n164_3;
wire n171_3;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire n64_13;
wire n73_7;
wire n164_4;
wire n164_5;
wire n257_13;
wire ff_prewindow_x_7;
wire ff_prewindow_x_8;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire ff_bwindow_y_10;
wire n64_14;
wire n73_9;
wire n164_6;
wire n164_7;
wire n164_8;
wire n164_9;
wire ff_prewindow_x_9;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire ff_bwindow_y_13;
wire ff_bwindow_y_14;
wire n164_10;
wire n164_11;
wire ff_bwindow_y_15;
wire ff_bwindow_y_16;
wire n257_15;
wire n64_16;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire ff_active_line;
wire w_vdp_command_drive;
wire w_vdpcmd_vram_write_ack;
wire n494_24;
wire w_vram_data_3_9;
wire w_vram_data_4_8;
wire w_vram_data_7_7;
wire n756_7;
wire n1413_7;
wire ff_dram_address_16_10;
wire ff_dram_address_16_11;
wire n781_20;
wire w_vram_data_6_9;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire n915_5;
wire n918_10;
wire n914_10;
wire n25_5;
wire w_hd;
wire w_vd;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire w_h_cnt_end_11;
wire n551_4;
wire n969_5;
wire ff_v_blank_6;
wire ff_pre_x_cnt_8_7;
wire w_field;
wire n1607_5;
wire n227_6;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire w_tx_color_4_2;
wire n89_2;
wire n83_3;
wire n1017_4;
wire w_logical_vram_addr_nam_11_5;
wire n100_6;
wire n100_7;
wire n100_8;
wire ff_tx_prewindow_x_9;
wire n1018_6;
wire n1011_6;
wire n558_4;
wire n622_4;
wire ff_pattern_generator_7_7;
wire n606_6;
wire n638_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire n102_5;
wire n575_12;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_s0_sp_overmapped;
wire w_s0_sp_collision_incidence;
wire w_sp_color_code_en;
wire n473_3;
wire w_read_color_address_9_6;
wire ff_sp_predraw_end_10;
wire n1561_7;
wire n1551_10;
wire w_s0_reset_ack;
wire w_s5_reset_ack;
wire n251_23;
wire n1561_9;
wire n1582_6;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_s0_reset_req;
wire w_clr_hsync_int;
wire w_clr_vsync_int;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire w_vdpcmd_tr_clr_req;
wire w_s5_reset_req;
wire n1246_8;
wire n1383_7;
wire n1179_12;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire w_vdpcmd_tr;
wire w_vdpcmd_ce;
wire w_vdpcmd_bd;
wire n3494_4;
wire n190_4;
wire n1975_6;
wire n1786_6;
wire n1527_37;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_6;
wire [7:0] w_vram_rdata_cpu;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:1] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [4:0] w_s0_sp_overmapped_num;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [8:0] w_s3s4_sp_collision_x;
wire [8:0] w_s5s6_sp_collision_y;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r19_hsync_int_line_Z;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_clr;
wire [8:0] w_vdpcmd_sx_tmp;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 n64_s8 (
    .F(n64_11),
    .I0(n64_16),
    .I1(n64_13) 
);
defparam n64_s8.INIT=4'h8;
  LUT4 n73_s3 (
    .F(n73_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n73_7),
    .I3(n73_8) 
);
defparam n73_s3.INIT=16'h1000;
  LUT4 n164_s0 (
    .F(n164_3),
    .I0(w_vcounter[6]),
    .I1(n164_4),
    .I2(n164_5),
    .I3(w_vcounter[3]) 
);
defparam n164_s0.INIT=16'h11F0;
  LUT2 n171_s0 (
    .F(n171_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n171_s0.INIT=4'h8;
  LUT2 p_vdp_r_5_s1 (
    .F(p_vdp_r_5_3),
    .I0(ff_bwindow),
    .I1(w_vdp_enable) 
);
defparam p_vdp_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(w_h_cnt_end_11),
    .I1(ff_pre_x_cnt_8_7),
    .I2(w_vdp_enable),
    .I3(n73_6) 
);
defparam ff_bwindow_x_s2.INIT=16'hF888;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_prewindow_x_8),
    .I2(n257_13),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam ff_prewindow_x_s2.INIT=16'hD000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(ff_bwindow_y_9),
    .I2(ff_bwindow_y_10),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'h4F00;
  LUT4 n64_s10 (
    .F(n64_13),
    .I0(n64_14),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n64_s10.INIT=16'h8000;
  LUT4 n73_s4 (
    .F(n73_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[5]),
    .I3(n73_9) 
);
defparam n73_s4.INIT=16'h0100;
  LUT2 n73_s5 (
    .F(n73_8),
    .I0(n113_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n73_s5.INIT=4'h4;
  LUT4 n164_s1 (
    .F(n164_4),
    .I0(n164_6),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[7]),
    .I3(n164_7) 
);
defparam n164_s1.INIT=16'h3FFD;
  LUT4 n164_s2 (
    .F(n164_5),
    .I0(w_vdp_vcounter[0]),
    .I1(n164_8),
    .I2(ff_bwindow_y_9),
    .I3(n164_9) 
);
defparam n164_s2.INIT=16'h4000;
  LUT2 n257_s10 (
    .F(n257_13),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n551_4) 
);
defparam n257_s10.INIT=4'h8;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(ff_prewindow_x_9),
    .I1(w_vdp_hcounter[3]),
    .I2(n73_9) 
);
defparam ff_prewindow_x_s3.INIT=8'h40;
  LUT2 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z) 
);
defparam ff_prewindow_x_s4.INIT=4'h6;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vdp_vcounter[1]),
    .I1(ff_bwindow_y_11),
    .I2(ff_bwindow_y_12),
    .I3(ff_bwindow_y_13) 
);
defparam ff_bwindow_y_s4.INIT=16'h00EF;
  LUT3 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]) 
);
defparam ff_bwindow_y_s5.INIT=8'h10;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vcounter[3]),
    .I1(n164_6),
    .I2(ff_bwindow_y_14),
    .I3(n164_3) 
);
defparam ff_bwindow_y_s6.INIT=16'h00BF;
  LUT2 n64_s11 (
    .F(n64_14),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam n64_s11.INIT=4'h4;
  LUT4 n73_s6 (
    .F(n73_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n73_s6.INIT=16'h0100;
  LUT4 n164_s3 (
    .F(n164_6),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(n164_10) 
);
defparam n164_s3.INIT=16'h0100;
  LUT4 n164_s4 (
    .F(n164_7),
    .I0(ff_bwindow_y_9),
    .I1(n164_11),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam n164_s4.INIT=16'h008F;
  LUT4 n164_s5 (
    .F(n164_8),
    .I0(w_vdp_vcounter[1]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[2]) 
);
defparam n164_s5.INIT=16'h9000;
  LUT4 n164_s6 (
    .F(n164_9),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(reg_r9_pal_mode_Z),
    .I3(w_vcounter[5]) 
);
defparam n164_s6.INIT=16'h0100;
  LUT4 ff_prewindow_x_s5 (
    .F(ff_prewindow_x_9),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam ff_prewindow_x_s5.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(ff_bwindow_y_14),
    .I1(w_vcounter[7]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_vdp_vcounter[0]) 
);
defparam ff_bwindow_y_s7.INIT=16'hCFF5;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(ff_bwindow_y_15),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s8.INIT=16'h4001;
  LUT4 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(w_vcounter[3]),
    .I1(ff_bwindow_y_16),
    .I2(w_vcounter[4]),
    .I3(n164_11) 
);
defparam ff_bwindow_y_s9.INIT=16'h4000;
  LUT4 ff_bwindow_y_s10 (
    .F(ff_bwindow_y_14),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[6]),
    .I3(w_vcounter[7]) 
);
defparam ff_bwindow_y_s10.INIT=16'h0001;
  LUT3 n164_s7 (
    .F(n164_10),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(w_vcounter[10]) 
);
defparam n164_s7.INIT=8'h01;
  LUT4 n164_s8 (
    .F(n164_11),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vcounter[2]),
    .I2(w_vdp_vcounter[1]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n164_s8.INIT=16'h1000;
  LUT4 ff_bwindow_y_s11 (
    .F(ff_bwindow_y_15),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s11.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s12 (
    .F(ff_bwindow_y_16),
    .I0(w_vcounter[7]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[6]) 
);
defparam ff_bwindow_y_s12.INIT=16'h1000;
  LUT3 n257_s11 (
    .F(n257_15),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n551_4) 
);
defparam n257_s11.INIT=8'h80;
  LUT4 n64_s12 (
    .F(n64_16),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n64_s12.INIT=16'h8000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n73_6),
    .CLK(lcd_clk_d),
    .CE(ff_bwindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n164_3),
    .CLK(lcd_clk_d),
    .CE(ff_bwindow_y_7),
    .RESET(n1710_5) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n171_3),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n257_15),
    .CLK(lcd_clk_d),
    .CE(ff_prewindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_active_line_s0 (
    .Q(ff_active_line),
    .D(n64_11),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n1710_5) 
);
  vdp_color_bus u_vdp_color_bus (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_vdp_enable(w_vdp_enable),
    .n2386_6(n2386_6),
    .n1551_10(n1551_10),
    .n1561_9(n1561_9),
    .n1582_6(n1582_6),
    .w_vram_write_req(w_vram_write_req),
    .n1786_6(n1786_6),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1975_6(n1975_6),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_prewindow_y(w_prewindow_y),
    .ff_prewindow_x(ff_prewindow_x),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_vram_rd_req(w_vram_rd_req),
    .n251_23(n251_23),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n1527_37(n1527_37),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .n1246_8(n1246_8),
    .n558_4(n558_4),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n494_24(n494_24),
    .w_vram_data_3_9(w_vram_data_3_9),
    .w_vram_data_4_8(w_vram_data_4_8),
    .w_vram_data_7_7(w_vram_data_7_7),
    .n756_7(n756_7),
    .n1413_7(n1413_7),
    .ff_dram_address_16_10(ff_dram_address_16_10),
    .ff_dram_address_16_11(ff_dram_address_16_11),
    .n781_20(n781_20),
    .w_vram_data_6_9(w_vram_data_6_9),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .n915_5(n915_5),
    .n918_10(n918_10),
    .n914_10(n914_10),
    .w_vram_rdata_cpu(w_vram_rdata_cpu[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_interrupt u_vdp_interrupt (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_clr_vsync_int(w_clr_vsync_int),
    .w_clr_hsync_int(w_clr_hsync_int),
    .ff_active_line(ff_active_line),
    .w_vdp_enable(w_vdp_enable),
    .n73_9(n73_9),
    .ff_v_blank_6(ff_v_blank_6),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r19_hsync_int_line_Z(reg_r19_hsync_int_line_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[6:1]),
    .w_hcounter(w_hcounter[0]),
    .req_hsync_int_n(req_hsync_int_n),
    .req_vsync_int_n(req_vsync_int_n),
    .n25_5(n25_5)
);
  vdp_ssg u_vdp_ssg (
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .n1710_5(n1710_5),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n257_13(n257_13),
    .n64_16(n64_16),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n257_15(n257_15),
    .n1011_6(n1011_6),
    .n25_5(n25_5),
    .ff_prewindow_x_7(ff_prewindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .n73_9(n73_9),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n100_8(n100_8),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .w_hd(w_hd),
    .w_vd(w_vd),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_hsync_en(w_hsync_en),
    .w_h_cnt_end_11(w_h_cnt_end_11),
    .n551_4(n551_4),
    .n969_5(n969_5),
    .ff_v_blank_6(ff_v_blank_6),
    .ff_pre_x_cnt_8_7(ff_pre_x_cnt_8_7),
    .w_field(w_field),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n781_20(n781_20),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_dram_address_16_10(ff_dram_address_16_10),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_dram_address_16_11(ff_dram_address_16_11),
    .w_vdp_enable(w_vdp_enable),
    .n89_2(n89_2),
    .w_tx_color_4_2(w_tx_color_4_2),
    .n83_3(n83_3),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[2:1]),
    .w_color_code_text12(w_color_code_text12[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .n227_6(n227_6),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n473_3(n473_3),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n64_13(n64_13),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n558_4(n558_4),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n969_5(n969_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .w_tx_color_4_2(w_tx_color_4_2),
    .n89_2(n89_2),
    .n83_3(n83_3),
    .n1017_4(n1017_4),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .n100_8(n100_8),
    .ff_tx_prewindow_x_9(ff_tx_prewindow_x_9),
    .n1018_6(n1018_6),
    .n1011_6(n1011_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:1])
);
  vdp_graphic123m u_vdp_graphic123m (
    .lcd_clk_d(lcd_clk_d),
    .n1017_4(n1017_4),
    .w_vram_data_6_9(w_vram_data_6_9),
    .n1710_5(n1710_5),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n102_5(n102_5),
    .n1561_7(n1561_7),
    .w_read_color_address_9_6(w_read_color_address_9_6),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n558_4(n558_4),
    .n622_4(n622_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n606_6(n606_6),
    .n638_6(n638_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1011_6(n1011_6),
    .n100_7(n100_7),
    .ff_tx_prewindow_x_9(ff_tx_prewindow_x_9),
    .n638_6(n638_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n558_4(n558_4),
    .n1975_6(n1975_6),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n781_20(n781_20),
    .n622_4(n622_4),
    .n190_4(n190_4),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .i2s_audio_en_d(i2s_audio_en_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[1]),
    .w_yjk_en(w_yjk_en),
    .n102_5(n102_5),
    .n575_12(n575_12),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n558_4(n558_4),
    .w_vram_data_3_9(w_vram_data_3_9),
    .w_vram_data_4_8(w_vram_data_4_8),
    .w_vram_data_7_7(w_vram_data_7_7),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n494_24(n494_24),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n1011_6(n1011_6),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_s0_reset_req(w_s0_reset_req),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n100_8(n100_8),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_s5_reset_req(w_s5_reset_req),
    .n606_6(n606_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_s0_sp_overmapped(w_s0_sp_overmapped),
    .w_s0_sp_collision_incidence(w_s0_sp_collision_incidence),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n473_3(n473_3),
    .w_read_color_address_9_6(w_read_color_address_9_6),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n1561_7(n1561_7),
    .n1551_10(n1551_10),
    .w_s0_reset_ack(w_s0_reset_ack),
    .w_s5_reset_ack(w_s5_reset_ack),
    .n251_23(n251_23),
    .n1561_9(n1561_9),
    .n1582_6(n1582_6),
    .w_s0_sp_overmapped_num(w_s0_sp_overmapped_num[4:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_s3s4_sp_collision_x(w_s3s4_sp_collision_x[8:0]),
    .w_s5s6_sp_collision_y(w_s5s6_sp_collision_y[8:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n1607_5(n1607_5),
    .w_vdp_enable(w_vdp_enable),
    .n914_10(n914_10),
    .n915_5(n915_5),
    .req_hsync_int_n(req_hsync_int_n),
    .w_vdpcmd_ce(w_vdpcmd_ce),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n107_5(n107_5),
    .n149_5(n149_5),
    .n4_5(n4_5),
    .n279_7(n279_7),
    .req_vsync_int_n(req_vsync_int_n),
    .w_vd(w_vd),
    .w_s0_sp_overmapped(w_s0_sp_overmapped),
    .w_s0_sp_collision_incidence(w_s0_sp_collision_incidence),
    .w_hd(w_hd),
    .w_vdpcmd_bd(w_vdpcmd_bd),
    .w_field(w_field),
    .w_vdpcmd_tr(w_vdpcmd_tr),
    .n42_5(n42_5),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .w_s5_reset_ack(w_s5_reset_ack),
    .n756_7(n756_7),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .n3494_4(n3494_4),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .w_s0_reset_ack(w_s0_reset_ack),
    .d_Z(d_Z[7:0]),
    .w_s0_sp_overmapped_num(w_s0_sp_overmapped_num[4:0]),
    .w_s3s4_sp_collision_x(w_s3s4_sp_collision_x[8:0]),
    .w_s5s6_sp_collision_y(w_s5s6_sp_collision_y[8:0]),
    .w_vdpcmd_clr(w_vdpcmd_clr[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_vram_rdata_cpu(w_vram_rdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_do(w_do[7]),
    .w_vdpcmd_sx_tmp(w_vdpcmd_sx_tmp[8:0]),
    .ff_d(ff_d[7]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r0_hsync_int_en_Z(reg_r0_hsync_int_en_Z),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_s0_reset_req(w_s0_reset_req),
    .w_vdp_q_en(w_vdp_q_en),
    .w_clr_hsync_int(w_clr_hsync_int),
    .w_clr_vsync_int(w_clr_vsync_int),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n68_6(n68_6),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_s5_reset_req(w_s5_reset_req),
    .n1246_8(n1246_8),
    .n1383_7(n1383_7),
    .n1179_12(n1179_12),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vdp_q(w_vdp_q[7:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r19_hsync_int_line_Z(reg_r19_hsync_int_line_Z[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_6(n227_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_read_color_address_9_6(w_read_color_address_9_6),
    .n575_12(n575_12),
    .n1413_7(n1413_7),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n781_20(n781_20),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1383_7(n1383_7),
    .n1179_12(n1179_12),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .w_vdpcmd_tr(w_vdpcmd_tr),
    .w_vdpcmd_ce(w_vdpcmd_ce),
    .w_vdpcmd_bd(w_vdpcmd_bd),
    .n3494_4(n3494_4),
    .n190_4(n190_4),
    .n1975_6(n1975_6),
    .n1786_6(n1786_6),
    .n1527_37(n1527_37),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_6(n2386_6),
    .w_vdpcmd_clr(w_vdpcmd_clr[7:0]),
    .w_vdpcmd_sx_tmp(w_vdpcmd_sx_tmp[8:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  lcd_clk_d,
  ff_sdr_ready,
  n1710_5,
  i2s_audio_en_d,
  n113_6,
  ff_wr_n_i,
  ff_dinst_7_6,
  n107_5,
  n149_5,
  n4_5,
  n279_7,
  n42_5,
  n279_9,
  n279_10,
  n279_11,
  ff_req_inhibit,
  ff_rd,
  ff_vram_rdata,
  d_Z,
  w_a_i,
  w_do,
  ff_d,
  w_vdp_enable,
  p_vdp_r_5_3,
  n73_8,
  w_vram_read_n,
  w_vram_write_n,
  req_hsync_int_n,
  req_vsync_int_n,
  w_hsync_en,
  reg_r0_hsync_int_en_Z,
  reg_r1_vsync_int_en_Z,
  w_vdp_q_en,
  n68_6,
  w_vram_address,
  w_vram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_q
)
;
input lcd_clk_d;
input ff_sdr_ready;
input n1710_5;
input i2s_audio_en_d;
input n113_6;
input ff_wr_n_i;
input ff_dinst_7_6;
input n107_5;
input n149_5;
input n4_5;
input n279_7;
input n42_5;
input n279_9;
input n279_10;
input n279_11;
input ff_req_inhibit;
input ff_rd;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input [7:0] w_a_i;
input [7:7] w_do;
input [7:7] ff_d;
output w_vdp_enable;
output p_vdp_r_5_3;
output n73_8;
output w_vram_read_n;
output w_vram_write_n;
output req_hsync_int_n;
output req_vsync_int_n;
output w_hsync_en;
output reg_r0_hsync_int_en_Z;
output reg_r1_vsync_int_en_Z;
output w_vdp_q_en;
output n68_6;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [7:0] w_vdp_q;
wire n14_8;
wire ff_initial_busy;
wire VCC;
wire GND;
  LUT2 n14_s4 (
    .F(n14_8),
    .I0(ff_initial_busy),
    .I1(i2s_audio_en_d) 
);
defparam n14_s4.INIT=4'h4;
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(lcd_clk_d),
    .CE(ff_sdr_ready),
    .SET(n1710_5) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n14_8),
    .CLK(lcd_clk_d),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_vdp_enable(w_vdp_enable),
    .n113_6(n113_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n107_5(n107_5),
    .n149_5(n149_5),
    .n4_5(n4_5),
    .n279_7(n279_7),
    .n42_5(n42_5),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n73_8(n73_8),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_hsync_int_n(req_hsync_int_n),
    .req_vsync_int_n(req_vsync_int_n),
    .w_hsync_en(w_hsync_en),
    .reg_r0_hsync_int_en_Z(reg_r0_hsync_int_en_Z),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_vdp_q_en(w_vdp_q_en),
    .n68_6(n68_6),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_q(w_vdp_q[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  lcd_clk_d,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_12,
  out_e
)
;
input lcd_clk_d;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_12;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_76;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_12),
    .I1(ff_q_0_76),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(lcd_clk_d),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_12),
    .D(ff_re),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(lcd_clk_d) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(lcd_clk_d),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_76),
    .D(n85_9),
    .CLK(lcd_clk_d) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  lcd_clk_d,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input lcd_clk_d;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_76;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_76),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_76),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(lcd_clk_d),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(lcd_clk_d) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(lcd_clk_d),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_76),
    .D(n85_9),
    .CLK(lcd_clk_d) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  lcd_clk_d,
  w_vdp_enable,
  p_vdp_r_5_3,
  ff_active,
  n73_8,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  w_vdp_vcounter,
  n113_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input lcd_clk_d;
input w_vdp_enable;
input p_vdp_r_5_3;
input ff_active;
input n73_8;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
input [1:1] w_vdp_vcounter;
output n113_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_4;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_4;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_3;
wire n132_3;
wire n133_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n137_3;
wire n138_3;
wire n139_3;
wire n140_3;
wire n141_3;
wire n142_3;
wire n143_3;
wire n144_3;
wire n145_3;
wire n146_3;
wire n66_4;
wire n67_5;
wire n109_4;
wire n115_4;
wire w_even_enable;
wire w_odd_enable;
wire n114_6;
wire n111_6;
wire n110_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire ff_re_13;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n109_s0 (
    .F(n109_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n109_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=16'hAA3C;
  LUT4 n110_s0 (
    .F(n110_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n110_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=16'hAA3C;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n111_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=16'hAAC3;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n73_8),
    .I3(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=16'hAA3C;
  LUT4 n113_s0 (
    .F(n113_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n113_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=16'hAAC3;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(n114_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hC5;
  LUT4 n115_s0 (
    .F(n115_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n115_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=16'hAA3C;
  LUT4 n116_s0 (
    .F(n116_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=16'hAAC3;
  LUT3 n117_s1 (
    .F(n117_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s1.INIT=8'hA3;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hAC;
  LUT4 n119_s0 (
    .F(n119_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n109_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=16'h3CAA;
  LUT4 n120_s0 (
    .F(n120_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n110_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=16'h3CAA;
  LUT4 n121_s0 (
    .F(n121_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n111_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=16'hC3AA;
  LUT4 n122_s0 (
    .F(n122_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n73_8),
    .I3(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=16'h3CAA;
  LUT4 n123_s0 (
    .F(n123_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n113_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=16'hC3AA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_x_position_r[4]),
    .I1(n114_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'h3A;
  LUT4 n125_s0 (
    .F(n125_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n115_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=16'h3CAA;
  LUT4 n126_s0 (
    .F(n126_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=16'hC3AA;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n127_s1.INIT=8'h3A;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n128_s0.INIT=8'hCA;
  LUT3 n129_s0 (
    .F(n129_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n129_s0.INIT=8'hCA;
  LUT3 n130_s0 (
    .F(n130_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n130_s0.INIT=8'hCA;
  LUT3 n131_s0 (
    .F(n131_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n131_s0.INIT=8'hCA;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n132_s0.INIT=8'hCA;
  LUT3 n133_s0 (
    .F(n133_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n133_s0.INIT=8'hCA;
  LUT3 n134_s0 (
    .F(n134_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n134_s0.INIT=8'hCA;
  LUT3 n135_s0 (
    .F(n135_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n135_s0.INIT=8'hCA;
  LUT3 n136_s0 (
    .F(n136_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n136_s0.INIT=8'hCA;
  LUT3 n137_s0 (
    .F(n137_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n137_s0.INIT=8'hCA;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n138_s0.INIT=8'hCA;
  LUT3 n139_s0 (
    .F(n139_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n139_s0.INIT=8'hCA;
  LUT3 n140_s0 (
    .F(n140_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n140_s0.INIT=8'hCA;
  LUT3 n141_s0 (
    .F(n141_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n141_s0.INIT=8'hCA;
  LUT3 n142_s0 (
    .F(n142_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n142_s0.INIT=8'hCA;
  LUT3 n143_s0 (
    .F(n143_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n143_s0.INIT=8'hCA;
  LUT3 n144_s0 (
    .F(n144_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n144_s0.INIT=8'hCA;
  LUT3 n145_s0 (
    .F(n145_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n145_s0.INIT=8'hCA;
  LUT3 n146_s0 (
    .F(n146_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n146_s0.INIT=8'hCA;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n66_s1.INIT=4'h8;
  LUT2 n67_s2 (
    .F(n67_5),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n67_s2.INIT=4'h4;
  LUT3 n109_s1 (
    .F(n109_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n111_6) 
);
defparam n109_s1.INIT=8'h01;
  LUT2 n115_s1 (
    .F(n115_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n115_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n114_s2 (
    .F(n114_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n114_s2.INIT=16'h01FE;
  LUT4 n113_s2 (
    .F(n113_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n113_s2.INIT=16'h0001;
  LUT3 n111_s2 (
    .F(n111_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n113_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n111_s2.INIT=8'h20;
  LUT4 n110_s2 (
    .F(n110_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n113_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam n110_s2.INIT=16'h5155;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n66_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(n67_5) 
);
  DFFRE ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(lcd_clk_d),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n109_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n110_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n111_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n112_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n113_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n114_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n115_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n116_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n117_4),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n118_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n119_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n120_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n121_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n122_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n123_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n124_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n125_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n126_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n127_4),
    .CLK(lcd_clk_d) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n128_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n129_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n130_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n131_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n132_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n133_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n134_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n135_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n136_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n137_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n138_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n139_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n140_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n141_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n142_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n143_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n144_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n145_3),
    .CLK(lcd_clk_d) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n146_3),
    .CLK(lcd_clk_d) 
);
  video_ram_line_buffer u_buf_even (
    .lcd_clk_d(lcd_clk_d),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_12(ff_re_13),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .lcd_clk_d(lcd_clk_d),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_13),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  lcd_clk_d,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input lcd_clk_d;
input [5:0] ff_tap1_r;
input [5:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(lcd_clk_d) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,ff_coeff3[5:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  lcd_clk_d,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input lcd_clk_d;
input [5:0] ff_tap1_g;
input [5:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(lcd_clk_d) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,ff_coeff3[5:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  lcd_clk_d,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input lcd_clk_d;
input [5:0] ff_tap1_b;
input [5:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(lcd_clk_d) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(lcd_clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(lcd_clk_d) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,ff_coeff3[5:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  lcd_clk_d,
  n712_3,
  n1710_5,
  i2s_audio_en_d,
  w_scanline,
  w_vdp_enable,
  p_vdp_r_5_3,
  n73_8,
  w_normalize,
  w_denominator,
  ff_h_cnt,
  w_vdp_vcounter,
  w_vdp_hcounter,
  w_left_offset,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  n113_6,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input lcd_clk_d;
input n712_3;
input n1710_5;
input i2s_audio_en_d;
input w_scanline;
input w_vdp_enable;
input p_vdp_r_5_3;
input n73_8;
input [7:0] w_normalize;
input [7:0] w_denominator;
input [10:0] ff_h_cnt;
input [1:0] w_vdp_vcounter;
input [10:1] w_vdp_hcounter;
input [7:0] w_left_offset;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output n113_6;
output [7:3] w_data_r_out;
output [7:3] w_data_g_out;
output [7:3] w_data_b_out;
wire n722_4;
wire n102_3;
wire n103_3;
wire n105_3;
wire n736_4;
wire w_active_start;
wire n730_4;
wire w_we_buf;
wire w_next_numerator_7_12;
wire ff_coeff1_addr_tmp_18;
wire n736_5;
wire w_active_start_4;
wire w_active_start_5;
wire w_active_start_6;
wire n736_6;
wire w_active_start_7;
wire w_active_start_8;
wire n736_7;
wire n104_5;
wire ff_coeff1_0_25;
wire w_we_buf_35;
wire n49_8;
wire ff_x_position_r_8_7;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_7_0_COUT;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_1_COUT;
wire w_sub_numerator_0_3;
wire w_sub_numerator_1_3;
wire w_sub_numerator_2_3;
wire w_sub_numerator_3_3;
wire w_sub_numerator_4_3;
wire w_sub_numerator_5_3;
wire w_sub_numerator_6_3;
wire w_sub_numerator_7_3;
wire w_sub_numerator_8_0_COUT;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_gain_7_8;
wire w_gain_7_9;
wire w_next_numerator_4_10;
wire ff_coeff1_0_26;
wire [7:5] w_next_numerator;
wire [9:0] ff_x_position_r;
wire [7:0] ff_numerator;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [5:0] ff_coeff3;
wire [5:0] ff_coeff;
wire [7:0] w_odd_gain;
wire [8:0] w_sub_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT2 n722_s1 (
    .F(n722_4),
    .I0(w_active_start),
    .I1(i2s_audio_en_d) 
);
defparam n722_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(w_sub_numerator[7]),
    .I1(w_next_numerator[7]),
    .I2(w_sub_numerator[8]) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(w_sub_numerator[6]),
    .I1(w_next_numerator[6]),
    .I2(w_sub_numerator[8]) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(w_sub_numerator[4]),
    .I1(ff_numerator[4]),
    .I2(w_sub_numerator[8]) 
);
defparam n105_s0.INIT=8'h3A;
  LUT4 n736_s1 (
    .F(n736_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n736_5),
    .I3(n712_3) 
);
defparam n736_s1.INIT=16'hFF80;
  LUT4 w_active_start_s0 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(w_active_start_4),
    .I2(w_active_start_5),
    .I3(w_active_start_6) 
);
defparam w_active_start_s0.INIT=16'h4000;
  LUT2 n730_s1 (
    .F(n730_4),
    .I0(w_vdp_vcounter[0]),
    .I1(w_scanline) 
);
defparam n730_s1.INIT=4'h7;
  LUT2 w_next_numerator_5_s3 (
    .F(w_next_numerator[5]),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam w_next_numerator_5_s3.INIT=4'h6;
  LUT3 w_next_numerator_6_s3 (
    .F(w_next_numerator[6]),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[6]) 
);
defparam w_next_numerator_6_s3.INIT=8'h78;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_35),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h15FE;
  LUT4 w_next_numerator_7_s4 (
    .F(w_next_numerator[7]),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[6]),
    .I3(ff_numerator[7]) 
);
defparam w_next_numerator_7_s4.INIT=16'h807F;
  LUT4 w_next_numerator_7_s5 (
    .F(w_next_numerator_7_12),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[7]) 
);
defparam w_next_numerator_7_s5.INIT=16'hFF80;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n736_s2 (
    .F(n736_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n736_6) 
);
defparam n736_s2.INIT=8'h80;
  LUT4 w_active_start_s1 (
    .F(w_active_start_4),
    .I0(ff_h_cnt[6]),
    .I1(w_left_offset[4]),
    .I2(ff_h_cnt[9]),
    .I3(w_left_offset[7]) 
);
defparam w_active_start_s1.INIT=16'h9009;
  LUT4 w_active_start_s2 (
    .F(w_active_start_5),
    .I0(ff_h_cnt[3]),
    .I1(w_left_offset[1]),
    .I2(ff_h_cnt[8]),
    .I3(w_left_offset[6]) 
);
defparam w_active_start_s2.INIT=16'h9009;
  LUT4 w_active_start_s3 (
    .F(w_active_start_6),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[10]),
    .I2(w_active_start_7),
    .I3(w_active_start_8) 
);
defparam w_active_start_s3.INIT=16'h1000;
  LUT4 n736_s3 (
    .F(n736_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n736_7) 
);
defparam n736_s3.INIT=16'h4000;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(ff_h_cnt[4]),
    .I1(w_left_offset[2]),
    .I2(ff_h_cnt[7]),
    .I3(w_left_offset[5]) 
);
defparam w_active_start_s4.INIT=16'h9009;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[2]),
    .I1(w_left_offset[0]),
    .I2(ff_h_cnt[5]),
    .I3(w_left_offset[3]) 
);
defparam w_active_start_s5.INIT=16'h9009;
  LUT3 n736_s4 (
    .F(n736_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n736_s4.INIT=8'h10;
  LUT4 n104_s1 (
    .F(n104_5),
    .I0(w_sub_numerator[5]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]),
    .I3(w_sub_numerator[8]) 
);
defparam n104_s1.INIT=16'h3CAA;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_35),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n113_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h8E88;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(w_sub_numerator[8]),
    .I1(ff_active),
    .I2(ff_x_position_r[0]) 
);
defparam n49_s3.INIT=8'hB4;
  LUT2 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(w_sub_numerator[8]),
    .I1(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=4'h4;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(lcd_clk_d),
    .CE(ff_active),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(lcd_clk_d),
    .CE(ff_active),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_5),
    .CLK(lcd_clk_d),
    .CE(ff_active),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_3),
    .CLK(lcd_clk_d),
    .CE(ff_active),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator[3]),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_2_s0 (
    .Q(ff_numerator[2]),
    .D(w_sub_numerator[2]),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_1_s0 (
    .Q(ff_numerator[1]),
    .D(w_sub_numerator[1]),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n722_4) 
);
  DFFRE ff_numerator_0_s0 (
    .Q(ff_numerator[0]),
    .D(w_sub_numerator[0]),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n722_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(lcd_clk_d),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(lcd_clk_d) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(lcd_clk_d) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(lcd_clk_d) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(lcd_clk_d) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_active_start),
    .RESET(n736_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tap0_r_5_7) 
);
  DFFS ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_9),
    .CLK(lcd_clk_d),
    .SET(w_gain_7_8) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(lcd_clk_d),
    .RESET(n730_4) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(lcd_clk_d),
    .RESET(n730_4) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(lcd_clk_d),
    .RESET(n730_4) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(lcd_clk_d),
    .RESET(n730_4) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(lcd_clk_d),
    .RESET(n730_4) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(lcd_clk_d),
    .CE(ff_x_position_r_8_7),
    .RESET(n712_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(lcd_clk_d) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(lcd_clk_d) 
);
  DFFR ff_x_position_r_0_s2 (
    .Q(ff_x_position_r[0]),
    .D(n49_8),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
defparam ff_x_position_r_0_s2.INIT=1'b0;
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:2],ff_coeff3[5:4]}),
    .DI({GND,GND,ff_coeff[5:4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(lcd_clk_d) 
);
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT[17:15],ff_coeff[5:0],DOUT[8:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,ff_numerator[7:0]}),
    .B({GND,w_normalize[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(n1710_5) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_r_out[7:3],DOUT_0[9:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7],GND,GND,ff_gain[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_g_out[7:3],DOUT_1[9:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7],GND,GND,ff_gain[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_2[17:15],w_data_b_out[7:3],DOUT_2[9:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7],GND,GND,ff_gain[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_7_0_COUT),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_1_COUT),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_sub_numerator_0_s (
    .SUM(w_sub_numerator[0]),
    .COUT(w_sub_numerator_0_3),
    .I0(ff_numerator[0]),
    .I1(w_denominator[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_sub_numerator_0_s.ALU_MODE=1;
  ALU w_sub_numerator_1_s (
    .SUM(w_sub_numerator[1]),
    .COUT(w_sub_numerator_1_3),
    .I0(ff_numerator[1]),
    .I1(w_denominator[1]),
    .I3(GND),
    .CIN(w_sub_numerator_0_3) 
);
defparam w_sub_numerator_1_s.ALU_MODE=1;
  ALU w_sub_numerator_2_s (
    .SUM(w_sub_numerator[2]),
    .COUT(w_sub_numerator_2_3),
    .I0(ff_numerator[2]),
    .I1(w_denominator[2]),
    .I3(GND),
    .CIN(w_sub_numerator_1_3) 
);
defparam w_sub_numerator_2_s.ALU_MODE=1;
  ALU w_sub_numerator_3_s (
    .SUM(w_sub_numerator[3]),
    .COUT(w_sub_numerator_3_3),
    .I0(ff_numerator[3]),
    .I1(w_denominator[3]),
    .I3(GND),
    .CIN(w_sub_numerator_2_3) 
);
defparam w_sub_numerator_3_s.ALU_MODE=1;
  ALU w_sub_numerator_4_s (
    .SUM(w_sub_numerator[4]),
    .COUT(w_sub_numerator_4_3),
    .I0(w_next_numerator_4_10),
    .I1(w_denominator[4]),
    .I3(GND),
    .CIN(w_sub_numerator_3_3) 
);
defparam w_sub_numerator_4_s.ALU_MODE=1;
  ALU w_sub_numerator_5_s (
    .SUM(w_sub_numerator[5]),
    .COUT(w_sub_numerator_5_3),
    .I0(w_next_numerator[5]),
    .I1(w_denominator[5]),
    .I3(GND),
    .CIN(w_sub_numerator_4_3) 
);
defparam w_sub_numerator_5_s.ALU_MODE=1;
  ALU w_sub_numerator_6_s (
    .SUM(w_sub_numerator[6]),
    .COUT(w_sub_numerator_6_3),
    .I0(w_next_numerator[6]),
    .I1(w_denominator[6]),
    .I3(GND),
    .CIN(w_sub_numerator_5_3) 
);
defparam w_sub_numerator_6_s.ALU_MODE=1;
  ALU w_sub_numerator_7_s (
    .SUM(w_sub_numerator[7]),
    .COUT(w_sub_numerator_7_3),
    .I0(w_next_numerator[7]),
    .I1(w_denominator[7]),
    .I3(GND),
    .CIN(w_sub_numerator_6_3) 
);
defparam w_sub_numerator_7_s.ALU_MODE=1;
  ALU w_sub_numerator_8_s (
    .SUM(w_sub_numerator[8]),
    .COUT(w_sub_numerator_8_0_COUT),
    .I0(w_next_numerator_7_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_sub_numerator_7_3) 
);
defparam w_sub_numerator_8_s.ALU_MODE=1;
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_gain_7_s4 (
    .O(w_gain_7_8),
    .I(w_scanline) 
);
  INV w_gain_7_s5 (
    .O(w_gain_7_9),
    .I(w_vdp_vcounter[0]) 
);
  INV w_next_numerator_4_s5 (
    .O(w_next_numerator_4_10),
    .I(ff_numerator[4]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .lcd_clk_d(lcd_clk_d),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .ff_active(ff_active),
    .n73_8(n73_8),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .n113_6(n113_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .lcd_clk_d(lcd_clk_d),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[5:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .lcd_clk_d(lcd_clk_d),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[5:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .lcd_clk_d(lcd_clk_d),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[5:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  lcd_clk_d,
  n1710_5,
  i2s_audio_en_d,
  w_scanline,
  w_vdp_enable,
  p_vdp_r_5_3,
  n73_8,
  w_normalize,
  w_denominator,
  w_vdp_vcounter,
  w_vdp_hcounter,
  w_left_offset,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  lcd_vsync_d,
  lcd_de_d,
  lcd_hsync_d,
  n113_6,
  lcd_red_d,
  lcd_green_d,
  lcd_blue_d
)
;
input lcd_clk_d;
input n1710_5;
input i2s_audio_en_d;
input w_scanline;
input w_vdp_enable;
input p_vdp_r_5_3;
input n73_8;
input [7:0] w_normalize;
input [7:0] w_denominator;
input [1:0] w_vdp_vcounter;
input [10:1] w_vdp_hcounter;
input [7:0] w_left_offset;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output lcd_vsync_d;
output lcd_de_d;
output lcd_hsync_d;
output n113_6;
output [4:0] lcd_red_d;
output [5:1] lcd_green_d;
output [4:0] lcd_blue_d;
wire w_h_back_porch_end;
wire w_v_back_porch_end;
wire n712_3;
wire n300_4;
wire ff_v_active_6;
wire n163_6;
wire n161_6;
wire n160_6;
wire n159_6;
wire n158_6;
wire n157_6;
wire n156_6;
wire n155_6;
wire n229_6;
wire w_h_pulse_start_9;
wire w_h_back_porch_end_7;
wire w_h_back_porch_end_8;
wire w_v_back_porch_end_5;
wire n300_5;
wire ff_v_sync_6;
wire n162_7;
wire n162_8;
wire n159_7;
wire n156_7;
wire w_h_pulse_start_10;
wire w_h_back_porch_end_9;
wire w_v_back_porch_end_6;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n162_10;
wire ff_v_sync_10;
wire n164_10;
wire w_h_pulse_start;
wire n126_11;
wire ff_h_active;
wire ff_v_active;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_0_COUT;
wire n90_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:3] w_data_r_out;
wire [7:3] w_data_g_out;
wire [7:3] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s3 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(w_h_back_porch_end_7),
    .I3(w_h_back_porch_end_8) 
);
defparam w_h_back_porch_end_s3.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT4 n289_s1 (
    .F(n712_3),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_pulse_start_9),
    .I3(i2s_audio_en_d) 
);
defparam n289_s1.INIT=16'h80FF;
  LUT4 n300_s1 (
    .F(n300_4),
    .I0(ff_h_cnt[9]),
    .I1(n300_5),
    .I2(w_h_back_porch_end_8),
    .I3(i2s_audio_en_d) 
);
defparam n300_s1.INIT=16'h80FF;
  LUT2 lcd_de_d_s (
    .F(lcd_de_d),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam lcd_de_d_s.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_pulse_start),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n163_s2 (
    .F(n163_6),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n163_s2.INIT=4'h6;
  LUT4 n161_s2 (
    .F(n161_6),
    .I0(ff_v_cnt[2]),
    .I1(n162_8),
    .I2(n162_7),
    .I3(ff_v_cnt[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_6),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(n162_8),
    .I3(ff_v_cnt[4]) 
);
defparam n160_s2.INIT=16'h7F80;
  LUT2 n159_s2 (
    .F(n159_6),
    .I0(ff_v_cnt[5]),
    .I1(n159_7) 
);
defparam n159_s2.INIT=4'h6;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(ff_v_cnt[5]),
    .I1(n159_7),
    .I2(ff_v_cnt[6]) 
);
defparam n158_s2.INIT=8'h78;
  LUT4 n157_s2 (
    .F(n157_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n159_7),
    .I3(ff_v_cnt[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_6),
    .I0(ff_v_cnt[8]),
    .I1(n156_7) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_6),
    .I0(ff_v_cnt[8]),
    .I1(n156_7),
    .I2(n162_7),
    .I3(ff_v_cnt[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT2 n229_s2 (
    .F(n229_6),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_sync_6) 
);
defparam n229_s2.INIT=4'hB;
  LUT4 w_h_pulse_start_s6 (
    .F(w_h_pulse_start_9),
    .I0(w_h_pulse_start_10),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]),
    .I3(n300_5) 
);
defparam w_h_pulse_start_s6.INIT=16'h8000;
  LUT3 w_h_back_porch_end_s4 (
    .F(w_h_back_porch_end_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]) 
);
defparam w_h_back_porch_end_s4.INIT=8'h01;
  LUT4 w_h_back_porch_end_s5 (
    .F(w_h_back_porch_end_8),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(w_h_back_porch_end_9),
    .I3(ff_h_cnt[2]) 
);
defparam w_h_back_porch_end_s5.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=8'h10;
  LUT4 n300_s2 (
    .F(n300_5),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[8]) 
);
defparam n300_s2.INIT=16'h1000;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT4 n162_s3 (
    .F(n162_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6),
    .I3(n162_8) 
);
defparam n162_s3.INIT=16'h4000;
  LUT2 n162_s4 (
    .F(n162_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n162_s4.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_7),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(n159_7) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 w_h_pulse_start_s7 (
    .F(w_h_pulse_start_10),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]) 
);
defparam w_h_pulse_start_s7.INIT=8'h10;
  LUT3 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end_9),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[10]),
    .I2(ff_h_cnt[3]) 
);
defparam w_h_back_porch_end_s6.INIT=8'h10;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(w_v_back_porch_end_7) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT3 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=8'h01;
  LUT4 n162_s5 (
    .F(n162_10),
    .I0(n162_7),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n162_s5.INIT=16'h1444;
  LUT4 ff_v_sync_s6 (
    .F(ff_v_sync_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_pulse_start_9),
    .I3(ff_v_sync_6) 
);
defparam ff_v_sync_s6.INIT=16'h1000;
  LUT3 lcd_red_d_4_s0 (
    .F(lcd_red_d[4]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_red_d_4_s0.INIT=8'h80;
  LUT3 lcd_red_d_3_s0 (
    .F(lcd_red_d[3]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_red_d_3_s0.INIT=8'h80;
  LUT3 lcd_red_d_2_s0 (
    .F(lcd_red_d[2]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_red_d_2_s0.INIT=8'h80;
  LUT3 lcd_red_d_1_s0 (
    .F(lcd_red_d[1]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_red_d_1_s0.INIT=8'h80;
  LUT3 lcd_red_d_0_s0 (
    .F(lcd_red_d[0]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_red_d_0_s0.INIT=8'h80;
  LUT3 lcd_green_d_5_s0 (
    .F(lcd_green_d[5]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_green_d_5_s0.INIT=8'h80;
  LUT3 lcd_green_d_4_s0 (
    .F(lcd_green_d[4]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_green_d_4_s0.INIT=8'h80;
  LUT3 lcd_green_d_3_s0 (
    .F(lcd_green_d[3]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_green_d_3_s0.INIT=8'h80;
  LUT3 lcd_green_d_2_s0 (
    .F(lcd_green_d[2]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_green_d_2_s0.INIT=8'h80;
  LUT3 lcd_green_d_1_s0 (
    .F(lcd_green_d[1]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_green_d_1_s0.INIT=8'h80;
  LUT3 lcd_blue_d_4_s0 (
    .F(lcd_blue_d[4]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_blue_d_4_s0.INIT=8'h80;
  LUT3 lcd_blue_d_3_s0 (
    .F(lcd_blue_d[3]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_blue_d_3_s0.INIT=8'h80;
  LUT3 lcd_blue_d_2_s0 (
    .F(lcd_blue_d[2]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_blue_d_2_s0.INIT=8'h80;
  LUT3 lcd_blue_d_1_s0 (
    .F(lcd_blue_d[1]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_blue_d_1_s0.INIT=8'h80;
  LUT3 lcd_blue_d_0_s0 (
    .F(lcd_blue_d[0]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam lcd_blue_d_0_s0.INIT=8'h80;
  LUT4 n164_s5 (
    .F(n164_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_pulse_start_9),
    .I3(ff_v_cnt[0]) 
);
defparam n164_s5.INIT=16'hEF10;
  LUT3 w_h_pulse_start_s8 (
    .F(w_h_pulse_start),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_pulse_start_9) 
);
defparam w_h_pulse_start_s8.INIT=8'h10;
  LUT4 n126_s5 (
    .F(n126_11),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_pulse_start_9),
    .I3(lcd_hsync_d) 
);
defparam n126_s5.INIT=16'hEF80;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n81_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n82_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n83_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n84_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n85_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n86_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n87_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n88_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n89_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n90_6),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_h_back_porch_end),
    .RESET(n300_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n155_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n156_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n157_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n158_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n159_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n160_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n161_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n162_10),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n163_6),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(lcd_clk_d),
    .CE(ff_v_active_6),
    .RESET(n1710_5) 
);
  DFFRE ff_v_sync_s0 (
    .Q(lcd_vsync_d),
    .D(n229_6),
    .CLK(lcd_clk_d),
    .CE(ff_v_sync_10),
    .RESET(n1710_5) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n80_1),
    .CLK(lcd_clk_d),
    .RESET(n712_3) 
);
  DFFR ff_v_cnt_0_s1 (
    .Q(ff_v_cnt[0]),
    .D(n164_10),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_v_cnt_0_s1.INIT=1'b0;
  DFFS ff_h_sync_s4 (
    .Q(lcd_hsync_d),
    .D(n126_11),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
defparam ff_h_sync_s4.INIT=1'b1;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  INV n90_s2 (
    .O(n90_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag i182 (
    .lcd_clk_d(lcd_clk_d),
    .n712_3(n712_3),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_scanline(w_scanline),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n73_8(n73_8),
    .w_normalize(w_normalize[7:0]),
    .w_denominator(w_denominator[7:0]),
    .ff_h_cnt(ff_h_cnt[10:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_left_offset(w_left_offset[7:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .n113_6(n113_6),
    .w_data_r_out(w_data_r_out[7:3]),
    .w_data_g_out(w_data_g_out[7:3]),
    .w_data_b_out(w_data_b_out[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
module ip_ram (
  lcd_clk_d,
  w_vram_read_n,
  w_vram_write_n,
  w_vram_wdata,
  w_vram_address,
  w_vram_rdata_en,
  w_vram_rdata
)
;
input lcd_clk_d;
input w_vram_read_n;
input w_vram_write_n;
input [7:0] w_vram_wdata;
input [13:0] w_vram_address;
output w_vram_rdata_en;
output [7:0] w_vram_rdata;
wire w_vram_rdata_0_14;
wire n38_5;
wire n7_5;
wire [7:0] w_vram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 w_vram_rdata_7_s7 (
    .F(w_vram_rdata[7]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[7]) 
);
defparam w_vram_rdata_7_s7.INIT=4'h4;
  LUT2 w_vram_rdata_6_s7 (
    .F(w_vram_rdata[6]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[6]) 
);
defparam w_vram_rdata_6_s7.INIT=4'h4;
  LUT2 w_vram_rdata_5_s7 (
    .F(w_vram_rdata[5]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[5]) 
);
defparam w_vram_rdata_5_s7.INIT=4'h4;
  LUT2 w_vram_rdata_4_s7 (
    .F(w_vram_rdata[4]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[4]) 
);
defparam w_vram_rdata_4_s7.INIT=4'h4;
  LUT2 w_vram_rdata_3_s7 (
    .F(w_vram_rdata[3]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[3]) 
);
defparam w_vram_rdata_3_s7.INIT=4'h4;
  LUT2 w_vram_rdata_2_s7 (
    .F(w_vram_rdata[2]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[2]) 
);
defparam w_vram_rdata_2_s7.INIT=4'h4;
  LUT2 w_vram_rdata_1_s7 (
    .F(w_vram_rdata[1]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[1]) 
);
defparam w_vram_rdata_1_s7.INIT=4'h4;
  LUT2 w_vram_rdata_0_s7 (
    .F(w_vram_rdata[0]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[0]) 
);
defparam w_vram_rdata_0_s7.INIT=4'h4;
  DFF ff_rdata_en_s0 (
    .Q(w_vram_rdata_en),
    .D(n7_5),
    .CLK(lcd_clk_d) 
);
  DFF w_vram_rdata_0_s5 (
    .Q(w_vram_rdata_0_14),
    .D(w_vram_read_n),
    .CLK(lcd_clk_d) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_vram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_vram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_vram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_vram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_vram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_vram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_vram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_vram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  INV n38_s2 (
    .O(n38_5),
    .I(w_vram_write_n) 
);
  INV n7_s2 (
    .O(n7_5),
    .I(w_vram_read_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module ip_sdram (
  O_sdram_clk_d,
  n34_5,
  w_sdram_address_12_5,
  w_sdram_address_11_5,
  w_sdram_address_10_5,
  w_sdram_address_9_5,
  w_sdram_address_8_5,
  w_sdram_address_7_5,
  w_sdram_address_6_5,
  w_sdram_address_5_5,
  w_sdram_address_4_5,
  w_sdram_address_3_5,
  w_sdram_address_2_5,
  w_sdram_address_1_5,
  w_sdram_address_0_5,
  ff_reset_n,
  w_cpu_freeze,
  w_rfsh_n_i,
  ff_wr_n_i,
  n28_4,
  n28_4_14,
  w_sdram_address_22_6,
  n4_5,
  w_kanji_en,
  w_sdram_address_22_12,
  ff_rd_n,
  n28_9,
  n28_10,
  ff_dinst_7_6,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_mreq,
  n707_5,
  w_sdram_address_22_8,
  w_sdram_address_22_7,
  n28_5,
  w_sdram_address_16_11,
  w_sdram_d,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_state,
  w_a_i,
  ff_secondary_slot_0,
  ff_secondary_slot_1,
  ff_secondary_slot_4,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_wen_n_d,
  n914_3,
  n915_3,
  n916_3,
  n917_3,
  n918_3,
  n919_3,
  n920_3,
  n921_3,
  n948_4,
  w_sdram_q_en,
  O_sdram_cas_n_d,
  O_sdram_addr_d,
  w_sdram_q,
  O_sdram_dqm_d,
  O_sdram_ba_d
)
;
input O_sdram_clk_d;
input n34_5;
input w_sdram_address_12_5;
input w_sdram_address_11_5;
input w_sdram_address_10_5;
input w_sdram_address_9_5;
input w_sdram_address_8_5;
input w_sdram_address_7_5;
input w_sdram_address_6_5;
input w_sdram_address_5_5;
input w_sdram_address_4_5;
input w_sdram_address_3_5;
input w_sdram_address_2_5;
input w_sdram_address_1_5;
input w_sdram_address_0_5;
input ff_reset_n;
input w_cpu_freeze;
input w_rfsh_n_i;
input ff_wr_n_i;
input n28_4;
input n28_4_14;
input w_sdram_address_22_6;
input n4_5;
input w_kanji_en;
input w_sdram_address_22_12;
input ff_rd_n;
input n28_9;
input n28_10;
input ff_dinst_7_6;
input ff_req_inhibit;
input ff_mreq_inhibit;
input ff_mreq;
input n707_5;
input w_sdram_address_22_8;
input w_sdram_address_22_7;
input n28_5;
input w_sdram_address_16_11;
input [7:0] w_sdram_d;
input [22:13] w_sdram_address;
input [31:0] IO_sdram_dq_in;
input [2:0] ff_state;
input [15:14] w_a_i;
input ff_secondary_slot_0;
input ff_secondary_slot_1;
input ff_secondary_slot_4;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_wen_n_d;
output n914_3;
output n915_3;
output n916_3;
output n917_3;
output n918_3;
output n919_3;
output n920_3;
output n921_3;
output n948_4;
output w_sdram_q_en;
output O_sdram_cas_n_d;
output [10:0] O_sdram_addr_d;
output [7:0] w_sdram_q;
output [3:0] O_sdram_dqm_d;
output [1:0] O_sdram_ba_d;
wire n1079_6;
wire n1079_7;
wire n1080_6;
wire n1080_7;
wire n1081_6;
wire n1081_7;
wire n1082_6;
wire n1082_7;
wire n1083_6;
wire n1083_7;
wire n1084_6;
wire n1084_7;
wire n1085_6;
wire n1085_7;
wire n1086_6;
wire n1086_7;
wire n75_4;
wire n1078_5;
wire n181_3;
wire n1372_3;
wire n1373_3;
wire n533_3;
wire n419_5;
wire n480_3;
wire n565_3;
wire n1429_5;
wire n774_3;
wire n779_4;
wire n817_3;
wire n1444_4;
wire n1442_4;
wire n546_4;
wire n1105_5;
wire n434_11;
wire n437_13;
wire n440_12;
wire n443_11;
wire n446_11;
wire n763_9;
wire n678_10;
wire n681_10;
wire n684_10;
wire n687_10;
wire n690_10;
wire n759_11;
wire n760_11;
wire n764_11;
wire n765_11;
wire n767_11;
wire n768_11;
wire n769_11;
wire n770_11;
wire n771_11;
wire ff_is_write_7;
wire n311_5;
wire n310_5;
wire n309_5;
wire n308_5;
wire n307_5;
wire n306_5;
wire n225_6;
wire n673_5;
wire n496_10;
wire n495_10;
wire n493_10;
wire n489_10;
wire ff_sdr_command_1_6;
wire n762_16;
wire ff_sdr_address_9_6;
wire ff_do_main_state_9;
wire n530_5;
wire n521_5;
wire n75_5;
wire n75_6;
wire n1078_6;
wire n179_4;
wire n179_5;
wire n181_4;
wire n181_5;
wire n181_6;
wire n419_6;
wire n435_4;
wire n774_4;
wire n774_5;
wire n774_6;
wire n779_6;
wire n546_5;
wire ff_main_timer_12_7;
wire ff_no_refresh_7_9;
wire n434_12;
wire n434_13;
wire n434_14;
wire n437_14;
wire n437_15;
wire n440_13;
wire n443_12;
wire n446_12;
wire n446_13;
wire n446_14;
wire n678_11;
wire n681_11;
wire n684_11;
wire n687_11;
wire n690_11;
wire n308_6;
wire n673_6;
wire n13_7;
wire n496_11;
wire n493_11;
wire n491_11;
wire ff_sdr_command_1_7;
wire n529_6;
wire n523_6;
wire n75_7;
wire n179_6;
wire n179_7;
wire n181_7;
wire n434_15;
wire n678_12;
wire n681_12;
wire n13_8;
wire n13_9;
wire n75_8;
wire n75_9;
wire n13_10;
wire n13_11;
wire n13_12;
wire n13_13;
wire n13_14;
wire n1341_5;
wire n225_9;
wire n779_8;
wire n675_18;
wire n435_6;
wire n559_6;
wire n763_12;
wire n1372_6;
wire n758_27;
wire n568_13;
wire n446_17;
wire n29_8;
wire ff_wr_n_10;
wire n523_8;
wire n525_7;
wire n528_7;
wire n529_8;
wire n531_7;
wire n491_14;
wire ff_main_timer_12_9;
wire n224_9;
wire n305_8;
wire ff_no_refresh_7_14;
wire n312_9;
wire n13_17;
wire n519_10;
wire ff_main_timer_13_19;
wire n559_8;
wire ff_rd_wr_accept;
wire ff_rfsh_accept;
wire ff_wr_n;
wire ff_do_refresh;
wire ff_do_main_state;
wire ff_is_write_4;
wire ff_req;
wire ff_rd_n_15;
wire n1079_9;
wire n1080_9;
wire n1081_9;
wire n1082_9;
wire n1083_9;
wire n1084_9;
wire n1085_9;
wire n1086_9;
wire n818_5;
wire n1105_8;
wire n224_12;
wire [7:0] ff_wdata;
wire [22:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [7:0] ff_no_refresh;
wire VCC;
wire GND;
  LUT3 n1079_s6 (
    .F(n1079_6),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[15]),
    .I2(ff_address[0]) 
);
defparam n1079_s6.INIT=8'hCA;
  LUT3 n1079_s7 (
    .F(n1079_7),
    .I0(IO_sdram_dq_in[23]),
    .I1(IO_sdram_dq_in[31]),
    .I2(ff_address[0]) 
);
defparam n1079_s7.INIT=8'hCA;
  LUT3 n1080_s6 (
    .F(n1080_6),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[14]),
    .I2(ff_address[0]) 
);
defparam n1080_s6.INIT=8'hCA;
  LUT3 n1080_s7 (
    .F(n1080_7),
    .I0(IO_sdram_dq_in[22]),
    .I1(IO_sdram_dq_in[30]),
    .I2(ff_address[0]) 
);
defparam n1080_s7.INIT=8'hCA;
  LUT3 n1081_s6 (
    .F(n1081_6),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[13]),
    .I2(ff_address[0]) 
);
defparam n1081_s6.INIT=8'hCA;
  LUT3 n1081_s7 (
    .F(n1081_7),
    .I0(IO_sdram_dq_in[21]),
    .I1(IO_sdram_dq_in[29]),
    .I2(ff_address[0]) 
);
defparam n1081_s7.INIT=8'hCA;
  LUT3 n1082_s6 (
    .F(n1082_6),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[12]),
    .I2(ff_address[0]) 
);
defparam n1082_s6.INIT=8'hCA;
  LUT3 n1082_s7 (
    .F(n1082_7),
    .I0(IO_sdram_dq_in[20]),
    .I1(IO_sdram_dq_in[28]),
    .I2(ff_address[0]) 
);
defparam n1082_s7.INIT=8'hCA;
  LUT3 n1083_s6 (
    .F(n1083_6),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[11]),
    .I2(ff_address[0]) 
);
defparam n1083_s6.INIT=8'hCA;
  LUT3 n1083_s7 (
    .F(n1083_7),
    .I0(IO_sdram_dq_in[19]),
    .I1(IO_sdram_dq_in[27]),
    .I2(ff_address[0]) 
);
defparam n1083_s7.INIT=8'hCA;
  LUT3 n1084_s6 (
    .F(n1084_6),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[10]),
    .I2(ff_address[0]) 
);
defparam n1084_s6.INIT=8'hCA;
  LUT3 n1084_s7 (
    .F(n1084_7),
    .I0(IO_sdram_dq_in[18]),
    .I1(IO_sdram_dq_in[26]),
    .I2(ff_address[0]) 
);
defparam n1084_s7.INIT=8'hCA;
  LUT3 n1085_s6 (
    .F(n1085_6),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[9]),
    .I2(ff_address[0]) 
);
defparam n1085_s6.INIT=8'hCA;
  LUT3 n1085_s7 (
    .F(n1085_7),
    .I0(IO_sdram_dq_in[17]),
    .I1(IO_sdram_dq_in[25]),
    .I2(ff_address[0]) 
);
defparam n1085_s7.INIT=8'hCA;
  LUT3 n1086_s6 (
    .F(n1086_6),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[8]),
    .I2(ff_address[0]) 
);
defparam n1086_s6.INIT=8'hCA;
  LUT3 n1086_s7 (
    .F(n1086_7),
    .I0(IO_sdram_dq_in[16]),
    .I1(IO_sdram_dq_in[24]),
    .I2(ff_address[0]) 
);
defparam n1086_s7.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(w_cpu_freeze),
    .I1(n75_5),
    .I2(n75_6) 
);
defparam n75_s1.INIT=8'hE0;
  LUT4 n1078_s2 (
    .F(n1078_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n1078_6),
    .I3(ff_main_state[0]) 
);
defparam n1078_s2.INIT=16'h1000;
  LUT4 n181_s0 (
    .F(n181_3),
    .I0(n181_4),
    .I1(ff_req),
    .I2(n181_5),
    .I3(n181_6) 
);
defparam n181_s0.INIT=16'hFF10;
  LUT4 n1372_s0 (
    .F(n1372_3),
    .I0(ff_wr_n),
    .I1(ff_rd_n_15),
    .I2(ff_rd_wr_accept),
    .I3(n1372_6) 
);
defparam n1372_s0.INIT=16'h0700;
  LUT3 n1373_s0 (
    .F(n1373_3),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i),
    .I2(n181_5) 
);
defparam n1373_s0.INIT=8'h10;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n435_6) 
);
defparam n533_s0.INIT=8'h10;
  LUT3 n419_s2 (
    .F(n419_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n419_6) 
);
defparam n419_s2.INIT=8'h40;
  LUT4 n480_s0 (
    .F(n480_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_9),
    .I2(n419_6),
    .I3(ff_main_state[0]) 
);
defparam n480_s0.INIT=16'h1000;
  LUT4 n565_s0 (
    .F(n565_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n435_4) 
);
defparam n565_s0.INIT=16'h1C00;
  LUT2 n1429_s2 (
    .F(n1429_5),
    .I0(ff_reset_n),
    .I1(ff_sdr_ready) 
);
defparam n1429_s2.INIT=4'h7;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(ff_sdr_ready),
    .I2(n774_5),
    .I3(n774_6) 
);
defparam n774_s0.INIT=16'h00FB;
  LUT4 n779_s1 (
    .F(n779_4),
    .I0(n779_8),
    .I1(ff_address[7]),
    .I2(n774_6),
    .I3(n779_6) 
);
defparam n779_s1.INIT=16'hF8FF;
  LUT2 n817_s0 (
    .F(n817_3),
    .I0(ff_sdr_ready),
    .I1(n774_4) 
);
defparam n817_s0.INIT=4'h8;
  LUT3 n1444_s1 (
    .F(n1444_4),
    .I0(ff_rd_wr_accept),
    .I1(n1078_5),
    .I2(ff_reset_n) 
);
defparam n1444_s1.INIT=8'h8F;
  LUT3 n1442_s1 (
    .F(n1442_4),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i),
    .I2(ff_reset_n) 
);
defparam n1442_s1.INIT=8'h8F;
  LUT2 n546_s1 (
    .F(n546_4),
    .I0(n559_6),
    .I1(n546_5) 
);
defparam n546_s1.INIT=4'hE;
  LUT2 n1105_s2 (
    .F(n1105_5),
    .I0(ff_reset_n),
    .I1(n1078_5) 
);
defparam n1105_s2.INIT=4'h7;
  LUT4 n434_s7 (
    .F(n434_11),
    .I0(n434_12),
    .I1(n434_13),
    .I2(ff_main_state[4]),
    .I3(n434_14) 
);
defparam n434_s7.INIT=16'hBEAA;
  LUT4 n437_s9 (
    .F(n437_13),
    .I0(n437_14),
    .I1(ff_main_state[2]),
    .I2(n437_15),
    .I3(n434_14) 
);
defparam n437_s9.INIT=16'hB4C3;
  LUT4 n440_s8 (
    .F(n440_12),
    .I0(n440_13),
    .I1(ff_main_state[2]),
    .I2(n437_14),
    .I3(n434_14) 
);
defparam n440_s8.INIT=16'h7D55;
  LUT3 n443_s7 (
    .F(n443_11),
    .I0(n434_14),
    .I1(ff_main_state[1]),
    .I2(n443_12) 
);
defparam n443_s7.INIT=8'h7C;
  LUT4 n446_s7 (
    .F(n446_11),
    .I0(n446_12),
    .I1(n434_14),
    .I2(n446_13),
    .I3(n446_14) 
);
defparam n446_s7.INIT=16'hFFF4;
  LUT2 n763_s5 (
    .F(n763_9),
    .I0(ff_address[18]),
    .I1(n763_12) 
);
defparam n763_s5.INIT=4'h8;
  LUT4 n678_s5 (
    .F(n678_10),
    .I0(O_sdram_wen_n_d),
    .I1(n1372_6),
    .I2(n678_11),
    .I3(n546_5) 
);
defparam n678_s5.INIT=16'h008F;
  LUT4 n681_s5 (
    .F(n681_10),
    .I0(O_sdram_dqm_d[3]),
    .I1(n1372_6),
    .I2(n681_11),
    .I3(n559_8) 
);
defparam n681_s5.INIT=16'h008F;
  LUT4 n684_s5 (
    .F(n684_10),
    .I0(O_sdram_dqm_d[2]),
    .I1(n1372_6),
    .I2(n684_11),
    .I3(n559_8) 
);
defparam n684_s5.INIT=16'h008F;
  LUT4 n687_s5 (
    .F(n687_10),
    .I0(O_sdram_dqm_d[1]),
    .I1(n1372_6),
    .I2(n687_11),
    .I3(n559_8) 
);
defparam n687_s5.INIT=16'h008F;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(O_sdram_dqm_d[0]),
    .I1(n1372_6),
    .I2(n690_11),
    .I3(n559_8) 
);
defparam n690_s5.INIT=16'h008F;
  LUT3 n759_s6 (
    .F(n759_11),
    .I0(n763_12),
    .I1(n779_8),
    .I2(ff_address[22]) 
);
defparam n759_s6.INIT=8'hE0;
  LUT3 n760_s6 (
    .F(n760_11),
    .I0(n763_12),
    .I1(n779_8),
    .I2(ff_address[21]) 
);
defparam n760_s6.INIT=8'hE0;
  LUT4 n764_s6 (
    .F(n764_11),
    .I0(ff_address[17]),
    .I1(n763_12),
    .I2(ff_address[9]),
    .I3(n779_8) 
);
defparam n764_s6.INIT=16'hF888;
  LUT4 n765_s6 (
    .F(n765_11),
    .I0(ff_address[16]),
    .I1(n763_12),
    .I2(ff_address[8]),
    .I3(n779_8) 
);
defparam n765_s6.INIT=16'hF888;
  LUT4 n767_s6 (
    .F(n767_11),
    .I0(ff_address[14]),
    .I1(n763_12),
    .I2(ff_address[6]),
    .I3(n779_8) 
);
defparam n767_s6.INIT=16'hF888;
  LUT4 n768_s6 (
    .F(n768_11),
    .I0(ff_address[13]),
    .I1(n763_12),
    .I2(ff_address[5]),
    .I3(n779_8) 
);
defparam n768_s6.INIT=16'hF888;
  LUT4 n769_s6 (
    .F(n769_11),
    .I0(ff_address[12]),
    .I1(n763_12),
    .I2(ff_address[4]),
    .I3(n779_8) 
);
defparam n769_s6.INIT=16'hF888;
  LUT4 n770_s6 (
    .F(n770_11),
    .I0(ff_address[11]),
    .I1(n763_12),
    .I2(ff_address[3]),
    .I3(n779_8) 
);
defparam n770_s6.INIT=16'hF888;
  LUT4 n771_s6 (
    .F(n771_11),
    .I0(ff_address[10]),
    .I1(n763_12),
    .I2(ff_address[2]),
    .I3(n779_8) 
);
defparam n771_s6.INIT=16'hF888;
  LUT4 ff_is_write_s3 (
    .F(ff_is_write_7),
    .I0(n179_4),
    .I1(n181_4),
    .I2(n179_5),
    .I3(n181_6) 
);
defparam ff_is_write_s3.INIT=16'hFF40;
  LUT2 n311_s1 (
    .F(n311_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]) 
);
defparam n311_s1.INIT=4'h6;
  LUT3 n310_s1 (
    .F(n310_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]) 
);
defparam n310_s1.INIT=8'h78;
  LUT4 n309_s1 (
    .F(n309_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]),
    .I3(ff_no_refresh[3]) 
);
defparam n309_s1.INIT=16'h7F80;
  LUT2 n308_s1 (
    .F(n308_5),
    .I0(ff_no_refresh[4]),
    .I1(n308_6) 
);
defparam n308_s1.INIT=4'h6;
  LUT3 n307_s1 (
    .F(n307_5),
    .I0(ff_no_refresh[4]),
    .I1(n308_6),
    .I2(ff_no_refresh[5]) 
);
defparam n307_s1.INIT=8'h78;
  LUT4 n306_s1 (
    .F(n306_5),
    .I0(ff_no_refresh[4]),
    .I1(ff_no_refresh[5]),
    .I2(n308_6),
    .I3(ff_no_refresh[6]) 
);
defparam n306_s1.INIT=16'h7F80;
  LUT4 n225_s2 (
    .F(n225_6),
    .I0(n225_9),
    .I1(ff_rd_n_15),
    .I2(ff_rd_wr_accept),
    .I3(ff_req) 
);
defparam n225_s2.INIT=16'h00F4;
  LUT4 n673_s1 (
    .F(n673_5),
    .I0(ff_sdr_ready),
    .I1(n673_6),
    .I2(n559_8),
    .I3(n546_5) 
);
defparam n673_s1.INIT=16'h000D;
  LUT3 n496_s4 (
    .F(n496_10),
    .I0(ff_main_timer[4]),
    .I1(n496_11),
    .I2(ff_main_timer[5]) 
);
defparam n496_s4.INIT=8'hB4;
  LUT4 n495_s4 (
    .F(n495_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n496_11),
    .I3(ff_main_timer[6]) 
);
defparam n495_s4.INIT=16'hEF10;
  LUT3 n493_s4 (
    .F(n493_10),
    .I0(ff_main_timer[7]),
    .I1(n493_11),
    .I2(ff_main_timer[8]) 
);
defparam n493_s4.INIT=8'hB4;
  LUT4 n489_s4 (
    .F(n489_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n491_11),
    .I3(ff_main_timer[12]) 
);
defparam n489_s4.INIT=16'hEF10;
  LUT2 ff_sdr_command_1_s3 (
    .F(ff_sdr_command_1_6),
    .I0(n763_12),
    .I1(ff_sdr_command_1_7) 
);
defparam ff_sdr_command_1_s3.INIT=4'h7;
  LUT3 n762_s10 (
    .F(n762_16),
    .I0(ff_address[19]),
    .I1(n763_12),
    .I2(n774_6) 
);
defparam n762_s10.INIT=8'hF8;
  LUT2 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_6),
    .I0(n758_27),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=4'hB;
  LUT3 ff_do_main_state_s4 (
    .F(ff_do_main_state_9),
    .I0(n434_14),
    .I1(ff_main_state[4]),
    .I2(n446_13) 
);
defparam ff_do_main_state_s4.INIT=8'hF4;
  LUT4 n530_s1 (
    .F(n530_5),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n546_4),
    .I3(ff_main_timer[2]) 
);
defparam n530_s1.INIT=16'h0E01;
  LUT4 n521_s1 (
    .F(n521_5),
    .I0(ff_main_timer[10]),
    .I1(n491_11),
    .I2(n546_4),
    .I3(ff_main_timer[11]) 
);
defparam n521_s1.INIT=16'h0B04;
  LUT4 n75_s2 (
    .F(n75_5),
    .I0(ff_wr_n_i),
    .I1(n28_4),
    .I2(n28_4_14),
    .I3(w_sdram_address_22_6) 
);
defparam n75_s2.INIT=16'h1000;
  LUT4 n75_s3 (
    .F(n75_6),
    .I0(ff_rd_wr_accept),
    .I1(n75_7),
    .I2(ff_wr_n),
    .I3(ff_rd_n_15) 
);
defparam n75_s3.INIT=16'h4000;
  LUT2 n1078_s3 (
    .F(n1078_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n1078_s3.INIT=4'h4;
  LUT4 n179_s1 (
    .F(n179_4),
    .I0(n13_7),
    .I1(n179_6),
    .I2(n75_7),
    .I3(n179_7) 
);
defparam n179_s1.INIT=16'h8F00;
  LUT3 n179_s2 (
    .F(n179_5),
    .I0(ff_rd_wr_accept),
    .I1(ff_req),
    .I2(n181_5) 
);
defparam n179_s2.INIT=8'h10;
  LUT4 n181_s1 (
    .F(n181_4),
    .I0(w_cpu_freeze),
    .I1(ff_no_refresh[7]),
    .I2(ff_no_refresh_7_9),
    .I3(n181_7) 
);
defparam n181_s1.INIT=16'h007F;
  LUT3 n181_s2 (
    .F(n181_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n419_6) 
);
defparam n181_s2.INIT=8'h80;
  LUT3 n181_s3 (
    .F(n181_6),
    .I0(n434_14),
    .I1(ff_req),
    .I2(ff_main_state[4]) 
);
defparam n181_s3.INIT=8'h40;
  LUT3 n419_s3 (
    .F(n419_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n419_s3.INIT=8'h10;
  LUT2 n435_s1 (
    .F(n435_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n435_s1.INIT=4'h1;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n435_4) 
);
defparam n774_s1.INIT=16'h8000;
  LUT3 n774_s2 (
    .F(n774_5),
    .I0(ff_address[20]),
    .I1(O_sdram_addr_d[10]),
    .I2(n181_5) 
);
defparam n774_s2.INIT=8'hAC;
  LUT4 n774_s3 (
    .F(n774_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n435_6),
    .I3(ff_sdr_ready) 
);
defparam n774_s3.INIT=16'h00BF;
  LUT4 n779_s3 (
    .F(n779_6),
    .I0(n763_12),
    .I1(ff_address[15]),
    .I2(ff_sdr_address_9_6),
    .I3(O_sdram_addr_d[5]) 
);
defparam n779_s3.INIT=16'h7077;
  LUT4 n546_s2 (
    .F(n546_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n435_4) 
);
defparam n546_s2.INIT=16'h1400;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n491_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_no_refresh_7_s4 (
    .F(ff_no_refresh_7_9),
    .I0(ff_no_refresh[4]),
    .I1(ff_no_refresh[5]),
    .I2(ff_no_refresh[6]),
    .I3(n308_6) 
);
defparam ff_no_refresh_7_s4.INIT=16'h8000;
  LUT2 n434_s8 (
    .F(n434_12),
    .I0(ff_do_refresh),
    .I1(n774_4) 
);
defparam n434_s8.INIT=4'h8;
  LUT4 n434_s9 (
    .F(n434_13),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n443_12) 
);
defparam n434_s9.INIT=16'h8000;
  LUT4 n434_s10 (
    .F(n434_14),
    .I0(n434_15),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n434_s10.INIT=16'hBFE8;
  LUT2 n437_s10 (
    .F(n437_14),
    .I0(ff_main_state[1]),
    .I1(n443_12) 
);
defparam n437_s10.INIT=4'h8;
  LUT4 n437_s11 (
    .F(n437_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(n435_4),
    .I3(n440_13) 
);
defparam n437_s11.INIT=16'h169E;
  LUT3 n440_s9 (
    .F(n440_13),
    .I0(n774_4),
    .I1(ff_do_refresh),
    .I2(n559_8) 
);
defparam n440_s9.INIT=8'h0D;
  LUT4 n443_s8 (
    .F(n443_12),
    .I0(ff_main_timer_12_9),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n443_s8.INIT=16'hC500;
  LUT4 n446_s8 (
    .F(n446_12),
    .I0(ff_do_main_state),
    .I1(ff_main_timer_12_9),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n446_s8.INIT=16'hA35C;
  LUT4 n446_s9 (
    .F(n446_13),
    .I0(n13_7),
    .I1(n75_6),
    .I2(n446_17),
    .I3(n419_5) 
);
defparam n446_s9.INIT=16'h4F00;
  LUT4 n446_s10 (
    .F(n446_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n435_4) 
);
defparam n446_s10.INIT=16'hD700;
  LUT4 n678_s6 (
    .F(n678_11),
    .I0(ff_do_refresh),
    .I1(ff_is_write_4),
    .I2(n774_4),
    .I3(n678_12) 
);
defparam n678_s6.INIT=16'h4F00;
  LUT4 n681_s6 (
    .F(n681_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_12) 
);
defparam n681_s6.INIT=16'h8F00;
  LUT4 n684_s6 (
    .F(n684_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_12) 
);
defparam n684_s6.INIT=16'h4F00;
  LUT4 n687_s6 (
    .F(n687_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]),
    .I2(n681_12),
    .I3(n678_12) 
);
defparam n687_s6.INIT=16'h4F00;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_12) 
);
defparam n690_s6.INIT=16'h1F00;
  LUT4 n308_s2 (
    .F(n308_6),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]),
    .I3(ff_no_refresh[3]) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n673_s2 (
    .F(n673_6),
    .I0(O_sdram_ras_n_d),
    .I1(ff_sdr_command_1_7),
    .I2(n181_5),
    .I3(n434_12) 
);
defparam n673_s2.INIT=16'h008F;
  LUT4 n13_s3 (
    .F(n13_7),
    .I0(n13_8),
    .I1(n13_9),
    .I2(n4_5),
    .I3(w_kanji_en) 
);
defparam n13_s3.INIT=16'h00F1;
  LUT4 n496_s5 (
    .F(n496_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n496_s5.INIT=16'h0001;
  LUT4 n493_s5 (
    .F(n493_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n496_11) 
);
defparam n493_s5.INIT=16'h0100;
  LUT4 n491_s5 (
    .F(n491_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n493_11) 
);
defparam n491_s5.INIT=16'h0100;
  LUT4 ff_sdr_command_1_s4 (
    .F(ff_sdr_command_1_7),
    .I0(ff_rd_n_15),
    .I1(ff_wr_n),
    .I2(ff_rd_wr_accept),
    .I3(n181_4) 
);
defparam ff_sdr_command_1_s4.INIT=16'hF800;
  LUT3 n529_s2 (
    .F(n529_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n529_s2.INIT=8'h01;
  LUT3 n523_s2 (
    .F(n523_6),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n493_11) 
);
defparam n523_s2.INIT=8'h10;
  LUT3 n75_s4 (
    .F(n75_7),
    .I0(n75_8),
    .I1(n75_9),
    .I2(w_cpu_freeze) 
);
defparam n75_s4.INIT=8'hC5;
  LUT3 n179_s3 (
    .F(n179_6),
    .I0(w_sdram_address_22_12),
    .I1(ff_wr_n_i),
    .I2(w_cpu_freeze) 
);
defparam n179_s3.INIT=8'h0D;
  LUT2 n179_s4 (
    .F(n179_7),
    .I0(ff_rd_n_15),
    .I1(ff_wr_n) 
);
defparam n179_s4.INIT=4'h8;
  LUT2 n181_s4 (
    .F(n181_7),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i) 
);
defparam n181_s4.INIT=4'h1;
  LUT3 n434_s11 (
    .F(n434_15),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n434_s11.INIT=8'h8E;
  LUT3 n678_s7 (
    .F(n678_12),
    .I0(n1372_3),
    .I1(ff_sdr_ready),
    .I2(n758_27) 
);
defparam n678_s7.INIT=8'h40;
  LUT3 n681_s7 (
    .F(n681_12),
    .I0(ff_do_refresh),
    .I1(ff_is_write_4),
    .I2(n774_4) 
);
defparam n681_s7.INIT=8'h40;
  LUT3 n13_s4 (
    .F(n13_8),
    .I0(ff_rd_n),
    .I1(n28_9),
    .I2(n28_10) 
);
defparam n13_s4.INIT=8'h14;
  LUT4 n13_s5 (
    .F(n13_9),
    .I0(n13_10),
    .I1(n13_11),
    .I2(n28_4),
    .I3(ff_dinst_7_6) 
);
defparam n13_s5.INIT=16'h3E00;
  LUT4 n75_s5 (
    .F(n75_8),
    .I0(ff_req_inhibit),
    .I1(ff_mreq_inhibit),
    .I2(ff_mreq),
    .I3(w_kanji_en) 
);
defparam n75_s5.INIT=16'h008F;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n707_5) 
);
defparam n75_s6.INIT=16'h1000;
  LUT4 n13_s6 (
    .F(n13_10),
    .I0(w_sdram_address_22_8),
    .I1(n13_12),
    .I2(w_sdram_address_22_7),
    .I3(n28_4_14) 
);
defparam n13_s6.INIT=16'hF200;
  LUT4 n13_s7 (
    .F(n13_11),
    .I0(n13_13),
    .I1(n28_5),
    .I2(n13_14),
    .I3(n28_4) 
);
defparam n13_s7.INIT=16'h3FC8;
  LUT2 n13_s8 (
    .F(n13_12),
    .I0(w_a_i[15]),
    .I1(w_a_i[14]) 
);
defparam n13_s8.INIT=4'h9;
  LUT4 n13_s9 (
    .F(n13_13),
    .I0(ff_secondary_slot_1),
    .I1(ff_secondary_slot_0),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam n13_s9.INIT=16'h00F1;
  LUT4 n13_s10 (
    .F(n13_14),
    .I0(ff_secondary_slot_4),
    .I1(w_a_i[14]),
    .I2(w_a_i[15]),
    .I3(w_sdram_address_16_11) 
);
defparam n13_s10.INIT=16'h002C;
  LUT3 n1341_s1 (
    .F(n1341_5),
    .I0(n75_4),
    .I1(n13_7),
    .I2(n75_6) 
);
defparam n1341_s1.INIT=8'hBA;
  LUT4 n225_s4 (
    .F(n225_9),
    .I0(n75_8),
    .I1(n75_9),
    .I2(w_cpu_freeze),
    .I3(n13_7) 
);
defparam n225_s4.INIT=16'h00C5;
  LUT3 n779_s4 (
    .F(n779_8),
    .I0(ff_do_refresh),
    .I1(ff_sdr_ready),
    .I2(n774_4) 
);
defparam n779_s4.INIT=8'h40;
  LUT3 n675_s11 (
    .F(n675_18),
    .I0(n565_3),
    .I1(ff_sdr_ready),
    .I2(n774_4) 
);
defparam n675_s11.INIT=8'h15;
  LUT3 n435_s2 (
    .F(n435_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n435_s2.INIT=8'h01;
  LUT4 n559_s2 (
    .F(n559_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n435_6),
    .I3(n559_8) 
);
defparam n559_s2.INIT=16'hFF10;
  LUT4 n763_s7 (
    .F(n763_12),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n419_6) 
);
defparam n763_s7.INIT=16'h8000;
  LUT4 n1372_s2 (
    .F(n1372_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n419_6),
    .I3(n181_4) 
);
defparam n1372_s2.INIT=16'h8000;
  LUT4 n758_s22 (
    .F(n758_27),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n419_6),
    .I3(n774_4) 
);
defparam n758_s22.INIT=16'hFF80;
  LUT4 n568_s7 (
    .F(n568_13),
    .I0(ff_main_timer[0]),
    .I1(n546_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n568_s7.INIT=16'h1011;
  LUT4 n446_s12 (
    .F(n446_17),
    .I0(w_cpu_freeze),
    .I1(n75_5),
    .I2(n75_6),
    .I3(ff_sdr_command_1_7) 
);
defparam n446_s12.INIT=16'h1F00;
  LUT3 n29_s3 (
    .F(n29_8),
    .I0(w_cpu_freeze),
    .I1(n75_5),
    .I2(n75_6) 
);
defparam n29_s3.INIT=8'h1F;
  LUT4 ff_wr_n_s4 (
    .F(ff_wr_n_10),
    .I0(w_cpu_freeze),
    .I1(n75_5),
    .I2(n75_6),
    .I3(n1078_5) 
);
defparam ff_wr_n_s4.INIT=16'hFFE0;
  LUT4 n523_s3 (
    .F(n523_8),
    .I0(n559_6),
    .I1(n546_5),
    .I2(n523_6),
    .I3(ff_main_timer[9]) 
);
defparam n523_s3.INIT=16'h0110;
  LUT4 n525_s2 (
    .F(n525_7),
    .I0(n559_6),
    .I1(n546_5),
    .I2(ff_main_timer[7]),
    .I3(n493_11) 
);
defparam n525_s2.INIT=16'h0110;
  LUT4 n528_s2 (
    .F(n528_7),
    .I0(n559_6),
    .I1(n546_5),
    .I2(ff_main_timer[4]),
    .I3(n496_11) 
);
defparam n528_s2.INIT=16'h0110;
  LUT4 n529_s3 (
    .F(n529_8),
    .I0(n559_6),
    .I1(n546_5),
    .I2(n529_6),
    .I3(ff_main_timer[3]) 
);
defparam n529_s3.INIT=16'h0110;
  LUT4 n531_s2 (
    .F(n531_7),
    .I0(n559_6),
    .I1(n546_5),
    .I2(ff_main_timer[1]),
    .I3(ff_main_timer[0]) 
);
defparam n531_s2.INIT=16'h1001;
  LUT4 n491_s7 (
    .F(n491_14),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n491_11),
    .I3(ff_main_timer[10]) 
);
defparam n491_s7.INIT=16'h4FB0;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s4.INIT=4'hB;
  LUT4 n224_s4 (
    .F(n224_9),
    .I0(n179_4),
    .I1(n179_5),
    .I2(n181_3),
    .I3(ff_req) 
);
defparam n224_s4.INIT=16'h0BF4;
  LUT3 n305_s3 (
    .F(n305_8),
    .I0(ff_do_refresh),
    .I1(ff_no_refresh_7_9),
    .I2(ff_no_refresh[7]) 
);
defparam n305_s3.INIT=8'h7C;
  LUT3 ff_no_refresh_7_s6 (
    .F(ff_no_refresh_7_14),
    .I0(ff_do_refresh),
    .I1(ff_no_refresh_7_9),
    .I2(ff_no_refresh[7]) 
);
defparam ff_no_refresh_7_s6.INIT=8'hBF;
  LUT4 n312_s4 (
    .F(n312_9),
    .I0(ff_do_refresh),
    .I1(ff_no_refresh[7]),
    .I2(ff_no_refresh_7_9),
    .I3(ff_no_refresh[0]) 
);
defparam n312_s4.INIT=16'h40BF;
  LUT4 n13_s12 (
    .F(n13_17),
    .I0(n13_7),
    .I1(n75_6),
    .I2(ff_rd_n_15),
    .I3(w_sdram_q_en) 
);
defparam n13_s12.INIT=16'hBBB0;
  LUT4 n519_s4 (
    .F(n519_10),
    .I0(ff_main_timer_12_7),
    .I1(n559_6),
    .I2(n546_5),
    .I3(ff_main_timer[13]) 
);
defparam n519_s4.INIT=16'h0100;
  LUT4 ff_main_timer_13_s9 (
    .F(ff_main_timer_13_19),
    .I0(ff_main_timer[13]),
    .I1(n559_6),
    .I2(n546_5),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_13_s9.INIT=16'hFEFF;
  LUT4 n559_s3 (
    .F(n559_8),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n559_s3.INIT=16'h0002;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n34_5) 
);
  DFFRE ff_address_22_s0 (
    .Q(ff_address[22]),
    .D(w_sdram_address[22]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_21_s0 (
    .Q(ff_address[21]),
    .D(w_sdram_address[21]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_20_s0 (
    .Q(ff_address[20]),
    .D(w_sdram_address[20]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_19_s0 (
    .Q(ff_address[19]),
    .D(w_sdram_address[19]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_18_s0 (
    .Q(ff_address[18]),
    .D(w_sdram_address[18]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_17_s0 (
    .Q(ff_address[17]),
    .D(w_sdram_address[17]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address_12_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address_11_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address_10_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address_9_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address_8_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address_7_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address_6_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address_5_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address_4_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address_3_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address_2_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address_1_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address_0_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_5),
    .RESET(n34_5) 
);
  DFFRE ff_rd_wr_accept_s0 (
    .Q(ff_rd_wr_accept),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1372_3),
    .RESET(n1444_4) 
);
  DFFRE ff_rfsh_accept_s0 (
    .Q(ff_rfsh_accept),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1373_3),
    .RESET(n1442_4) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n434_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n437_13),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n440_12),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n443_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n446_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n480_3),
    .RESET(n34_5) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n489_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n493_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n495_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n496_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n673_5),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n678_10),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d[10]),
    .D(n774_3),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d[5]),
    .D(n779_4),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n914_s0 (
    .Q(n914_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n915_s0 (
    .Q(n915_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n916_s0 (
    .Q(n916_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n917_s0 (
    .Q(n917_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n918_s0 (
    .Q(n918_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n919_s0 (
    .Q(n919_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n920_s0 (
    .Q(n920_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n921_s0 (
    .Q(n921_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n948_s0 (
    .Q(n948_4),
    .D(n817_3),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_q[7]),
    .D(n1079_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_q[6]),
    .D(n1080_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_q[5]),
    .D(n1081_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_q[4]),
    .D(n1082_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_q[3]),
    .D(n1083_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_q[2]),
    .D(n1084_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_q[1]),
    .D(n1085_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_q[0]),
    .D(n1086_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_q_en),
    .D(n1105_8),
    .CLK(O_sdram_clk_d),
    .RESET(n1105_5) 
);
defparam ff_sdr_read_data_en_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n690_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n687_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n684_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n681_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFSE ff_wr_n_s1 (
    .Q(ff_wr_n),
    .D(n29_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_wr_n_10),
    .SET(n34_5) 
);
defparam ff_wr_n_s1.INIT=1'b1;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n224_12),
    .CLK(O_sdram_clk_d),
    .CE(n181_3),
    .RESET(n34_5) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFSE ff_no_refresh_6_s1 (
    .Q(ff_no_refresh[6]),
    .D(n306_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_6_s1.INIT=1'b1;
  DFFSE ff_no_refresh_5_s1 (
    .Q(ff_no_refresh[5]),
    .D(n307_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_5_s1.INIT=1'b1;
  DFFSE ff_no_refresh_4_s1 (
    .Q(ff_no_refresh[4]),
    .D(n308_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_4_s1.INIT=1'b1;
  DFFSE ff_no_refresh_3_s1 (
    .Q(ff_no_refresh[3]),
    .D(n309_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_3_s1.INIT=1'b1;
  DFFSE ff_no_refresh_2_s1 (
    .Q(ff_no_refresh[2]),
    .D(n310_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_2_s1.INIT=1'b1;
  DFFSE ff_no_refresh_1_s1 (
    .Q(ff_no_refresh[1]),
    .D(n311_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n34_5) 
);
defparam ff_no_refresh_1_s1.INIT=1'b1;
  DFFRE ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n419_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_do_main_state_9),
    .RESET(n34_5) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFRE ff_sdr_address_12_s1 (
    .Q(O_sdram_ba_d[1]),
    .D(n759_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_12_s1.INIT=1'b0;
  DFFRE ff_sdr_address_11_s1 (
    .Q(O_sdram_ba_d[0]),
    .D(n760_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_11_s1.INIT=1'b0;
  DFFRE ff_sdr_address_8_s1 (
    .Q(O_sdram_addr_d[8]),
    .D(n763_9),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_8_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d[7]),
    .D(n764_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d[6]),
    .D(n765_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d[4]),
    .D(n767_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d[3]),
    .D(n768_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d[2]),
    .D(n769_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d[1]),
    .D(n770_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d[0]),
    .D(n771_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFRE ff_is_write_s1 (
    .Q(ff_is_write_4),
    .D(n225_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_is_write_7),
    .RESET(n34_5) 
);
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n568_13),
    .CLK(O_sdram_clk_d),
    .SET(n435_6) 
);
  DFFSE ff_sdr_command_1_s1 (
    .Q(O_sdram_cas_n_d),
    .D(n675_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_command_1_6),
    .SET(n34_5) 
);
defparam ff_sdr_command_1_s1.INIT=1'b1;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d[9]),
    .D(n762_16),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_6),
    .RESET(n34_5) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n521_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n533_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n523_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n533_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n525_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n533_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n528_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n533_3) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n529_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n559_6) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n530_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n435_6) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n531_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n565_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n491_14),
    .CLK(O_sdram_clk_d),
    .RESET(n546_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_req_s2 (
    .Q(ff_req),
    .D(n224_9),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_req_s2.INIT=1'b0;
  DFFS ff_no_refresh_7_s5 (
    .Q(ff_no_refresh[7]),
    .D(n305_8),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_no_refresh_7_s5.INIT=1'b1;
  DFFS ff_no_refresh_0_s3 (
    .Q(ff_no_refresh[0]),
    .D(n312_9),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_no_refresh_0_s3.INIT=1'b1;
  DFFS ff_rd_n_s5 (
    .Q(ff_rd_n_15),
    .D(n13_17),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_rd_n_s5.INIT=1'b1;
  DFFS ff_main_timer_13_s8 (
    .Q(ff_main_timer[13]),
    .D(n519_10),
    .CLK(O_sdram_clk_d),
    .SET(n533_3) 
);
defparam ff_main_timer_13_s8.INIT=1'b1;
  MUX2_LUT5 n1079_s5 (
    .O(n1079_9),
    .I0(n1079_6),
    .I1(n1079_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1080_s5 (
    .O(n1080_9),
    .I0(n1080_6),
    .I1(n1080_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1081_s5 (
    .O(n1081_9),
    .I0(n1081_6),
    .I1(n1081_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1082_s5 (
    .O(n1082_9),
    .I0(n1082_6),
    .I1(n1082_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1083_s5 (
    .O(n1083_9),
    .I0(n1083_6),
    .I1(n1083_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1084_s5 (
    .O(n1084_9),
    .I0(n1084_6),
    .I1(n1084_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1085_s5 (
    .O(n1085_9),
    .I0(n1085_6),
    .I1(n1085_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1086_s5 (
    .O(n1086_9),
    .I0(n1086_6),
    .I1(n1086_7),
    .S0(ff_address[1]) 
);
  INV n818_s2 (
    .O(n818_5),
    .I(ff_sdr_ready) 
);
  INV n1105_s4 (
    .O(n1105_8),
    .I(ff_rd_n_15) 
);
  INV n224_s6 (
    .O(n224_12),
    .I(ff_req) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module kanji_rom (
  w_rd_n_i,
  lcd_clk_d,
  n1710_5,
  w_kanji_iorq_n,
  ff_dinst_7_6,
  ff_wr_n,
  ff_wr_n_i,
  w_a_i,
  d_Z,
  ff_rd_n,
  w_kanji_en,
  ff_jis1_address,
  ff_jis2_address
)
;
input w_rd_n_i;
input lcd_clk_d;
input n1710_5;
input w_kanji_iorq_n;
input ff_dinst_7_6;
input ff_wr_n;
input ff_wr_n_i;
input [1:0] w_a_i;
input [5:0] d_Z;
output ff_rd_n;
output w_kanji_en;
output [16:0] ff_jis1_address;
output [16:0] ff_jis2_address;
wire n48_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n167_3;
wire n204_3;
wire n205_3;
wire n206_3;
wire n207_3;
wire n208_3;
wire n209_3;
wire n210_3;
wire n211_3;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n258_3;
wire ff_jis1_address_16_8;
wire ff_jis1_address_10_8;
wire ff_jis2_address_16_8;
wire ff_jis2_address_10_8;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n101_6;
wire n100_6;
wire n99_6;
wire n98_6;
wire n48_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n91_4;
wire n92_4;
wire n93_4;
wire n94_4;
wire n95_4;
wire n96_4;
wire n97_4;
wire n204_4;
wire n205_4;
wire n206_4;
wire n207_4;
wire n208_4;
wire n209_4;
wire n210_4;
wire n211_4;
wire n212_4;
wire n213_4;
wire n214_4;
wire n215_4;
wire n217_7;
wire n216_7;
wire n99_7;
wire n98_7;
wire n102_8;
wire n220_8;
wire ff_iorq_n;
wire VCC;
wire GND;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(n48_4),
    .I1(w_kanji_en),
    .I2(w_a_i[1]) 
);
defparam n48_s0.INIT=8'h0E;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(d_Z[5]),
    .I1(n86_4),
    .I2(ff_jis1_address[16]),
    .I3(n48_4) 
);
defparam n86_s0.INIT=16'hAA3C;
  LUT4 n87_s0 (
    .F(n87_3),
    .I0(d_Z[4]),
    .I1(n87_4),
    .I2(ff_jis1_address[15]),
    .I3(n48_4) 
);
defparam n87_s0.INIT=16'hAA3C;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(d_Z[3]),
    .I1(n88_4),
    .I2(ff_jis1_address[14]),
    .I3(n48_4) 
);
defparam n88_s0.INIT=16'hAA3C;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(d_Z[2]),
    .I1(ff_jis1_address[13]),
    .I2(n89_4),
    .I3(n48_4) 
);
defparam n89_s0.INIT=16'hAA3C;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(d_Z[1]),
    .I1(n90_4),
    .I2(ff_jis1_address[12]),
    .I3(n48_4) 
);
defparam n90_s0.INIT=16'hAA3C;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(d_Z[0]),
    .I1(n91_4),
    .I2(ff_jis1_address[11]),
    .I3(n48_4) 
);
defparam n91_s0.INIT=16'hAA3C;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(d_Z[5]),
    .I1(ff_jis1_address[10]),
    .I2(n92_4),
    .I3(n48_4) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(d_Z[4]),
    .I1(n93_4),
    .I2(ff_jis1_address[9]),
    .I3(n48_4) 
);
defparam n93_s0.INIT=16'hAA3C;
  LUT4 n94_s0 (
    .F(n94_3),
    .I0(d_Z[3]),
    .I1(n94_4),
    .I2(ff_jis1_address[8]),
    .I3(n48_4) 
);
defparam n94_s0.INIT=16'hAA3C;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(d_Z[2]),
    .I1(ff_jis1_address[7]),
    .I2(n95_4),
    .I3(n48_4) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(d_Z[1]),
    .I1(n96_4),
    .I2(ff_jis1_address[6]),
    .I3(n48_4) 
);
defparam n96_s0.INIT=16'hAA3C;
  LUT4 n97_s0 (
    .F(n97_3),
    .I0(d_Z[0]),
    .I1(n97_4),
    .I2(ff_jis1_address[5]),
    .I3(n48_4) 
);
defparam n97_s0.INIT=16'hAA3C;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(n48_4),
    .I1(w_kanji_en),
    .I2(w_a_i[1]) 
);
defparam n167_s0.INIT=8'hE0;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(d_Z[5]),
    .I1(n204_4),
    .I2(ff_jis2_address[16]),
    .I3(n48_4) 
);
defparam n204_s0.INIT=16'hAA3C;
  LUT4 n205_s0 (
    .F(n205_3),
    .I0(d_Z[4]),
    .I1(n205_4),
    .I2(ff_jis2_address[15]),
    .I3(n48_4) 
);
defparam n205_s0.INIT=16'hAA3C;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(d_Z[3]),
    .I1(n206_4),
    .I2(ff_jis2_address[14]),
    .I3(n48_4) 
);
defparam n206_s0.INIT=16'hAA3C;
  LUT4 n207_s0 (
    .F(n207_3),
    .I0(d_Z[2]),
    .I1(ff_jis2_address[13]),
    .I2(n207_4),
    .I3(n48_4) 
);
defparam n207_s0.INIT=16'hAA3C;
  LUT4 n208_s0 (
    .F(n208_3),
    .I0(d_Z[1]),
    .I1(n208_4),
    .I2(ff_jis2_address[12]),
    .I3(n48_4) 
);
defparam n208_s0.INIT=16'hAA3C;
  LUT4 n209_s0 (
    .F(n209_3),
    .I0(d_Z[0]),
    .I1(n209_4),
    .I2(ff_jis2_address[11]),
    .I3(n48_4) 
);
defparam n209_s0.INIT=16'hAA3C;
  LUT4 n210_s0 (
    .F(n210_3),
    .I0(d_Z[5]),
    .I1(ff_jis2_address[10]),
    .I2(n210_4),
    .I3(n48_4) 
);
defparam n210_s0.INIT=16'hAA3C;
  LUT4 n211_s0 (
    .F(n211_3),
    .I0(d_Z[4]),
    .I1(n211_4),
    .I2(ff_jis2_address[9]),
    .I3(n48_4) 
);
defparam n211_s0.INIT=16'hAA3C;
  LUT4 n212_s0 (
    .F(n212_3),
    .I0(d_Z[3]),
    .I1(n212_4),
    .I2(ff_jis2_address[8]),
    .I3(n48_4) 
);
defparam n212_s0.INIT=16'hAA3C;
  LUT4 n213_s0 (
    .F(n213_3),
    .I0(d_Z[2]),
    .I1(ff_jis2_address[7]),
    .I2(n213_4),
    .I3(n48_4) 
);
defparam n213_s0.INIT=16'hAA3C;
  LUT4 n214_s0 (
    .F(n214_3),
    .I0(d_Z[1]),
    .I1(n214_4),
    .I2(ff_jis2_address[6]),
    .I3(n48_4) 
);
defparam n214_s0.INIT=16'hAA3C;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(d_Z[0]),
    .I1(n215_4),
    .I2(ff_jis2_address[5]),
    .I3(n48_4) 
);
defparam n215_s0.INIT=16'hAA3C;
  LUT4 n258_s0 (
    .F(n258_3),
    .I0(w_kanji_iorq_n),
    .I1(w_a_i[0]),
    .I2(ff_dinst_7_6),
    .I3(ff_rd_n) 
);
defparam n258_s0.INIT=16'h4000;
  LUT3 ff_jis1_address_16_s3 (
    .F(ff_jis1_address_16_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n48_3) 
);
defparam ff_jis1_address_16_s3.INIT=8'hD0;
  LUT3 ff_jis1_address_10_s3 (
    .F(ff_jis1_address_10_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n48_3) 
);
defparam ff_jis1_address_10_s3.INIT=8'h70;
  LUT3 ff_jis2_address_16_s3 (
    .F(ff_jis2_address_16_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n167_3) 
);
defparam ff_jis2_address_16_s3.INIT=8'hD0;
  LUT3 ff_jis2_address_10_s3 (
    .F(ff_jis2_address_10_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n167_3) 
);
defparam ff_jis2_address_10_s3.INIT=8'h70;
  LUT3 n219_s2 (
    .F(n219_6),
    .I0(n48_4),
    .I1(ff_jis2_address[1]),
    .I2(ff_jis2_address[0]) 
);
defparam n219_s2.INIT=8'h14;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(ff_jis2_address[1]),
    .I1(ff_jis2_address[0]),
    .I2(n48_4),
    .I3(ff_jis2_address[2]) 
);
defparam n218_s2.INIT=16'h0708;
  LUT3 n217_s2 (
    .F(n217_6),
    .I0(n48_4),
    .I1(n217_7),
    .I2(ff_jis2_address[3]) 
);
defparam n217_s2.INIT=8'h14;
  LUT3 n216_s2 (
    .F(n216_6),
    .I0(n48_4),
    .I1(ff_jis2_address[4]),
    .I2(n216_7) 
);
defparam n216_s2.INIT=8'h14;
  LUT3 n101_s2 (
    .F(n101_6),
    .I0(n48_4),
    .I1(ff_jis1_address[1]),
    .I2(ff_jis1_address[0]) 
);
defparam n101_s2.INIT=8'h14;
  LUT4 n100_s2 (
    .F(n100_6),
    .I0(ff_jis1_address[1]),
    .I1(ff_jis1_address[0]),
    .I2(n48_4),
    .I3(ff_jis1_address[2]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT3 n99_s2 (
    .F(n99_6),
    .I0(n48_4),
    .I1(n99_7),
    .I2(ff_jis1_address[3]) 
);
defparam n99_s2.INIT=8'h14;
  LUT3 n98_s2 (
    .F(n98_6),
    .I0(n48_4),
    .I1(ff_jis1_address[4]),
    .I2(n98_7) 
);
defparam n98_s2.INIT=8'h14;
  LUT3 n48_s1 (
    .F(n48_4),
    .I0(ff_wr_n),
    .I1(ff_iorq_n),
    .I2(ff_wr_n_i) 
);
defparam n48_s1.INIT=8'h10;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(ff_jis1_address[15]),
    .I1(ff_jis1_address[14]),
    .I2(ff_jis1_address[13]),
    .I3(n89_4) 
);
defparam n86_s1.INIT=16'h8000;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_jis1_address[14]),
    .I1(ff_jis1_address[13]),
    .I2(n89_4) 
);
defparam n87_s1.INIT=8'h80;
  LUT2 n88_s1 (
    .F(n88_4),
    .I0(ff_jis1_address[13]),
    .I1(n89_4) 
);
defparam n88_s1.INIT=4'h8;
  LUT4 n89_s1 (
    .F(n89_4),
    .I0(ff_jis1_address[12]),
    .I1(ff_jis1_address[11]),
    .I2(ff_jis1_address[10]),
    .I3(n92_4) 
);
defparam n89_s1.INIT=16'h8000;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_jis1_address[11]),
    .I1(ff_jis1_address[10]),
    .I2(n92_4) 
);
defparam n90_s1.INIT=8'h80;
  LUT2 n91_s1 (
    .F(n91_4),
    .I0(ff_jis1_address[10]),
    .I1(n92_4) 
);
defparam n91_s1.INIT=4'h8;
  LUT4 n92_s1 (
    .F(n92_4),
    .I0(ff_jis1_address[9]),
    .I1(ff_jis1_address[8]),
    .I2(ff_jis1_address[7]),
    .I3(n95_4) 
);
defparam n92_s1.INIT=16'h8000;
  LUT3 n93_s1 (
    .F(n93_4),
    .I0(ff_jis1_address[8]),
    .I1(ff_jis1_address[7]),
    .I2(n95_4) 
);
defparam n93_s1.INIT=8'h80;
  LUT2 n94_s1 (
    .F(n94_4),
    .I0(ff_jis1_address[7]),
    .I1(n95_4) 
);
defparam n94_s1.INIT=4'h8;
  LUT4 n95_s1 (
    .F(n95_4),
    .I0(ff_jis1_address[6]),
    .I1(ff_jis1_address[5]),
    .I2(ff_jis1_address[4]),
    .I3(n98_7) 
);
defparam n95_s1.INIT=16'h8000;
  LUT3 n96_s1 (
    .F(n96_4),
    .I0(ff_jis1_address[5]),
    .I1(ff_jis1_address[4]),
    .I2(n98_7) 
);
defparam n96_s1.INIT=8'h80;
  LUT2 n97_s1 (
    .F(n97_4),
    .I0(ff_jis1_address[4]),
    .I1(n98_7) 
);
defparam n97_s1.INIT=4'h8;
  LUT4 n204_s1 (
    .F(n204_4),
    .I0(ff_jis2_address[15]),
    .I1(ff_jis2_address[14]),
    .I2(ff_jis2_address[13]),
    .I3(n207_4) 
);
defparam n204_s1.INIT=16'h8000;
  LUT3 n205_s1 (
    .F(n205_4),
    .I0(ff_jis2_address[14]),
    .I1(ff_jis2_address[13]),
    .I2(n207_4) 
);
defparam n205_s1.INIT=8'h80;
  LUT2 n206_s1 (
    .F(n206_4),
    .I0(ff_jis2_address[13]),
    .I1(n207_4) 
);
defparam n206_s1.INIT=4'h8;
  LUT4 n207_s1 (
    .F(n207_4),
    .I0(ff_jis2_address[12]),
    .I1(ff_jis2_address[11]),
    .I2(ff_jis2_address[10]),
    .I3(n210_4) 
);
defparam n207_s1.INIT=16'h8000;
  LUT3 n208_s1 (
    .F(n208_4),
    .I0(ff_jis2_address[11]),
    .I1(ff_jis2_address[10]),
    .I2(n210_4) 
);
defparam n208_s1.INIT=8'h80;
  LUT2 n209_s1 (
    .F(n209_4),
    .I0(ff_jis2_address[10]),
    .I1(n210_4) 
);
defparam n209_s1.INIT=4'h8;
  LUT4 n210_s1 (
    .F(n210_4),
    .I0(ff_jis2_address[9]),
    .I1(ff_jis2_address[8]),
    .I2(ff_jis2_address[7]),
    .I3(n213_4) 
);
defparam n210_s1.INIT=16'h8000;
  LUT3 n211_s1 (
    .F(n211_4),
    .I0(ff_jis2_address[8]),
    .I1(ff_jis2_address[7]),
    .I2(n213_4) 
);
defparam n211_s1.INIT=8'h80;
  LUT2 n212_s1 (
    .F(n212_4),
    .I0(ff_jis2_address[7]),
    .I1(n213_4) 
);
defparam n212_s1.INIT=4'h8;
  LUT4 n213_s1 (
    .F(n213_4),
    .I0(ff_jis2_address[6]),
    .I1(ff_jis2_address[5]),
    .I2(ff_jis2_address[4]),
    .I3(n216_7) 
);
defparam n213_s1.INIT=16'h8000;
  LUT3 n214_s1 (
    .F(n214_4),
    .I0(ff_jis2_address[5]),
    .I1(ff_jis2_address[4]),
    .I2(n216_7) 
);
defparam n214_s1.INIT=8'h80;
  LUT2 n215_s1 (
    .F(n215_4),
    .I0(ff_jis2_address[4]),
    .I1(n216_7) 
);
defparam n215_s1.INIT=4'h8;
  LUT3 n217_s3 (
    .F(n217_7),
    .I0(ff_jis2_address[2]),
    .I1(ff_jis2_address[1]),
    .I2(ff_jis2_address[0]) 
);
defparam n217_s3.INIT=8'h80;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(ff_jis2_address[3]),
    .I1(ff_jis2_address[2]),
    .I2(ff_jis2_address[1]),
    .I3(ff_jis2_address[0]) 
);
defparam n216_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_7),
    .I0(ff_jis1_address[2]),
    .I1(ff_jis1_address[1]),
    .I2(ff_jis1_address[0]) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_7),
    .I0(ff_jis1_address[3]),
    .I1(ff_jis1_address[2]),
    .I2(ff_jis1_address[1]),
    .I3(ff_jis1_address[0]) 
);
defparam n98_s3.INIT=16'h8000;
  LUT4 n102_s3 (
    .F(n102_8),
    .I0(ff_jis1_address[0]),
    .I1(ff_wr_n),
    .I2(ff_iorq_n),
    .I3(ff_wr_n_i) 
);
defparam n102_s3.INIT=16'h5455;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(ff_jis2_address[0]),
    .I1(ff_wr_n),
    .I2(ff_iorq_n),
    .I3(ff_wr_n_i) 
);
defparam n220_s3.INIT=16'h5455;
  DFFS ff_rd_n_s0 (
    .Q(ff_rd_n),
    .D(w_rd_n_i),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
  DFFR ff_kanji_rom_address_en_s0 (
    .Q(w_kanji_en),
    .D(n258_3),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFS ff_iorq_n_s0 (
    .Q(ff_iorq_n),
    .D(w_kanji_iorq_n),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
  DFFRE ff_jis1_address_16_s1 (
    .Q(ff_jis1_address[16]),
    .D(n86_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_16_s1.INIT=1'b0;
  DFFRE ff_jis1_address_15_s1 (
    .Q(ff_jis1_address[15]),
    .D(n87_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_15_s1.INIT=1'b0;
  DFFRE ff_jis1_address_14_s1 (
    .Q(ff_jis1_address[14]),
    .D(n88_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_14_s1.INIT=1'b0;
  DFFRE ff_jis1_address_13_s1 (
    .Q(ff_jis1_address[13]),
    .D(n89_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_13_s1.INIT=1'b0;
  DFFRE ff_jis1_address_12_s1 (
    .Q(ff_jis1_address[12]),
    .D(n90_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_12_s1.INIT=1'b0;
  DFFRE ff_jis1_address_11_s1 (
    .Q(ff_jis1_address[11]),
    .D(n91_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_11_s1.INIT=1'b0;
  DFFRE ff_jis1_address_10_s1 (
    .Q(ff_jis1_address[10]),
    .D(n92_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_10_s1.INIT=1'b0;
  DFFRE ff_jis1_address_9_s1 (
    .Q(ff_jis1_address[9]),
    .D(n93_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_9_s1.INIT=1'b0;
  DFFRE ff_jis1_address_8_s1 (
    .Q(ff_jis1_address[8]),
    .D(n94_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_8_s1.INIT=1'b0;
  DFFRE ff_jis1_address_7_s1 (
    .Q(ff_jis1_address[7]),
    .D(n95_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_7_s1.INIT=1'b0;
  DFFRE ff_jis1_address_6_s1 (
    .Q(ff_jis1_address[6]),
    .D(n96_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_6_s1.INIT=1'b0;
  DFFRE ff_jis1_address_5_s1 (
    .Q(ff_jis1_address[5]),
    .D(n97_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_5_s1.INIT=1'b0;
  DFFRE ff_jis1_address_4_s1 (
    .Q(ff_jis1_address[4]),
    .D(n98_6),
    .CLK(lcd_clk_d),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_4_s1.INIT=1'b0;
  DFFRE ff_jis1_address_3_s1 (
    .Q(ff_jis1_address[3]),
    .D(n99_6),
    .CLK(lcd_clk_d),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_3_s1.INIT=1'b0;
  DFFRE ff_jis1_address_2_s1 (
    .Q(ff_jis1_address[2]),
    .D(n100_6),
    .CLK(lcd_clk_d),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_2_s1.INIT=1'b0;
  DFFRE ff_jis1_address_1_s1 (
    .Q(ff_jis1_address[1]),
    .D(n101_6),
    .CLK(lcd_clk_d),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_1_s1.INIT=1'b0;
  DFFRE ff_jis1_address_0_s1 (
    .Q(ff_jis1_address[0]),
    .D(n102_8),
    .CLK(lcd_clk_d),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_0_s1.INIT=1'b0;
  DFFRE ff_jis2_address_16_s1 (
    .Q(ff_jis2_address[16]),
    .D(n204_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_16_s1.INIT=1'b0;
  DFFRE ff_jis2_address_15_s1 (
    .Q(ff_jis2_address[15]),
    .D(n205_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_15_s1.INIT=1'b0;
  DFFRE ff_jis2_address_14_s1 (
    .Q(ff_jis2_address[14]),
    .D(n206_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_14_s1.INIT=1'b0;
  DFFRE ff_jis2_address_13_s1 (
    .Q(ff_jis2_address[13]),
    .D(n207_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_13_s1.INIT=1'b0;
  DFFRE ff_jis2_address_12_s1 (
    .Q(ff_jis2_address[12]),
    .D(n208_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_12_s1.INIT=1'b0;
  DFFRE ff_jis2_address_11_s1 (
    .Q(ff_jis2_address[11]),
    .D(n209_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_11_s1.INIT=1'b0;
  DFFRE ff_jis2_address_10_s1 (
    .Q(ff_jis2_address[10]),
    .D(n210_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_10_s1.INIT=1'b0;
  DFFRE ff_jis2_address_9_s1 (
    .Q(ff_jis2_address[9]),
    .D(n211_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_9_s1.INIT=1'b0;
  DFFRE ff_jis2_address_8_s1 (
    .Q(ff_jis2_address[8]),
    .D(n212_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_8_s1.INIT=1'b0;
  DFFRE ff_jis2_address_7_s1 (
    .Q(ff_jis2_address[7]),
    .D(n213_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_7_s1.INIT=1'b0;
  DFFRE ff_jis2_address_6_s1 (
    .Q(ff_jis2_address[6]),
    .D(n214_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_6_s1.INIT=1'b0;
  DFFRE ff_jis2_address_5_s1 (
    .Q(ff_jis2_address[5]),
    .D(n215_3),
    .CLK(lcd_clk_d),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_5_s1.INIT=1'b0;
  DFFRE ff_jis2_address_4_s1 (
    .Q(ff_jis2_address[4]),
    .D(n216_6),
    .CLK(lcd_clk_d),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_4_s1.INIT=1'b0;
  DFFRE ff_jis2_address_3_s1 (
    .Q(ff_jis2_address[3]),
    .D(n217_6),
    .CLK(lcd_clk_d),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_3_s1.INIT=1'b0;
  DFFRE ff_jis2_address_2_s1 (
    .Q(ff_jis2_address[2]),
    .D(n218_6),
    .CLK(lcd_clk_d),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_2_s1.INIT=1'b0;
  DFFRE ff_jis2_address_1_s1 (
    .Q(ff_jis2_address[1]),
    .D(n219_6),
    .CLK(lcd_clk_d),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_1_s1.INIT=1'b0;
  DFFRE ff_jis2_address_0_s1 (
    .Q(ff_jis2_address[0]),
    .D(n220_8),
    .CLK(lcd_clk_d),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* kanji_rom */
module megarom_wo_scc (
  lcd_clk_d,
  n1710_5,
  i2s_audio_en_d,
  n28_8,
  n107_5,
  n28_10,
  n28_9,
  n28_6,
  d_Z,
  w_megarom1_mode,
  w_a_i,
  w_address8_7_4,
  w_address8_6_4,
  w_address8_5_4,
  w_address8_4_4,
  w_address8_3_4,
  w_address8_2_4,
  w_address8_1_4,
  w_address8_0_4,
  w_address8_1_7,
  n534_5,
  n378_5,
  n510_7,
  n567_6,
  n567_7,
  n567_8,
  ff_bank0,
  ff_bank2
)
;
input lcd_clk_d;
input n1710_5;
input i2s_audio_en_d;
input n28_8;
input n107_5;
input n28_10;
input n28_9;
input n28_6;
input [7:0] d_Z;
input [2:0] w_megarom1_mode;
input [15:8] w_a_i;
output w_address8_7_4;
output w_address8_6_4;
output w_address8_5_4;
output w_address8_4_4;
output w_address8_3_4;
output w_address8_2_4;
output w_address8_1_4;
output w_address8_0_4;
output w_address8_1_7;
output n534_5;
output n378_5;
output n510_7;
output n567_6;
output n567_7;
output n567_8;
output [6:0] ff_bank0;
output [6:0] ff_bank2;
wire n168_3;
wire n534_3;
wire n271_3;
wire n567_3;
wire n593_3;
wire ff_bank2_1_8;
wire w_address8_7_6;
wire w_address8_6_6;
wire w_address8_5_6;
wire w_address8_4_6;
wire w_address8_3_6;
wire w_address8_2_6;
wire w_address8_1_6;
wire w_address8_0_6;
wire n510_4;
wire n534_4;
wire n567_4;
wire n567_5;
wire n593_4;
wire n593_5;
wire n510_8;
wire n510_10;
wire n510_12;
wire ff_bank1_0_10;
wire n385_6;
wire n384_6;
wire n383_6;
wire n382_6;
wire n381_6;
wire n380_6;
wire n379_6;
wire n378_7;
wire ff_bank3_1_10;
wire [7:7] ff_bank0_0;
wire [7:0] ff_bank1;
wire [7:7] ff_bank2_0;
wire [7:0] ff_bank3;
wire VCC;
wire GND;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(w_megarom1_mode[1]),
    .I1(w_megarom1_mode[2]),
    .I2(d_Z[0]),
    .I3(i2s_audio_en_d) 
);
defparam n168_s0.INIT=16'hF0EE;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(n534_4),
    .I1(n510_12),
    .I2(n534_5) 
);
defparam n534_s0.INIT=8'h40;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(w_megarom1_mode[1]),
    .I1(w_megarom1_mode[2]),
    .I2(d_Z[1]),
    .I3(i2s_audio_en_d) 
);
defparam n271_s0.INIT=16'hF0EE;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(n567_4),
    .I1(n567_5),
    .I2(w_megarom1_mode[2]),
    .I3(n510_12) 
);
defparam n567_s0.INIT=16'h4300;
  LUT3 n593_s0 (
    .F(n593_3),
    .I0(n593_4),
    .I1(w_a_i[13]),
    .I2(n510_12) 
);
defparam n593_s0.INIT=8'h40;
  LUT2 ff_bank2_1_s3 (
    .F(ff_bank2_1_8),
    .I0(n567_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank2_1_s3.INIT=4'hB;
  LUT4 w_address8_7_s5 (
    .F(w_address8_7_6),
    .I0(ff_bank0_0[7]),
    .I1(ff_bank1[7]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_7_s5.INIT=16'hCACC;
  LUT1 w_address8_7_s4 (
    .F(w_address8_1_7),
    .I0(w_a_i[14]) 
);
defparam w_address8_7_s4.INIT=2'h1;
  LUT4 w_address8_6_s4 (
    .F(w_address8_6_6),
    .I0(ff_bank0[6]),
    .I1(ff_bank1[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s4.INIT=16'hCACC;
  LUT4 w_address8_5_s4 (
    .F(w_address8_5_6),
    .I0(ff_bank0[5]),
    .I1(ff_bank1[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s4.INIT=16'hCACC;
  LUT4 w_address8_4_s4 (
    .F(w_address8_4_6),
    .I0(ff_bank0[4]),
    .I1(ff_bank1[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s4.INIT=16'hCACC;
  LUT4 w_address8_3_s4 (
    .F(w_address8_3_6),
    .I0(ff_bank0[3]),
    .I1(ff_bank1[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s4.INIT=16'hCACC;
  LUT4 w_address8_2_s4 (
    .F(w_address8_2_6),
    .I0(ff_bank0[2]),
    .I1(ff_bank1[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s4.INIT=16'hCACC;
  LUT4 w_address8_1_s4 (
    .F(w_address8_1_6),
    .I0(ff_bank0[1]),
    .I1(ff_bank1[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s4.INIT=16'hCACC;
  LUT4 w_address8_0_s4 (
    .F(w_address8_0_6),
    .I0(ff_bank0[0]),
    .I1(ff_bank1[0]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_0_s4.INIT=16'hCACC;
  LUT4 n510_s1 (
    .F(n510_4),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_a_i[11]),
    .I3(w_megarom1_mode[2]) 
);
defparam n510_s1.INIT=16'h77F0;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(w_megarom1_mode[2]),
    .I1(w_a_i[12]),
    .I2(w_a_i[11]),
    .I3(w_megarom1_mode[1]) 
);
defparam n534_s1.INIT=16'h51EF;
  LUT3 n534_s2 (
    .F(n534_5),
    .I0(w_a_i[15]),
    .I1(w_a_i[13]),
    .I2(w_a_i[14]) 
);
defparam n534_s2.INIT=8'h40;
  LUT4 n567_s1 (
    .F(n567_4),
    .I0(n378_5),
    .I1(w_a_i[15]),
    .I2(n567_6),
    .I3(w_megarom1_mode[0]) 
);
defparam n567_s1.INIT=16'h0F77;
  LUT4 n567_s2 (
    .F(n567_5),
    .I0(n567_7),
    .I1(n567_8),
    .I2(w_megarom1_mode[2]),
    .I3(w_megarom1_mode[1]) 
);
defparam n567_s2.INIT=16'hF503;
  LUT4 n593_s1 (
    .F(n593_4),
    .I0(w_a_i[15]),
    .I1(w_megarom1_mode[1]),
    .I2(w_a_i[14]),
    .I3(n593_5) 
);
defparam n593_s1.INIT=16'hEFF7;
  LUT2 n378_s2 (
    .F(n378_5),
    .I0(w_a_i[13]),
    .I1(w_a_i[14]) 
);
defparam n378_s2.INIT=4'h1;
  LUT4 n510_s4 (
    .F(n510_7),
    .I0(n510_8),
    .I1(n28_8),
    .I2(w_a_i[11]),
    .I3(n534_5) 
);
defparam n510_s4.INIT=16'h8F00;
  LUT2 n567_s3 (
    .F(n567_6),
    .I0(w_a_i[12]),
    .I1(n510_7) 
);
defparam n567_s3.INIT=4'h8;
  LUT4 n567_s4 (
    .F(n567_7),
    .I0(w_a_i[11]),
    .I1(w_a_i[15]),
    .I2(w_a_i[12]),
    .I3(n378_5) 
);
defparam n567_s4.INIT=16'h4000;
  LUT3 n567_s5 (
    .F(n567_8),
    .I0(w_a_i[11]),
    .I1(w_a_i[12]),
    .I2(n534_5) 
);
defparam n567_s5.INIT=8'h40;
  LUT4 n593_s2 (
    .F(n593_5),
    .I0(w_megarom1_mode[1]),
    .I1(w_a_i[11]),
    .I2(w_megarom1_mode[2]),
    .I3(w_a_i[12]) 
);
defparam n593_s2.INIT=16'h0C0A;
  LUT4 n510_s5 (
    .F(n510_8),
    .I0(w_a_i[8]),
    .I1(w_a_i[9]),
    .I2(w_a_i[10]),
    .I3(n107_5) 
);
defparam n510_s5.INIT=16'h8000;
  LUT4 n510_s6 (
    .F(n510_10),
    .I0(n510_4),
    .I1(n510_12),
    .I2(w_a_i[12]),
    .I3(n510_7) 
);
defparam n510_s6.INIT=16'h0400;
  LUT3 n510_s7 (
    .F(n510_12),
    .I0(n28_10),
    .I1(n28_9),
    .I2(n28_6) 
);
defparam n510_s7.INIT=8'h20;
  LUT4 ff_bank1_0_s4 (
    .F(ff_bank1_0_10),
    .I0(n534_4),
    .I1(n510_12),
    .I2(n534_5),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank1_0_s4.INIT=16'h40FF;
  LUT4 w_address8_0_s5 (
    .F(n385_6),
    .I0(ff_bank3[0]),
    .I1(ff_bank2[0]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_0_s5.INIT=16'hAAAC;
  LUT4 w_address8_1_s5 (
    .F(n384_6),
    .I0(ff_bank3[1]),
    .I1(ff_bank2[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s5.INIT=16'hAAAC;
  LUT4 w_address8_2_s5 (
    .F(n383_6),
    .I0(ff_bank3[2]),
    .I1(ff_bank2[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s5.INIT=16'hAAAC;
  LUT4 w_address8_3_s5 (
    .F(n382_6),
    .I0(ff_bank3[3]),
    .I1(ff_bank2[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s5.INIT=16'hAAAC;
  LUT4 w_address8_4_s5 (
    .F(n381_6),
    .I0(ff_bank3[4]),
    .I1(ff_bank2[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s5.INIT=16'hAAAC;
  LUT4 w_address8_5_s5 (
    .F(n380_6),
    .I0(ff_bank3[5]),
    .I1(ff_bank2[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s5.INIT=16'hAAAC;
  LUT4 w_address8_6_s5 (
    .F(n379_6),
    .I0(ff_bank3[6]),
    .I1(ff_bank2[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s5.INIT=16'hAAAC;
  LUT4 w_address8_7_s6 (
    .F(n378_7),
    .I0(ff_bank3[7]),
    .I1(ff_bank2_0[7]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_7_s6.INIT=16'hAAAC;
  LUT4 ff_bank3_1_s4 (
    .F(ff_bank3_1_10),
    .I0(n593_4),
    .I1(w_a_i[13]),
    .I2(n510_12),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank3_1_s4.INIT=16'h40FF;
  DFFRE ff_bank0_7_s0 (
    .Q(ff_bank0_0[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_6_s0 (
    .Q(ff_bank0[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_5_s0 (
    .Q(ff_bank0[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_4_s0 (
    .Q(ff_bank0[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_3_s0 (
    .Q(ff_bank0[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_2_s0 (
    .Q(ff_bank0[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_1_s0 (
    .Q(ff_bank0[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_0_s0 (
    .Q(ff_bank0[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n510_10),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_7_s0 (
    .Q(ff_bank1[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_6_s0 (
    .Q(ff_bank1[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_5_s0 (
    .Q(ff_bank1[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_4_s0 (
    .Q(ff_bank1[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_3_s0 (
    .Q(ff_bank1[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_2_s0 (
    .Q(ff_bank1[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_1_s0 (
    .Q(ff_bank1[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_7_s0 (
    .Q(ff_bank2_0[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_6_s0 (
    .Q(ff_bank2[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_5_s0 (
    .Q(ff_bank2[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_4_s0 (
    .Q(ff_bank2[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_3_s0 (
    .Q(ff_bank2[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_2_s0 (
    .Q(ff_bank2[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_0_s0 (
    .Q(ff_bank2[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_7_s0 (
    .Q(ff_bank3[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_6_s0 (
    .Q(ff_bank3[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_5_s0 (
    .Q(ff_bank3[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_4_s0 (
    .Q(ff_bank3[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_3_s0 (
    .Q(ff_bank3[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_2_s0 (
    .Q(ff_bank3[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFE ff_bank1_0_s1 (
    .Q(ff_bank1[0]),
    .D(n168_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank1_0_10) 
);
defparam ff_bank1_0_s1.INIT=1'b0;
  DFFE ff_bank2_1_s1 (
    .Q(ff_bank2[1]),
    .D(n271_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank2_1_8) 
);
defparam ff_bank2_1_s1.INIT=1'b0;
  DFFE ff_bank3_1_s1 (
    .Q(ff_bank3[1]),
    .D(n271_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank3_1_10) 
);
defparam ff_bank3_1_s1.INIT=1'b0;
  DFFE ff_bank3_0_s1 (
    .Q(ff_bank3[0]),
    .D(n168_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank3_1_10) 
);
defparam ff_bank3_0_s1.INIT=1'b0;
  MUX2_LUT5 w_address8_7_s2 (
    .O(w_address8_7_4),
    .I0(w_address8_7_6),
    .I1(n378_7),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_6_s2 (
    .O(w_address8_6_4),
    .I0(w_address8_6_6),
    .I1(n379_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_5_s2 (
    .O(w_address8_5_4),
    .I0(w_address8_5_6),
    .I1(n380_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_4_s2 (
    .O(w_address8_4_4),
    .I0(w_address8_4_6),
    .I1(n381_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_3_s2 (
    .O(w_address8_3_4),
    .I0(w_address8_3_6),
    .I1(n382_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_2_s2 (
    .O(w_address8_2_4),
    .I0(w_address8_2_6),
    .I1(n383_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_1_s2 (
    .O(w_address8_1_4),
    .I0(w_address8_1_6),
    .I1(n384_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_0_s2 (
    .O(w_address8_0_4),
    .I0(w_address8_0_6),
    .I1(n385_6),
    .S0(w_address8_1_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* megarom_wo_scc */
module megarom_wo_scc_0 (
  lcd_clk_d,
  n1710_5,
  w_address8_1_7,
  i2s_audio_en_d,
  n534_5,
  n378_5,
  n567_6,
  n567_7,
  n567_8,
  n510_7,
  n28_9,
  n28_10,
  n28_6,
  d_Z,
  w_megarom2_mode,
  w_a_i,
  w_address8_6_4,
  w_address8_5_4,
  w_address8_4_4,
  w_address8_3_4,
  w_address8_2_4,
  w_address8_1_4,
  ff_bank0,
  ff_bank2,
  ff_bank1,
  ff_bank3
)
;
input lcd_clk_d;
input n1710_5;
input w_address8_1_7;
input i2s_audio_en_d;
input n534_5;
input n378_5;
input n567_6;
input n567_7;
input n567_8;
input n510_7;
input n28_9;
input n28_10;
input n28_6;
input [6:0] d_Z;
input [2:0] w_megarom2_mode;
input [15:11] w_a_i;
output w_address8_6_4;
output w_address8_5_4;
output w_address8_4_4;
output w_address8_3_4;
output w_address8_2_4;
output w_address8_1_4;
output [5:0] ff_bank0;
output [5:0] ff_bank2;
output [0:0] ff_bank1;
output [0:0] ff_bank3;
wire n168_3;
wire n534_3;
wire n271_3;
wire n567_3;
wire n593_3;
wire ff_bank2_1_8;
wire w_address8_6_6;
wire w_address8_5_6;
wire w_address8_4_6;
wire w_address8_3_6;
wire w_address8_2_6;
wire w_address8_1_6;
wire n510_4;
wire n534_4;
wire n567_4;
wire n567_5;
wire n593_4;
wire n593_5;
wire n510_7_16;
wire n510_9;
wire n384_6;
wire n383_6;
wire n382_6;
wire n381_6;
wire n380_6;
wire n379_6;
wire ff_bank3_1_10;
wire ff_bank1_0_10;
wire [6:6] ff_bank0_0;
wire [6:1] ff_bank1_0;
wire [6:6] ff_bank2_0;
wire [6:1] ff_bank3_0;
wire VCC;
wire GND;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[2]),
    .I2(d_Z[0]),
    .I3(i2s_audio_en_d) 
);
defparam n168_s0.INIT=16'hF0EE;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(n534_4),
    .I1(n534_5),
    .I2(n510_9) 
);
defparam n534_s0.INIT=8'h40;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[2]),
    .I2(d_Z[1]),
    .I3(i2s_audio_en_d) 
);
defparam n271_s0.INIT=16'hF0EE;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(n567_4),
    .I1(n567_5),
    .I2(w_megarom2_mode[2]),
    .I3(n510_9) 
);
defparam n567_s0.INIT=16'h4300;
  LUT3 n593_s0 (
    .F(n593_3),
    .I0(n593_4),
    .I1(w_a_i[13]),
    .I2(n510_9) 
);
defparam n593_s0.INIT=8'h40;
  LUT2 ff_bank2_1_s3 (
    .F(ff_bank2_1_8),
    .I0(n567_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank2_1_s3.INIT=4'hB;
  LUT4 w_address8_6_s4 (
    .F(w_address8_6_6),
    .I0(ff_bank0_0[6]),
    .I1(ff_bank1_0[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s4.INIT=16'hCACC;
  LUT4 w_address8_5_s4 (
    .F(w_address8_5_6),
    .I0(ff_bank0[5]),
    .I1(ff_bank1_0[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s4.INIT=16'hCACC;
  LUT4 w_address8_4_s4 (
    .F(w_address8_4_6),
    .I0(ff_bank0[4]),
    .I1(ff_bank1_0[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s4.INIT=16'hCACC;
  LUT4 w_address8_3_s4 (
    .F(w_address8_3_6),
    .I0(ff_bank0[3]),
    .I1(ff_bank1_0[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s4.INIT=16'hCACC;
  LUT4 w_address8_2_s4 (
    .F(w_address8_2_6),
    .I0(ff_bank0[2]),
    .I1(ff_bank1_0[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s4.INIT=16'hCACC;
  LUT4 w_address8_1_s4 (
    .F(w_address8_1_6),
    .I0(ff_bank0[1]),
    .I1(ff_bank1_0[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s4.INIT=16'hCACC;
  LUT4 n510_s1 (
    .F(n510_4),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_a_i[11]),
    .I3(w_megarom2_mode[2]) 
);
defparam n510_s1.INIT=16'h77F0;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(w_megarom2_mode[2]),
    .I1(w_a_i[12]),
    .I2(w_a_i[11]),
    .I3(w_megarom2_mode[1]) 
);
defparam n534_s1.INIT=16'h51EF;
  LUT4 n567_s1 (
    .F(n567_4),
    .I0(n378_5),
    .I1(w_a_i[15]),
    .I2(n567_6),
    .I3(w_megarom2_mode[0]) 
);
defparam n567_s1.INIT=16'h0F77;
  LUT4 n567_s2 (
    .F(n567_5),
    .I0(n567_7),
    .I1(n567_8),
    .I2(w_megarom2_mode[2]),
    .I3(w_megarom2_mode[1]) 
);
defparam n567_s2.INIT=16'hF503;
  LUT4 n593_s1 (
    .F(n593_4),
    .I0(w_a_i[15]),
    .I1(w_megarom2_mode[1]),
    .I2(w_a_i[14]),
    .I3(n593_5) 
);
defparam n593_s1.INIT=16'hEFF7;
  LUT4 n593_s2 (
    .F(n593_5),
    .I0(w_megarom2_mode[1]),
    .I1(w_a_i[11]),
    .I2(w_megarom2_mode[2]),
    .I3(w_a_i[12]) 
);
defparam n593_s2.INIT=16'h0C0A;
  LUT4 n510_s3 (
    .F(n510_7_16),
    .I0(n510_4),
    .I1(w_a_i[12]),
    .I2(n510_7),
    .I3(n510_9) 
);
defparam n510_s3.INIT=16'h1000;
  LUT3 n510_s4 (
    .F(n510_9),
    .I0(n28_9),
    .I1(n28_10),
    .I2(n28_6) 
);
defparam n510_s4.INIT=8'h20;
  LUT4 w_address8_1_s5 (
    .F(n384_6),
    .I0(ff_bank3_0[1]),
    .I1(ff_bank2[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s5.INIT=16'hAAAC;
  LUT4 w_address8_2_s5 (
    .F(n383_6),
    .I0(ff_bank3_0[2]),
    .I1(ff_bank2[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s5.INIT=16'hAAAC;
  LUT4 w_address8_3_s5 (
    .F(n382_6),
    .I0(ff_bank3_0[3]),
    .I1(ff_bank2[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s5.INIT=16'hAAAC;
  LUT4 w_address8_4_s5 (
    .F(n381_6),
    .I0(ff_bank3_0[4]),
    .I1(ff_bank2[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s5.INIT=16'hAAAC;
  LUT4 w_address8_5_s5 (
    .F(n380_6),
    .I0(ff_bank3_0[5]),
    .I1(ff_bank2[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s5.INIT=16'hAAAC;
  LUT4 w_address8_6_s5 (
    .F(n379_6),
    .I0(ff_bank3_0[6]),
    .I1(ff_bank2_0[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s5.INIT=16'hAAAC;
  LUT4 ff_bank3_1_s4 (
    .F(ff_bank3_1_10),
    .I0(n593_4),
    .I1(w_a_i[13]),
    .I2(n510_9),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank3_1_s4.INIT=16'h40FF;
  LUT4 ff_bank1_0_s4 (
    .F(ff_bank1_0_10),
    .I0(n534_4),
    .I1(n534_5),
    .I2(n510_9),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank1_0_s4.INIT=16'h40FF;
  DFFRE ff_bank0_6_s0 (
    .Q(ff_bank0_0[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_5_s0 (
    .Q(ff_bank0[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_4_s0 (
    .Q(ff_bank0[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_3_s0 (
    .Q(ff_bank0[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_2_s0 (
    .Q(ff_bank0[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_1_s0 (
    .Q(ff_bank0[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_0_s0 (
    .Q(ff_bank0[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n510_7_16),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_6_s0 (
    .Q(ff_bank1_0[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_5_s0 (
    .Q(ff_bank1_0[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_4_s0 (
    .Q(ff_bank1_0[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_3_s0 (
    .Q(ff_bank1_0[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_2_s0 (
    .Q(ff_bank1_0[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_1_s0 (
    .Q(ff_bank1_0[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_6_s0 (
    .Q(ff_bank2_0[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_5_s0 (
    .Q(ff_bank2[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_4_s0 (
    .Q(ff_bank2[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_3_s0 (
    .Q(ff_bank2[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_2_s0 (
    .Q(ff_bank2[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_0_s0 (
    .Q(ff_bank2[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_6_s0 (
    .Q(ff_bank3_0[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_5_s0 (
    .Q(ff_bank3_0[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_4_s0 (
    .Q(ff_bank3_0[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_3_s0 (
    .Q(ff_bank3_0[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_2_s0 (
    .Q(ff_bank3_0[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFE ff_bank1_0_s1 (
    .Q(ff_bank1[0]),
    .D(n168_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank1_0_10) 
);
defparam ff_bank1_0_s1.INIT=1'b0;
  DFFE ff_bank2_1_s1 (
    .Q(ff_bank2[1]),
    .D(n271_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank2_1_8) 
);
defparam ff_bank2_1_s1.INIT=1'b0;
  DFFE ff_bank3_1_s1 (
    .Q(ff_bank3_0[1]),
    .D(n271_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank3_1_10) 
);
defparam ff_bank3_1_s1.INIT=1'b0;
  DFFE ff_bank3_0_s1 (
    .Q(ff_bank3[0]),
    .D(n168_3),
    .CLK(lcd_clk_d),
    .CE(ff_bank3_1_10) 
);
defparam ff_bank3_0_s1.INIT=1'b0;
  MUX2_LUT5 w_address8_6_s2 (
    .O(w_address8_6_4),
    .I0(w_address8_6_6),
    .I1(n379_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_5_s2 (
    .O(w_address8_5_4),
    .I0(w_address8_5_6),
    .I1(n380_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_4_s2 (
    .O(w_address8_4_4),
    .I0(w_address8_4_6),
    .I1(n381_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_3_s2 (
    .O(w_address8_3_4),
    .I0(w_address8_3_6),
    .I1(n382_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_2_s2 (
    .O(w_address8_2_4),
    .I0(w_address8_2_6),
    .I1(n383_6),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_1_s2 (
    .O(w_address8_1_4),
    .I0(w_address8_1_6),
    .I1(n384_6),
    .S0(w_address8_1_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* megarom_wo_scc_0 */
module memory_mapper (
  lcd_clk_d,
  n1710_5,
  w_cs_n_7,
  n149_9,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  n42_5,
  n74_5,
  n107_5,
  w_page0_segment,
  w_page1_segment,
  w_page2_segment,
  w_page3_segment
)
;
input lcd_clk_d;
input n1710_5;
input w_cs_n_7;
input n149_9;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
output n42_5;
output n74_5;
output n107_5;
output [7:0] w_page0_segment;
output [7:0] w_page1_segment;
output [7:0] w_page2_segment;
output [7:0] w_page3_segment;
wire n10_7;
wire n107_7;
wire n10_9;
wire n42_7;
wire n74_7;
wire VCC;
wire GND;
  LUT2 n42_s2 (
    .F(n42_5),
    .I0(w_a_i_1),
    .I1(w_a_i_0) 
);
defparam n42_s2.INIT=4'h4;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(w_a_i_0),
    .I1(w_a_i_1) 
);
defparam n74_s2.INIT=4'h4;
  LUT2 n107_s2 (
    .F(n107_5),
    .I0(w_a_i_1),
    .I1(w_a_i_0) 
);
defparam n107_s2.INIT=4'h8;
  LUT4 n10_s3 (
    .F(n10_7),
    .I0(w_a_i_6),
    .I1(w_a_i_7),
    .I2(w_cs_n_7),
    .I3(n149_9) 
);
defparam n10_s3.INIT=16'h8000;
  LUT3 n107_s3 (
    .F(n107_7),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_7) 
);
defparam n107_s3.INIT=8'h80;
  LUT3 n10_s4 (
    .F(n10_9),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_7) 
);
defparam n10_s4.INIT=8'h10;
  LUT3 n42_s3 (
    .F(n42_7),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_7) 
);
defparam n42_s3.INIT=8'h40;
  LUT3 n74_s3 (
    .F(n74_7),
    .I0(n10_7),
    .I1(w_a_i_0),
    .I2(w_a_i_1) 
);
defparam n74_s3.INIT=8'h20;
  DFFRE ff_page0_segment_6_s0 (
    .Q(w_page0_segment[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_5_s0 (
    .Q(w_page0_segment[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_4_s0 (
    .Q(w_page0_segment[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_3_s0 (
    .Q(w_page0_segment[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_2_s0 (
    .Q(w_page0_segment[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  DFFSE ff_page0_segment_1_s0 (
    .Q(w_page0_segment[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .SET(n1710_5) 
);
  DFFSE ff_page0_segment_0_s0 (
    .Q(w_page0_segment[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .SET(n1710_5) 
);
  DFFRE ff_page1_segment_7_s0 (
    .Q(w_page1_segment[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_6_s0 (
    .Q(w_page1_segment[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_5_s0 (
    .Q(w_page1_segment[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_4_s0 (
    .Q(w_page1_segment[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_3_s0 (
    .Q(w_page1_segment[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_2_s0 (
    .Q(w_page1_segment[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFSE ff_page1_segment_1_s0 (
    .Q(w_page1_segment[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .SET(n1710_5) 
);
  DFFRE ff_page1_segment_0_s0 (
    .Q(w_page1_segment[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n42_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_7_s0 (
    .Q(w_page2_segment[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_6_s0 (
    .Q(w_page2_segment[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_5_s0 (
    .Q(w_page2_segment[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_4_s0 (
    .Q(w_page2_segment[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_3_s0 (
    .Q(w_page2_segment[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_2_s0 (
    .Q(w_page2_segment[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_1_s0 (
    .Q(w_page2_segment[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .RESET(n1710_5) 
);
  DFFSE ff_page2_segment_0_s0 (
    .Q(w_page2_segment[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n74_7),
    .SET(n1710_5) 
);
  DFFRE ff_page3_segment_7_s0 (
    .Q(w_page3_segment[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_6_s0 (
    .Q(w_page3_segment[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_5_s0 (
    .Q(w_page3_segment[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_4_s0 (
    .Q(w_page3_segment[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_3_s0 (
    .Q(w_page3_segment[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_2_s0 (
    .Q(w_page3_segment[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_1_s0 (
    .Q(w_page3_segment[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_0_s0 (
    .Q(w_page3_segment[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n107_7),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_7_s0 (
    .Q(w_page0_segment[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n10_9),
    .RESET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_mapper */
module memory_mapper_inst (
  lcd_clk_d,
  n1710_5,
  w_cs_n_7,
  n149_9,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  w_a_i_14,
  w_a_i_15,
  d_Z,
  mapper_segment_7_3,
  mapper_segment_6_3,
  mapper_segment_5_3,
  mapper_segment_4_3,
  mapper_segment_3_3,
  mapper_segment_2_3,
  mapper_segment_1_3,
  mapper_segment_0_3,
  mapper_segment_7_6,
  n42_5,
  n74_5,
  n107_5
)
;
input lcd_clk_d;
input n1710_5;
input w_cs_n_7;
input n149_9;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
input w_a_i_14;
input w_a_i_15;
input [7:0] d_Z;
output mapper_segment_7_3;
output mapper_segment_6_3;
output mapper_segment_5_3;
output mapper_segment_4_3;
output mapper_segment_3_3;
output mapper_segment_2_3;
output mapper_segment_1_3;
output mapper_segment_0_3;
output mapper_segment_7_6;
output n42_5;
output n74_5;
output n107_5;
wire n17_4;
wire n18_4;
wire n19_4;
wire n20_4;
wire n21_4;
wire n22_4;
wire n23_4;
wire n24_4;
wire mapper_segment_0_7;
wire mapper_segment_1_7;
wire mapper_segment_2_7;
wire mapper_segment_3_7;
wire mapper_segment_4_7;
wire mapper_segment_5_7;
wire mapper_segment_6_7;
wire mapper_segment_7_8;
wire [7:0] w_page0_segment;
wire [7:0] w_page1_segment;
wire [7:0] w_page2_segment;
wire [7:0] w_page3_segment;
wire VCC;
wire GND;
  LUT4 mapper_segment_7_s7 (
    .F(n17_4),
    .I0(w_page2_segment[7]),
    .I1(w_page3_segment[7]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_7_s7.INIT=16'hCACC;
  LUT4 mapper_segment_6_s6 (
    .F(n18_4),
    .I0(w_page2_segment[6]),
    .I1(w_page3_segment[6]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_6_s6.INIT=16'hCACC;
  LUT4 mapper_segment_5_s6 (
    .F(n19_4),
    .I0(w_page2_segment[5]),
    .I1(w_page3_segment[5]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_5_s6.INIT=16'hCACC;
  LUT4 mapper_segment_4_s6 (
    .F(n20_4),
    .I0(w_page2_segment[4]),
    .I1(w_page3_segment[4]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_4_s6.INIT=16'hCACC;
  LUT4 mapper_segment_3_s6 (
    .F(n21_4),
    .I0(w_page2_segment[3]),
    .I1(w_page3_segment[3]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_3_s6.INIT=16'hCACC;
  LUT4 mapper_segment_2_s6 (
    .F(n22_4),
    .I0(w_page2_segment[2]),
    .I1(w_page3_segment[2]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_2_s6.INIT=16'hCACC;
  LUT4 mapper_segment_1_s6 (
    .F(n23_4),
    .I0(w_page2_segment[1]),
    .I1(w_page3_segment[1]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_1_s6.INIT=16'hCACC;
  LUT4 mapper_segment_0_s6 (
    .F(n24_4),
    .I0(w_page2_segment[0]),
    .I1(w_page3_segment[0]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_0_s6.INIT=16'hCACC;
  LUT2 mapper_segment_7_s4 (
    .F(mapper_segment_7_6),
    .I0(w_a_i_15),
    .I1(w_a_i_14) 
);
defparam mapper_segment_7_s4.INIT=4'h1;
  LUT4 mapper_segment_0_s5 (
    .F(mapper_segment_0_7),
    .I0(w_page1_segment[0]),
    .I1(w_page0_segment[0]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_0_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_1_s5 (
    .F(mapper_segment_1_7),
    .I0(w_page1_segment[1]),
    .I1(w_page0_segment[1]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_1_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_2_s5 (
    .F(mapper_segment_2_7),
    .I0(w_page1_segment[2]),
    .I1(w_page0_segment[2]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_2_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_3_s5 (
    .F(mapper_segment_3_7),
    .I0(w_page1_segment[3]),
    .I1(w_page0_segment[3]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_3_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_4_s5 (
    .F(mapper_segment_4_7),
    .I0(w_page1_segment[4]),
    .I1(w_page0_segment[4]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_4_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_5_s5 (
    .F(mapper_segment_5_7),
    .I0(w_page1_segment[5]),
    .I1(w_page0_segment[5]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_5_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_6_s5 (
    .F(mapper_segment_6_7),
    .I0(w_page1_segment[6]),
    .I1(w_page0_segment[6]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_6_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_7_s6 (
    .F(mapper_segment_7_8),
    .I0(w_page1_segment[7]),
    .I1(w_page0_segment[7]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_7_s6.INIT=16'hAAAC;
  MUX2_LUT5 mapper_segment_7_s2 (
    .O(mapper_segment_7_3),
    .I0(mapper_segment_7_8),
    .I1(n17_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_6_s2 (
    .O(mapper_segment_6_3),
    .I0(mapper_segment_6_7),
    .I1(n18_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_5_s2 (
    .O(mapper_segment_5_3),
    .I0(mapper_segment_5_7),
    .I1(n19_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_4_s2 (
    .O(mapper_segment_4_3),
    .I0(mapper_segment_4_7),
    .I1(n20_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_3_s2 (
    .O(mapper_segment_3_3),
    .I0(mapper_segment_3_7),
    .I1(n21_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_2_s2 (
    .O(mapper_segment_2_3),
    .I0(mapper_segment_2_7),
    .I1(n22_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_1_s2 (
    .O(mapper_segment_1_3),
    .I0(mapper_segment_1_7),
    .I1(n23_4),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_0_s2 (
    .O(mapper_segment_0_3),
    .I0(mapper_segment_0_7),
    .I1(n24_4),
    .S0(w_a_i_15) 
);
  memory_mapper u_memory_mapper (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_cs_n_7(w_cs_n_7),
    .n149_9(n149_9),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_6(w_a_i_6),
    .w_a_i_7(w_a_i_7),
    .n42_5(n42_5),
    .n74_5(n74_5),
    .n107_5(n107_5),
    .w_page0_segment(w_page0_segment[7:0]),
    .w_page1_segment(w_page1_segment[7:0]),
    .w_page2_segment(w_page2_segment[7:0]),
    .w_page3_segment(w_page3_segment[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_mapper_inst */
module system_control (
  lcd_clk_d,
  n1710_5,
  n149_9,
  n218_4,
  ff_dinst_7_6,
  n4_5,
  n279_7,
  n74_5,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i,
  w_do,
  ff_d,
  w_sys_q_en,
  w_scanline,
  w_sys_q,
  w_left_offset,
  w_denominator,
  w_normalize
)
;
input lcd_clk_d;
input n1710_5;
input n149_9;
input n218_4;
input ff_dinst_7_6;
input n4_5;
input n279_7;
input n74_5;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input [7:0] w_a_i;
input [6:5] w_do;
input [6:5] ff_d;
output w_sys_q_en;
output w_scanline;
output [7:0] w_sys_q;
output [7:0] w_left_offset;
output [7:0] w_denominator;
output [7:0] w_normalize;
wire n11_3;
wire n14_3;
wire n26_3;
wire n332_3;
wire n102_3;
wire n339_3;
wire n347_3;
wire n355_3;
wire n57_9;
wire n58_9;
wire n59_9;
wire n60_9;
wire n61_9;
wire n62_9;
wire n63_9;
wire n65_10;
wire n11_5;
wire n14_4;
wire n332_4;
wire n57_10;
wire n58_10;
wire n59_10;
wire n60_10;
wire n61_10;
wire n62_10;
wire n63_10;
wire n65_11;
wire n65_12;
wire n57_11;
wire n58_11;
wire n59_11;
wire n60_11;
wire n61_11;
wire n62_11;
wire n63_11;
wire n65_13;
wire n65_14;
wire n65_15;
wire n11_7;
wire n102_6;
wire n14_7;
wire ff_active;
wire [7:0] ff_reg_address;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(n149_9),
    .I1(n11_7),
    .I2(n11_5) 
);
defparam n11_s0.INIT=8'h80;
  LUT4 n14_s0 (
    .F(n14_3),
    .I0(d_Z[4]),
    .I1(d_Z[0]),
    .I2(n218_4),
    .I3(n14_4) 
);
defparam n14_s0.INIT=16'h4000;
  LUT4 n26_s0 (
    .F(n26_3),
    .I0(ff_active),
    .I1(ff_dinst_7_6),
    .I2(n4_5),
    .I3(n11_5) 
);
defparam n26_s0.INIT=16'h8000;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(ff_reg_address[0]),
    .I1(ff_reg_address[1]),
    .I2(n332_4) 
);
defparam n332_s0.INIT=8'h10;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_active),
    .I1(n149_9),
    .I2(n11_5),
    .I3(n102_6) 
);
defparam n102_s0.INIT=16'h8000;
  LUT3 n339_s0 (
    .F(n339_3),
    .I0(ff_reg_address[1]),
    .I1(ff_reg_address[0]),
    .I2(n332_4) 
);
defparam n339_s0.INIT=8'h40;
  LUT3 n347_s0 (
    .F(n347_3),
    .I0(ff_reg_address[0]),
    .I1(ff_reg_address[1]),
    .I2(n332_4) 
);
defparam n347_s0.INIT=8'h40;
  LUT3 n355_s0 (
    .F(n355_3),
    .I0(ff_reg_address[0]),
    .I1(ff_reg_address[1]),
    .I2(n332_4) 
);
defparam n355_s0.INIT=8'h80;
  LUT4 n57_s5 (
    .F(n57_9),
    .I0(n102_6),
    .I1(ff_reg_address[7]),
    .I2(n11_7),
    .I3(n57_10) 
);
defparam n57_s5.INIT=16'hFFF8;
  LUT4 n58_s5 (
    .F(n58_9),
    .I0(n102_6),
    .I1(ff_reg_address[6]),
    .I2(n11_7),
    .I3(n58_10) 
);
defparam n58_s5.INIT=16'hFFF8;
  LUT4 n59_s5 (
    .F(n59_9),
    .I0(n102_6),
    .I1(ff_reg_address[5]),
    .I2(n11_7),
    .I3(n59_10) 
);
defparam n59_s5.INIT=16'hFFF8;
  LUT4 n60_s5 (
    .F(n60_9),
    .I0(n102_6),
    .I1(ff_reg_address[4]),
    .I2(n11_7),
    .I3(n60_10) 
);
defparam n60_s5.INIT=16'hFFF8;
  LUT4 n61_s5 (
    .F(n61_9),
    .I0(n102_6),
    .I1(ff_reg_address[3]),
    .I2(n11_7),
    .I3(n61_10) 
);
defparam n61_s5.INIT=16'hFFF8;
  LUT4 n62_s5 (
    .F(n62_9),
    .I0(n102_6),
    .I1(ff_reg_address[2]),
    .I2(n11_7),
    .I3(n62_10) 
);
defparam n62_s5.INIT=16'hFFF8;
  LUT4 n63_s5 (
    .F(n63_9),
    .I0(n102_6),
    .I1(ff_reg_address[1]),
    .I2(n11_7),
    .I3(n63_10) 
);
defparam n63_s5.INIT=16'hFFF8;
  LUT4 n65_s5 (
    .F(n65_10),
    .I0(n65_11),
    .I1(n65_12),
    .I2(ff_reg_address[0]),
    .I3(n102_6) 
);
defparam n65_s5.INIT=16'hF222;
  LUT4 n11_s2 (
    .F(n11_5),
    .I0(w_a_i[4]),
    .I1(w_a_i[5]),
    .I2(w_a_i[7]),
    .I3(w_a_i[6]) 
);
defparam n11_s2.INIT=16'h0100;
  LUT4 n14_s1 (
    .F(n14_4),
    .I0(w_do[6]),
    .I1(w_do[5]),
    .I2(n279_7),
    .I3(n14_7) 
);
defparam n14_s1.INIT=16'h00F1;
  LUT4 n332_s1 (
    .F(n332_4),
    .I0(ff_active),
    .I1(n149_9),
    .I2(n11_5),
    .I3(n65_11) 
);
defparam n332_s1.INIT=16'h8000;
  LUT4 n57_s6 (
    .F(n57_10),
    .I0(w_normalize[7]),
    .I1(ff_reg_address[1]),
    .I2(n57_11),
    .I3(n65_11) 
);
defparam n57_s6.INIT=16'h3800;
  LUT4 n58_s6 (
    .F(n58_10),
    .I0(w_normalize[6]),
    .I1(ff_reg_address[1]),
    .I2(n58_11),
    .I3(n65_11) 
);
defparam n58_s6.INIT=16'h3800;
  LUT4 n59_s6 (
    .F(n59_10),
    .I0(w_normalize[5]),
    .I1(ff_reg_address[1]),
    .I2(n59_11),
    .I3(n65_11) 
);
defparam n59_s6.INIT=16'h3800;
  LUT4 n60_s6 (
    .F(n60_10),
    .I0(w_normalize[4]),
    .I1(ff_reg_address[1]),
    .I2(n60_11),
    .I3(n65_11) 
);
defparam n60_s6.INIT=16'h3800;
  LUT4 n61_s6 (
    .F(n61_10),
    .I0(w_normalize[3]),
    .I1(ff_reg_address[1]),
    .I2(n61_11),
    .I3(n65_11) 
);
defparam n61_s6.INIT=16'h3800;
  LUT4 n62_s6 (
    .F(n62_10),
    .I0(w_normalize[2]),
    .I1(ff_reg_address[1]),
    .I2(n62_11),
    .I3(n65_11) 
);
defparam n62_s6.INIT=16'h3800;
  LUT4 n63_s6 (
    .F(n63_10),
    .I0(w_normalize[1]),
    .I1(ff_reg_address[1]),
    .I2(n63_11),
    .I3(n65_11) 
);
defparam n63_s6.INIT=16'h3800;
  LUT4 n65_s6 (
    .F(n65_11),
    .I0(w_a_i[2]),
    .I1(n65_13),
    .I2(n74_5),
    .I3(n65_14) 
);
defparam n65_s6.INIT=16'h4000;
  LUT4 n65_s7 (
    .F(n65_12),
    .I0(w_normalize[0]),
    .I1(w_scanline),
    .I2(ff_reg_address[1]),
    .I3(n65_15) 
);
defparam n65_s7.INIT=16'h305F;
  LUT4 n57_s7 (
    .F(n57_11),
    .I0(w_denominator[7]),
    .I1(w_left_offset[7]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n57_s7.INIT=16'hFA0C;
  LUT4 n58_s7 (
    .F(n58_11),
    .I0(w_denominator[6]),
    .I1(w_left_offset[6]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n58_s7.INIT=16'hFA0C;
  LUT4 n59_s7 (
    .F(n59_11),
    .I0(w_denominator[5]),
    .I1(w_left_offset[5]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n59_s7.INIT=16'hFA0C;
  LUT4 n60_s7 (
    .F(n60_11),
    .I0(w_denominator[4]),
    .I1(w_left_offset[4]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n60_s7.INIT=16'hFA0C;
  LUT4 n61_s7 (
    .F(n61_11),
    .I0(w_denominator[3]),
    .I1(w_left_offset[3]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n61_s7.INIT=16'hFA0C;
  LUT4 n62_s7 (
    .F(n62_11),
    .I0(w_denominator[2]),
    .I1(w_left_offset[2]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n62_s7.INIT=16'hFA0C;
  LUT4 n63_s7 (
    .F(n63_11),
    .I0(w_denominator[1]),
    .I1(w_left_offset[1]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n63_s7.INIT=16'hFA0C;
  LUT3 n65_s8 (
    .F(n65_13),
    .I0(w_a_i[3]),
    .I1(ff_reg_address[2]),
    .I2(ff_reg_address[3]) 
);
defparam n65_s8.INIT=8'h01;
  LUT4 n65_s9 (
    .F(n65_14),
    .I0(ff_reg_address[4]),
    .I1(ff_reg_address[5]),
    .I2(ff_reg_address[6]),
    .I3(ff_reg_address[7]) 
);
defparam n65_s9.INIT=16'h0001;
  LUT4 n65_s10 (
    .F(n65_15),
    .I0(w_denominator[0]),
    .I1(w_left_offset[0]),
    .I2(ff_reg_address[1]),
    .I3(ff_reg_address[0]) 
);
defparam n65_s10.INIT=16'hFA0C;
  LUT4 n11_s3 (
    .F(n11_7),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n11_s3.INIT=16'h0001;
  LUT4 n102_s2 (
    .F(n102_6),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n102_s2.INIT=16'h0100;
  LUT4 n14_s3 (
    .F(n14_7),
    .I0(ff_d[5]),
    .I1(ff_d[6]),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam n14_s3.INIT=16'h0E00;
  DFFRE ff_rdata_7_s0 (
    .Q(w_sys_q[7]),
    .D(n57_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(w_sys_q[6]),
    .D(n58_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(w_sys_q[5]),
    .D(n59_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(w_sys_q[4]),
    .D(n60_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(w_sys_q[3]),
    .D(n61_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(w_sys_q[2]),
    .D(n62_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(w_sys_q[1]),
    .D(n63_9),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(w_sys_q[0]),
    .D(n65_10),
    .CLK(lcd_clk_d),
    .CE(n26_3),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_sys_q_en),
    .D(n26_3),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_7_s0 (
    .Q(ff_reg_address[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_6_s0 (
    .Q(ff_reg_address[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_5_s0 (
    .Q(ff_reg_address[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_4_s0 (
    .Q(ff_reg_address[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_3_s0 (
    .Q(ff_reg_address[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_2_s0 (
    .Q(ff_reg_address[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_1_s0 (
    .Q(ff_reg_address[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_reg_address_0_s0 (
    .Q(ff_reg_address[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n102_3),
    .RESET(n1710_5) 
);
  DFFRE ff_left_offset_7_s0 (
    .Q(w_left_offset[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFRE ff_left_offset_6_s0 (
    .Q(w_left_offset[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFRE ff_left_offset_5_s0 (
    .Q(w_left_offset[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFSE ff_left_offset_4_s0 (
    .Q(w_left_offset[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .SET(n1710_5) 
);
  DFFRE ff_left_offset_3_s0 (
    .Q(w_left_offset[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFSE ff_left_offset_2_s0 (
    .Q(w_left_offset[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .SET(n1710_5) 
);
  DFFRE ff_left_offset_1_s0 (
    .Q(w_left_offset[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFRE ff_left_offset_0_s0 (
    .Q(w_left_offset[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n332_3),
    .RESET(n1710_5) 
);
  DFFSE ff_denominator_7_s0 (
    .Q(w_denominator[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFRE ff_denominator_6_s0 (
    .Q(w_denominator[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .RESET(n1710_5) 
);
  DFFSE ff_denominator_5_s0 (
    .Q(w_denominator[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFRE ff_denominator_4_s0 (
    .Q(w_denominator[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .RESET(n1710_5) 
);
  DFFSE ff_denominator_3_s0 (
    .Q(w_denominator[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFSE ff_denominator_2_s0 (
    .Q(w_denominator[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFSE ff_denominator_1_s0 (
    .Q(w_denominator[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFSE ff_denominator_0_s0 (
    .Q(w_denominator[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n339_3),
    .SET(n1710_5) 
);
  DFFSE ff_normalize_7_s0 (
    .Q(w_normalize[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFRE ff_normalize_6_s0 (
    .Q(w_normalize[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .RESET(n1710_5) 
);
  DFFSE ff_normalize_5_s0 (
    .Q(w_normalize[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFSE ff_normalize_4_s0 (
    .Q(w_normalize[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFSE ff_normalize_3_s0 (
    .Q(w_normalize[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFRE ff_normalize_2_s0 (
    .Q(w_normalize[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .RESET(n1710_5) 
);
  DFFSE ff_normalize_1_s0 (
    .Q(w_normalize[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFSE ff_normalize_0_s0 (
    .Q(w_normalize[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n347_3),
    .SET(n1710_5) 
);
  DFFRE ff_scanline_s0 (
    .Q(w_scanline),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n355_3),
    .RESET(n1710_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(n14_3),
    .CLK(lcd_clk_d),
    .CE(n11_3),
    .RESET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* system_control */
module tangnano20k_step9 (
  clk27m,
  clk3_579m,
  button,
  lcd_clk,
  lcd_de,
  lcd_hsync,
  lcd_vsync,
  lcd_red,
  lcd_green,
  lcd_blue,
  lcd_bl,
  spi_cs_n,
  spi_clk,
  spi_mosi,
  spi_miso,
  ssg_ioa,
  ssg_iob,
  i2s_audio_en,
  i2s_audio_din,
  i2s_audio_lrclk,
  i2s_audio_bclk,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input clk3_579m;
input [1:0] button;
output lcd_clk;
output lcd_de;
output lcd_hsync;
output lcd_vsync;
output [4:0] lcd_red;
output [5:0] lcd_green;
output [4:0] lcd_blue;
output lcd_bl;
input spi_cs_n;
input spi_clk;
input spi_mosi;
output spi_miso;
inout [5:0] ssg_ioa;
output [2:0] ssg_iob;
output i2s_audio_en;
output i2s_audio_din;
output i2s_audio_lrclk;
output i2s_audio_bclk;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk3_579m_d;
wire spi_cs_n_d;
wire spi_clk_d;
wire spi_mosi_d;
wire ssg_ioa_0_1;
wire ssg_ioa_1_1;
wire ssg_ioa_2_1;
wire ssg_ioa_3_1;
wire ssg_ioa_4_1;
wire ssg_ioa_5_1;
wire n977_5;
wire w_cpu_enable;
wire n984_4;
wire n96_3;
wire n250_4;
wire n251_4;
wire n252_4;
wire n253_4;
wire n254_4;
wire n255_4;
wire n256_4;
wire n257_4;
wire n390_7;
wire n389_7;
wire n388_7;
wire w_kanji_iorq_n;
wire w_sdram_address_12_7;
wire w_sdram_address_0_8;
wire w_sdram_address_11_7;
wire w_sdram_address_10_7;
wire w_sdram_address_9_7;
wire w_sdram_address_8_7;
wire w_sdram_address_7_7;
wire w_sdram_address_6_7;
wire w_sdram_address_5_7;
wire w_sdram_address_4_7;
wire w_sdram_address_3_7;
wire w_sdram_address_2_7;
wire w_sdram_address_1_7;
wire w_sdram_address_0_7;
wire n22_4;
wire n21_4;
wire n20_4;
wire n57_4;
wire n56_4;
wire n55_4;
wire n977_6;
wire n984_5;
wire n250_5;
wire n251_5;
wire n252_5;
wire n253_5;
wire n254_5;
wire n254_6;
wire n255_5;
wire n255_6;
wire n255_8;
wire n256_5;
wire n256_6;
wire n256_7;
wire n256_8;
wire n257_5;
wire n257_6;
wire w_sdram_address_20_4;
wire w_sdram_address_19_4;
wire w_sdram_address_18_4;
wire w_sdram_address_17_4;
wire w_sdram_address_16_4;
wire w_sdram_address_15_4;
wire w_sdram_address_14_4;
wire w_sdram_address_14_5;
wire w_sdram_address_13_4;
wire w_sdram_address_13_5;
wire d_2_15;
wire d_1_15;
wire ff_d_7_9;
wire ff_d_7_10;
wire n387_6;
wire n250_6;
wire n251_6;
wire n252_6;
wire n253_6;
wire n254_7;
wire n254_8;
wire n255_9;
wire n255_10;
wire n255_11;
wire n255_12;
wire n255_13;
wire n256_9;
wire n256_10;
wire n256_11;
wire n256_12;
wire n256_13;
wire n256_14;
wire n257_7;
wire w_sdram_address_22_6;
wire w_sdram_address_21_5;
wire w_sdram_address_20_5;
wire w_sdram_address_20_6;
wire w_sdram_address_19_5;
wire w_sdram_address_19_6;
wire w_sdram_address_18_5;
wire w_sdram_address_18_6;
wire w_sdram_address_17_5;
wire w_sdram_address_17_6;
wire w_sdram_address_16_5;
wire w_sdram_address_16_6;
wire w_sdram_address_16_7;
wire w_sdram_address_15_5;
wire w_sdram_address_15_6;
wire w_sdram_address_15_7;
wire w_sdram_address_14_6;
wire w_sdram_address_14_7;
wire w_sdram_address_14_9;
wire w_sdram_address_13_6;
wire w_sdram_address_13_7;
wire ff_d_7_11;
wire n250_7;
wire n251_7;
wire n252_7;
wire n253_7;
wire n254_10;
wire n254_11;
wire n254_12;
wire n255_14;
wire n255_15;
wire n255_16;
wire n255_17;
wire n255_18;
wire n255_19;
wire n255_20;
wire n256_15;
wire n256_16;
wire n256_18;
wire n256_19;
wire n256_20;
wire n257_8;
wire w_sdram_address_22_7;
wire w_sdram_address_22_8;
wire w_sdram_address_20_7;
wire w_sdram_address_20_8;
wire w_sdram_address_19_7;
wire w_sdram_address_19_8;
wire w_sdram_address_19_9;
wire w_sdram_address_19_10;
wire w_sdram_address_18_7;
wire w_sdram_address_18_8;
wire w_sdram_address_18_9;
wire w_sdram_address_18_10;
wire w_sdram_address_17_7;
wire w_sdram_address_17_8;
wire w_sdram_address_16_8;
wire w_sdram_address_16_9;
wire w_sdram_address_16_10;
wire w_sdram_address_15_8;
wire w_sdram_address_15_9;
wire w_sdram_address_15_10;
wire w_sdram_address_15_11;
wire w_sdram_address_14_10;
wire w_sdram_address_14_11;
wire w_sdram_address_14_12;
wire w_sdram_address_14_13;
wire w_sdram_address_13_8;
wire n250_8;
wire n251_8;
wire n252_8;
wire n253_8;
wire n254_14;
wire n254_15;
wire n254_16;
wire n255_21;
wire n255_22;
wire n256_21;
wire n256_22;
wire n256_23;
wire n257_9;
wire w_sdram_address_22_9;
wire w_sdram_address_22_10;
wire w_sdram_address_20_10;
wire w_sdram_address_18_11;
wire w_sdram_address_17_10;
wire w_sdram_address_17_11;
wire w_sdram_address_16_11;
wire w_sdram_address_16_12;
wire w_sdram_address_16_13;
wire w_sdram_address_15_12;
wire w_sdram_address_15_13;
wire w_sdram_address_15_14;
wire w_sdram_address_14_15;
wire w_sdram_address_14_16;
wire w_sdram_address_14_17;
wire w_sdram_address_14_18;
wire w_sdram_address_14_19;
wire w_sdram_address_13_10;
wire w_sdram_address_13_11;
wire n250_9;
wire n251_9;
wire n252_9;
wire n253_9;
wire n254_17;
wire n254_18;
wire n255_23;
wire n255_24;
wire n256_24;
wire n256_25;
wire w_sdram_address_16_14;
wire w_sdram_address_16_15;
wire w_sdram_address_15_15;
wire w_sdram_address_13_12;
wire n256_26;
wire w_sdram_address_20_12;
wire w_sdram_address_14_21;
wire w_sdram_address_22_12;
wire w_sdram_address_17_13;
wire n254_22;
wire n255_26;
wire ff_d_7_13;
wire w_sdram_address_22_14;
wire w_sdram_address_13_14;
wire w_sdram_address_14_23;
wire w_sdram_address_21_7;
wire d_7_18;
wire w_psg_enable;
wire n88_9;
wire n87_8;
wire n86_8;
wire n256_28;
wire ff_reset_n;
wire ff_clock_div;
wire w_sound_in_2_3;
wire n405_2;
wire n405_3;
wire n404_2;
wire n404_3;
wire n403_2;
wire n403_3;
wire n402_2;
wire n402_3;
wire n401_2;
wire n401_3;
wire n400_2;
wire n400_3;
wire n399_2;
wire n399_3;
wire n398_2;
wire n398_3;
wire n397_2;
wire n397_3;
wire n396_2;
wire n396_3;
wire n395_2;
wire n395_3;
wire n394_2;
wire n394_3;
wire w_sdram_address_12_5;
wire w_sdram_address_11_5;
wire w_sdram_address_10_5;
wire w_sdram_address_9_5;
wire w_sdram_address_8_5;
wire w_sdram_address_7_5;
wire w_sdram_address_6_5;
wire w_sdram_address_5_5;
wire w_sdram_address_4_5;
wire w_sdram_address_3_5;
wire w_sdram_address_2_5;
wire w_sdram_address_1_5;
wire w_sdram_address_0_5;
wire lcd_bl_d_4;
wire IO_sdram_dq_31_101;
wire n23_6;
wire n58_6;
wire O_sdram_clk_d;
wire lcd_clk_d;
wire i2s_audio_en_d;
wire w_cpu_freeze;
wire spi_miso_d;
wire n707_5;
wire n34_5;
wire ff_ireq_inhibit;
wire ff_req_inhibit;
wire ff_mreq_inhibit;
wire ff_wr_n_i;
wire ff_rd;
wire ff_iorq_n_i;
wire ff_mreq;
wire ff_dinst_7_6;
wire n279_7;
wire n279_9;
wire n279_10;
wire n279_11;
wire iorq_n_Z;
wire w_rd_n_i;
wire w_rfsh_n_i;
wire n1710_5;
wire w_rtc_q_en;
wire n113_9;
wire n4_5;
wire n113_15;
wire n113_17;
wire n113_19;
wire n149_5;
wire n1719_5;
wire reg_yea_7_9;
wire reg_wee_2_9;
wire reg_hou_3_9;
wire reg_min_3_9;
wire reg_sec_6_9;
wire reg_sec_3_9;
wire n65_11;
wire n89_7;
wire n113_20;
wire n149_7;
wire n149_9;
wire reg_min_6_12;
wire reg_day_3_12;
wire n57_7;
wire w_ppi_q_en;
wire w_click_sound;
wire w_keyboard_caps_led_off;
wire n218_4;
wire n111_8;
wire w_expslt0_q_en;
wire n28_4;
wire n28_5;
wire n28_6;
wire n28_8;
wire n28_9;
wire n28_10;
wire w_expslt3_q_en;
wire n28_4_17;
wire ff_wr_n;
wire w_keyboard_kana_led_off;
wire w_psg_q_en;
wire w_cs_n_7;
wire i2s_audio_din_d;
wire i2s_audio_bclk_d;
wire i2s_audio_lrclk_d;
wire w_vdp_enable;
wire p_vdp_r_5_3;
wire n73_8;
wire w_vram_read_n;
wire w_vram_write_n;
wire req_hsync_int_n;
wire req_vsync_int_n;
wire w_hsync_en;
wire reg_r0_hsync_int_en_Z;
wire reg_r1_vsync_int_en_Z;
wire w_vdp_q_en;
wire n68_6;
wire lcd_vsync_d;
wire lcd_de_d;
wire lcd_hsync_d;
wire n113_6;
wire w_vram_rdata_en;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_wen_n_d;
wire n914_3;
wire n915_3;
wire n916_3;
wire n917_3;
wire n918_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n948_4;
wire w_sdram_q_en;
wire O_sdram_cas_n_d;
wire ff_rd_n;
wire w_kanji_en;
wire w_address8_7_4;
wire w_address8_6_4;
wire w_address8_5_4;
wire w_address8_4_4;
wire w_address8_3_4;
wire w_address8_2_4;
wire w_address8_1_4;
wire w_address8_0_4;
wire w_address8_1_7;
wire n534_5;
wire n378_5;
wire n510_7;
wire n567_6;
wire n567_7;
wire n567_8;
wire w_address8_6_4_18;
wire w_address8_5_4_19;
wire w_address8_4_4_20;
wire w_address8_3_4_21;
wire w_address8_2_4_22;
wire w_address8_1_4_23;
wire mapper_segment_7_3;
wire mapper_segment_6_3;
wire mapper_segment_5_3;
wire mapper_segment_4_3;
wire mapper_segment_3_3;
wire mapper_segment_2_3;
wire mapper_segment_1_3;
wire mapper_segment_0_3;
wire mapper_segment_7_6;
wire n42_5;
wire n74_5;
wire n107_5;
wire w_sys_q_en;
wire w_scanline;
wire [31:0] IO_sdram_dq_in;
wire [22:13] w_sdram_address;
wire [7:0] w_sdram_d;
wire [12:0] w_kanji_address;
wire [7:0] d_Z;
wire [3:0] ff_cpu_clock_div;
wire [3:0] ff_psg_clock_div;
wire [7:0] ff_vram_rdata;
wire [7:0] ff_d;
wire [2:0] ff_delay;
wire [2:2] w_sound_in;
wire [7:0] w_spi_d;
wire [22:0] w_spi_address;
wire [7:0] w_matrix_x;
wire [2:0] w_megarom1_mode;
wire [2:0] w_megarom2_mode;
wire [2:0] ff_state;
wire [15:0] w_a_i;
wire [7:0] w_do;
wire [2:0] reg_ptr;
wire [7:1] reg_yea;
wire [3:1] reg_mon;
wire [5:1] reg_day;
wire [2:1] reg_wee;
wire [5:1] reg_hou;
wire [6:1] reg_min;
wire [6:1] reg_sec;
wire [1:1] reg_leap;
wire [3:1] reg_mode;
wire [3:1] ff_mem_q;
wire [7:0] w_primary_slot;
wire [3:0] w_matrix_y;
wire [7:0] w_ppi_q;
wire [7:0] ff_secondary_slot;
wire [7:0] w_expslt0_q;
wire [7:0] ff_secondary_slot_24;
wire [7:0] w_expslt3_q;
wire [2:0] ssg_iob_d;
wire [7:0] w_psg_q;
wire [11:0] w_ssg_sound_out;
wire [15:0] w_opll_sound_out;
wire [13:0] w_vram_address;
wire [7:0] w_vram_wdata;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_vdp_q;
wire [4:0] lcd_red_d;
wire [5:1] lcd_green_d;
wire [4:0] lcd_blue_d;
wire [7:0] w_vram_rdata;
wire [10:0] O_sdram_addr_d;
wire [7:0] w_sdram_q;
wire [3:0] O_sdram_dqm_d;
wire [1:0] O_sdram_ba_d;
wire [16:0] ff_jis1_address;
wire [16:0] ff_jis2_address;
wire [6:0] ff_bank0;
wire [6:0] ff_bank2;
wire [5:0] ff_bank0_24;
wire [5:0] ff_bank2_24;
wire [0:0] ff_bank1;
wire [0:0] ff_bank3;
wire [7:0] w_sys_q;
wire [7:0] w_left_offset;
wire [7:0] w_denominator;
wire [7:0] w_normalize;
wire VCC;
wire GND;
  IBUF clk3_579m_ibuf (
    .O(clk3_579m_d),
    .I(clk3_579m) 
);
  IBUF spi_cs_n_ibuf (
    .O(spi_cs_n_d),
    .I(spi_cs_n) 
);
  IBUF spi_clk_ibuf (
    .O(spi_clk_d),
    .I(spi_clk) 
);
  IBUF spi_mosi_ibuf (
    .O(spi_mosi_d),
    .I(spi_mosi) 
);
  IBUF ssg_ioa_0_ibuf (
    .O(ssg_ioa_0_1),
    .I(ssg_ioa[0]) 
);
  IBUF ssg_ioa_1_ibuf (
    .O(ssg_ioa_1_1),
    .I(ssg_ioa[1]) 
);
  IBUF ssg_ioa_2_ibuf (
    .O(ssg_ioa_2_1),
    .I(ssg_ioa[2]) 
);
  IBUF ssg_ioa_3_ibuf (
    .O(ssg_ioa_3_1),
    .I(ssg_ioa[3]) 
);
  IBUF ssg_ioa_4_ibuf (
    .O(ssg_ioa_4_1),
    .I(ssg_ioa[4]) 
);
  IBUF ssg_ioa_5_ibuf (
    .O(ssg_ioa_5_1),
    .I(ssg_ioa[5]) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_hsync_obuf (
    .O(lcd_hsync),
    .I(lcd_hsync_d) 
);
  OBUF lcd_vsync_obuf (
    .O(lcd_vsync),
    .I(lcd_vsync_d) 
);
  OBUF lcd_red_0_obuf (
    .O(lcd_red[0]),
    .I(lcd_red_d[0]) 
);
  OBUF lcd_red_1_obuf (
    .O(lcd_red[1]),
    .I(lcd_red_d[1]) 
);
  OBUF lcd_red_2_obuf (
    .O(lcd_red[2]),
    .I(lcd_red_d[2]) 
);
  OBUF lcd_red_3_obuf (
    .O(lcd_red[3]),
    .I(lcd_red_d[3]) 
);
  OBUF lcd_red_4_obuf (
    .O(lcd_red[4]),
    .I(lcd_red_d[4]) 
);
  OBUF lcd_green_0_obuf (
    .O(lcd_green[0]),
    .I(GND) 
);
  OBUF lcd_green_1_obuf (
    .O(lcd_green[1]),
    .I(lcd_green_d[1]) 
);
  OBUF lcd_green_2_obuf (
    .O(lcd_green[2]),
    .I(lcd_green_d[2]) 
);
  OBUF lcd_green_3_obuf (
    .O(lcd_green[3]),
    .I(lcd_green_d[3]) 
);
  OBUF lcd_green_4_obuf (
    .O(lcd_green[4]),
    .I(lcd_green_d[4]) 
);
  OBUF lcd_green_5_obuf (
    .O(lcd_green[5]),
    .I(lcd_green_d[5]) 
);
  OBUF lcd_blue_0_obuf (
    .O(lcd_blue[0]),
    .I(lcd_blue_d[0]) 
);
  OBUF lcd_blue_1_obuf (
    .O(lcd_blue[1]),
    .I(lcd_blue_d[1]) 
);
  OBUF lcd_blue_2_obuf (
    .O(lcd_blue[2]),
    .I(lcd_blue_d[2]) 
);
  OBUF lcd_blue_3_obuf (
    .O(lcd_blue[3]),
    .I(lcd_blue_d[3]) 
);
  OBUF lcd_blue_4_obuf (
    .O(lcd_blue[4]),
    .I(lcd_blue_d[4]) 
);
  OBUF lcd_bl_obuf (
    .O(lcd_bl),
    .I(lcd_bl_d_4) 
);
  OBUF spi_miso_obuf (
    .O(spi_miso),
    .I(spi_miso_d) 
);
  OBUF ssg_iob_0_obuf (
    .O(ssg_iob[0]),
    .I(ssg_iob_d[0]) 
);
  OBUF ssg_iob_1_obuf (
    .O(ssg_iob[1]),
    .I(ssg_iob_d[1]) 
);
  OBUF ssg_iob_2_obuf (
    .O(ssg_iob[2]),
    .I(ssg_iob_d[2]) 
);
  OBUF i2s_audio_en_obuf (
    .O(i2s_audio_en),
    .I(i2s_audio_en_d) 
);
  OBUF i2s_audio_din_obuf (
    .O(i2s_audio_din),
    .I(i2s_audio_din_d) 
);
  OBUF i2s_audio_lrclk_obuf (
    .O(i2s_audio_lrclk),
    .I(i2s_audio_lrclk_d) 
);
  OBUF i2s_audio_bclk_obuf (
    .O(i2s_audio_bclk),
    .I(i2s_audio_bclk_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(O_sdram_addr_d[8]) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(O_sdram_ba_d[0]) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(O_sdram_ba_d[1]) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT3 n977_s1 (
    .F(n977_5),
    .I0(w_cpu_freeze),
    .I1(n977_6),
    .I2(ff_reset_n) 
);
defparam n977_s1.INIT=8'hEF;
  LUT3 w_cpu_enable_s1 (
    .F(w_cpu_enable),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n977_6) 
);
defparam w_cpu_enable_s1.INIT=8'h40;
  LUT3 n984_s1 (
    .F(n984_4),
    .I0(w_cpu_freeze),
    .I1(n984_5),
    .I2(ff_reset_n) 
);
defparam n984_s1.INIT=8'hEF;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n96_s0.INIT=8'h01;
  LUT3 n250_s1 (
    .F(n250_4),
    .I0(w_sdram_q[7]),
    .I1(n250_5),
    .I2(w_sdram_q_en) 
);
defparam n250_s1.INIT=8'hA3;
  LUT3 n251_s1 (
    .F(n251_4),
    .I0(w_sdram_q[6]),
    .I1(n251_5),
    .I2(w_sdram_q_en) 
);
defparam n251_s1.INIT=8'hA3;
  LUT3 n252_s1 (
    .F(n252_4),
    .I0(w_sdram_q[5]),
    .I1(n252_5),
    .I2(w_sdram_q_en) 
);
defparam n252_s1.INIT=8'hA3;
  LUT3 n253_s1 (
    .F(n253_4),
    .I0(w_sdram_q[4]),
    .I1(n253_5),
    .I2(w_sdram_q_en) 
);
defparam n253_s1.INIT=8'hA3;
  LUT4 n254_s1 (
    .F(n254_4),
    .I0(n254_5),
    .I1(n254_6),
    .I2(w_sdram_q[3]),
    .I3(w_sdram_q_en) 
);
defparam n254_s1.INIT=16'hF044;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(n255_5),
    .I1(n255_6),
    .I2(n255_26),
    .I3(n255_8) 
);
defparam n255_s1.INIT=16'h1F00;
  LUT4 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(n256_6),
    .I2(n256_7),
    .I3(n256_8) 
);
defparam n256_s1.INIT=16'h4F00;
  LUT4 n257_s1 (
    .F(n257_4),
    .I0(n257_5),
    .I1(n257_6),
    .I2(w_sdram_q[0]),
    .I3(w_sdram_q_en) 
);
defparam n257_s1.INIT=16'hF0BB;
  LUT4 w_sdram_address_22_s0 (
    .F(w_sdram_address[22]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_22_12),
    .I2(w_spi_address[22]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_22_s0.INIT=16'hF044;
  LUT4 w_sdram_address_21_s0 (
    .F(w_sdram_address[21]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_21_7),
    .I2(w_spi_address[21]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_21_s0.INIT=16'hF011;
  LUT4 w_sdram_address_20_s0 (
    .F(w_sdram_address[20]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_20_4),
    .I2(w_spi_address[20]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_20_s0.INIT=16'hF011;
  LUT4 w_sdram_address_19_s0 (
    .F(w_sdram_address[19]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_19_4),
    .I2(w_spi_address[19]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_19_s0.INIT=16'hF011;
  LUT4 w_sdram_address_18_s0 (
    .F(w_sdram_address[18]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_18_4),
    .I2(w_spi_address[18]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_18_s0.INIT=16'hF0EE;
  LUT3 w_sdram_address_17_s0 (
    .F(w_sdram_address[17]),
    .I0(w_spi_address[17]),
    .I1(w_sdram_address_17_4),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_17_s0.INIT=8'hAC;
  LUT3 w_sdram_address_16_s0 (
    .F(w_sdram_address[16]),
    .I0(w_spi_address[16]),
    .I1(w_sdram_address_16_4),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_16_s0.INIT=8'hAC;
  LUT3 w_sdram_address_15_s0 (
    .F(w_sdram_address[15]),
    .I0(w_spi_address[15]),
    .I1(w_sdram_address_15_4),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_15_s0.INIT=8'hAC;
  LUT4 w_sdram_address_14_s0 (
    .F(w_sdram_address[14]),
    .I0(w_sdram_address_14_4),
    .I1(w_sdram_address_14_5),
    .I2(w_spi_address[14]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_14_s0.INIT=16'hF011;
  LUT4 w_sdram_address_13_s0 (
    .F(w_sdram_address[13]),
    .I0(w_sdram_address_13_4),
    .I1(w_sdram_address_13_5),
    .I2(w_spi_address[13]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_13_s0.INIT=16'hF0EE;
  LUT3 w_sdram_d_7_s0 (
    .F(w_sdram_d[7]),
    .I0(d_Z[7]),
    .I1(w_spi_d[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_7_s0.INIT=8'hCA;
  LUT3 w_sdram_d_6_s0 (
    .F(w_sdram_d[6]),
    .I0(d_Z[6]),
    .I1(w_spi_d[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_6_s0.INIT=8'hCA;
  LUT3 w_sdram_d_5_s0 (
    .F(w_sdram_d[5]),
    .I0(d_Z[5]),
    .I1(w_spi_d[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_5_s0.INIT=8'hCA;
  LUT3 w_sdram_d_4_s0 (
    .F(w_sdram_d[4]),
    .I0(d_Z[4]),
    .I1(w_spi_d[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_4_s0.INIT=8'hCA;
  LUT3 w_sdram_d_3_s0 (
    .F(w_sdram_d[3]),
    .I0(d_Z[3]),
    .I1(w_spi_d[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_3_s0.INIT=8'hCA;
  LUT3 w_sdram_d_2_s0 (
    .F(w_sdram_d[2]),
    .I0(d_Z[2]),
    .I1(w_spi_d[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_2_s0.INIT=8'hCA;
  LUT3 w_sdram_d_1_s0 (
    .F(w_sdram_d[1]),
    .I0(d_Z[1]),
    .I1(w_spi_d[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_1_s0.INIT=8'hCA;
  LUT3 w_sdram_d_0_s0 (
    .F(w_sdram_d[0]),
    .I0(d_Z[0]),
    .I1(w_spi_d[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_0_s0.INIT=8'hCA;
  LUT3 w_sdram_address_12_s7 (
    .F(w_kanji_address[12]),
    .I0(ff_jis1_address[12]),
    .I1(ff_jis2_address[12]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_12_s7.INIT=8'hCA;
  LUT3 w_sdram_address_11_s6 (
    .F(w_kanji_address[11]),
    .I0(ff_jis1_address[11]),
    .I1(ff_jis2_address[11]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_11_s6.INIT=8'hCA;
  LUT3 w_sdram_address_10_s6 (
    .F(w_kanji_address[10]),
    .I0(ff_jis1_address[10]),
    .I1(ff_jis2_address[10]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_10_s6.INIT=8'hCA;
  LUT3 w_sdram_address_9_s6 (
    .F(w_kanji_address[9]),
    .I0(ff_jis1_address[9]),
    .I1(ff_jis2_address[9]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_9_s6.INIT=8'hCA;
  LUT3 w_sdram_address_8_s6 (
    .F(w_kanji_address[8]),
    .I0(ff_jis1_address[8]),
    .I1(ff_jis2_address[8]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_8_s6.INIT=8'hCA;
  LUT3 w_sdram_address_7_s6 (
    .F(w_kanji_address[7]),
    .I0(ff_jis1_address[7]),
    .I1(ff_jis2_address[7]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_7_s6.INIT=8'hCA;
  LUT3 w_sdram_address_6_s6 (
    .F(w_kanji_address[6]),
    .I0(ff_jis1_address[6]),
    .I1(ff_jis2_address[6]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_6_s6.INIT=8'hCA;
  LUT3 w_sdram_address_5_s6 (
    .F(w_kanji_address[5]),
    .I0(ff_jis1_address[5]),
    .I1(ff_jis2_address[5]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_5_s6.INIT=8'hCA;
  LUT3 w_sdram_address_4_s6 (
    .F(w_kanji_address[4]),
    .I0(ff_jis1_address[4]),
    .I1(ff_jis2_address[4]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_4_s6.INIT=8'hCA;
  LUT3 w_sdram_address_3_s6 (
    .F(w_kanji_address[3]),
    .I0(ff_jis1_address[3]),
    .I1(ff_jis2_address[3]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_3_s6.INIT=8'hCA;
  LUT3 w_sdram_address_2_s6 (
    .F(w_kanji_address[2]),
    .I0(ff_jis1_address[2]),
    .I1(ff_jis2_address[2]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_2_s6.INIT=8'hCA;
  LUT3 w_sdram_address_1_s6 (
    .F(w_kanji_address[1]),
    .I0(ff_jis1_address[1]),
    .I1(ff_jis2_address[1]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_1_s6.INIT=8'hCA;
  LUT3 w_sdram_address_0_s6 (
    .F(w_kanji_address[0]),
    .I0(ff_jis1_address[0]),
    .I1(ff_jis2_address[0]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_0_s6.INIT=8'hCA;
  LUT3 d_7_s8 (
    .F(d_Z[7]),
    .I0(n279_7),
    .I1(w_do[7]),
    .I2(d_7_18) 
);
defparam d_7_s8.INIT=8'hF4;
  LUT4 d_6_s7 (
    .F(d_Z[6]),
    .I0(ff_d[6]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[6]) 
);
defparam d_6_s7.INIT=16'h8F88;
  LUT4 d_5_s7 (
    .F(d_Z[5]),
    .I0(ff_d[5]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[5]) 
);
defparam d_5_s7.INIT=16'h8F88;
  LUT4 d_4_s7 (
    .F(d_Z[4]),
    .I0(ff_d[4]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[4]) 
);
defparam d_4_s7.INIT=16'h8F88;
  LUT4 d_3_s7 (
    .F(d_Z[3]),
    .I0(ff_d[3]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[3]) 
);
defparam d_3_s7.INIT=16'h8F88;
  LUT4 d_0_s7 (
    .F(d_Z[0]),
    .I0(ff_d[0]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[0]) 
);
defparam d_0_s7.INIT=16'h8F88;
  LUT2 n390_s3 (
    .F(n390_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound) 
);
defparam n390_s3.INIT=4'h6;
  LUT3 n389_s3 (
    .F(n389_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]) 
);
defparam n389_s3.INIT=8'h78;
  LUT4 n388_s3 (
    .F(n388_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]),
    .I3(w_opll_sound_out[14]) 
);
defparam n388_s3.INIT=16'h7F80;
  LUT2 w_kanji_iorq_n_s1 (
    .F(w_kanji_iorq_n),
    .I0(w_a_i[6]),
    .I1(n68_6) 
);
defparam w_kanji_iorq_n_s1.INIT=4'h7;
  LUT3 w_sdram_address_12_s6 (
    .F(w_sdram_address_12_7),
    .I0(w_a_i[12]),
    .I1(w_spi_address[12]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_12_s6.INIT=8'hCA;
  LUT2 w_sdram_address_12_s5 (
    .F(w_sdram_address_0_8),
    .I0(w_cpu_freeze),
    .I1(w_kanji_en) 
);
defparam w_sdram_address_12_s5.INIT=4'h4;
  LUT3 w_sdram_address_11_s5 (
    .F(w_sdram_address_11_7),
    .I0(w_a_i[11]),
    .I1(w_spi_address[11]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_11_s5.INIT=8'hCA;
  LUT3 w_sdram_address_10_s5 (
    .F(w_sdram_address_10_7),
    .I0(w_a_i[10]),
    .I1(w_spi_address[10]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_10_s5.INIT=8'hCA;
  LUT3 w_sdram_address_9_s5 (
    .F(w_sdram_address_9_7),
    .I0(w_a_i[9]),
    .I1(w_spi_address[9]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_9_s5.INIT=8'hCA;
  LUT3 w_sdram_address_8_s5 (
    .F(w_sdram_address_8_7),
    .I0(w_a_i[8]),
    .I1(w_spi_address[8]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_8_s5.INIT=8'hCA;
  LUT3 w_sdram_address_7_s5 (
    .F(w_sdram_address_7_7),
    .I0(w_a_i[7]),
    .I1(w_spi_address[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_7_s5.INIT=8'hCA;
  LUT3 w_sdram_address_6_s5 (
    .F(w_sdram_address_6_7),
    .I0(w_a_i[6]),
    .I1(w_spi_address[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_6_s5.INIT=8'hCA;
  LUT3 w_sdram_address_5_s5 (
    .F(w_sdram_address_5_7),
    .I0(w_a_i[5]),
    .I1(w_spi_address[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_5_s5.INIT=8'hCA;
  LUT3 w_sdram_address_4_s5 (
    .F(w_sdram_address_4_7),
    .I0(w_a_i[4]),
    .I1(w_spi_address[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_4_s5.INIT=8'hCA;
  LUT3 w_sdram_address_3_s5 (
    .F(w_sdram_address_3_7),
    .I0(w_a_i[3]),
    .I1(w_spi_address[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_3_s5.INIT=8'hCA;
  LUT3 w_sdram_address_2_s5 (
    .F(w_sdram_address_2_7),
    .I0(w_a_i[2]),
    .I1(w_spi_address[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_2_s5.INIT=8'hCA;
  LUT3 w_sdram_address_1_s5 (
    .F(w_sdram_address_1_7),
    .I0(w_a_i[1]),
    .I1(w_spi_address[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_1_s5.INIT=8'hCA;
  LUT3 w_sdram_address_0_s5 (
    .F(w_sdram_address_0_7),
    .I0(w_a_i[0]),
    .I1(w_spi_address[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_0_s5.INIT=8'hCA;
  LUT2 n22_s0 (
    .F(n22_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]) 
);
defparam n22_s0.INIT=4'h6;
  LUT3 n21_s0 (
    .F(n21_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]),
    .I2(ff_cpu_clock_div[2]) 
);
defparam n21_s0.INIT=8'h78;
  LUT4 n20_s0 (
    .F(n20_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]),
    .I2(ff_cpu_clock_div[2]),
    .I3(ff_cpu_clock_div[3]) 
);
defparam n20_s0.INIT=16'h7F80;
  LUT2 n57_s0 (
    .F(n57_4),
    .I0(ff_psg_clock_div[0]),
    .I1(ff_psg_clock_div[1]) 
);
defparam n57_s0.INIT=4'h6;
  LUT3 n56_s0 (
    .F(n56_4),
    .I0(ff_psg_clock_div[0]),
    .I1(ff_psg_clock_div[1]),
    .I2(ff_psg_clock_div[2]) 
);
defparam n56_s0.INIT=8'h78;
  LUT4 n55_s0 (
    .F(n55_4),
    .I0(ff_psg_clock_div[0]),
    .I1(ff_psg_clock_div[1]),
    .I2(ff_psg_clock_div[2]),
    .I3(ff_psg_clock_div[3]) 
);
defparam n55_s0.INIT=16'h7F80;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(ff_cpu_clock_div[2]),
    .I1(ff_cpu_clock_div[1]),
    .I2(ff_cpu_clock_div[0]),
    .I3(ff_cpu_clock_div[3]) 
);
defparam n977_s2.INIT=16'h4000;
  LUT4 n984_s2 (
    .F(n984_5),
    .I0(ff_psg_clock_div[2]),
    .I1(ff_psg_clock_div[1]),
    .I2(ff_psg_clock_div[0]),
    .I3(ff_psg_clock_div[3]) 
);
defparam n984_s2.INIT=16'h4000;
  LUT3 n250_s2 (
    .F(n250_5),
    .I0(n250_6),
    .I1(w_vdp_q[7]),
    .I2(w_vdp_q_en) 
);
defparam n250_s2.INIT=8'h35;
  LUT3 n251_s2 (
    .F(n251_5),
    .I0(n251_6),
    .I1(w_vdp_q[6]),
    .I2(w_vdp_q_en) 
);
defparam n251_s2.INIT=8'h35;
  LUT3 n252_s2 (
    .F(n252_5),
    .I0(n252_6),
    .I1(w_vdp_q[5]),
    .I2(w_vdp_q_en) 
);
defparam n252_s2.INIT=8'h35;
  LUT3 n253_s2 (
    .F(n253_5),
    .I0(n253_6),
    .I1(w_vdp_q[4]),
    .I2(w_vdp_q_en) 
);
defparam n253_s2.INIT=8'h35;
  LUT4 n254_s2 (
    .F(n254_5),
    .I0(w_expslt3_q_en),
    .I1(n254_7),
    .I2(n254_8),
    .I3(n254_22) 
);
defparam n254_s2.INIT=16'hEF00;
  LUT4 n254_s3 (
    .F(n254_6),
    .I0(w_expslt0_q[3]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[3]),
    .I3(w_vdp_q_en) 
);
defparam n254_s3.INIT=16'hF0BB;
  LUT4 n255_s2 (
    .F(n255_5),
    .I0(n255_9),
    .I1(n255_10),
    .I2(n255_11),
    .I3(n255_12) 
);
defparam n255_s2.INIT=16'h4F00;
  LUT2 n255_s3 (
    .F(n255_6),
    .I0(w_expslt3_q[2]),
    .I1(w_expslt3_q_en) 
);
defparam n255_s3.INIT=4'h4;
  LUT3 n255_s5 (
    .F(n255_8),
    .I0(w_sdram_q[2]),
    .I1(n255_13),
    .I2(w_sdram_q_en) 
);
defparam n255_s5.INIT=8'hAC;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(n256_9),
    .I1(n256_10),
    .I2(n256_11),
    .I3(n256_12) 
);
defparam n256_s2.INIT=16'h1F00;
  LUT4 n256_s3 (
    .F(n256_6),
    .I0(n256_13),
    .I1(w_ppi_q[1]),
    .I2(w_expslt3_q_en),
    .I3(w_ppi_q_en) 
);
defparam n256_s3.INIT=16'h0C05;
  LUT4 n256_s4 (
    .F(n256_7),
    .I0(w_expslt3_q[1]),
    .I1(w_expslt3_q_en),
    .I2(w_sdram_q_en),
    .I3(ff_d_7_9) 
);
defparam n256_s4.INIT=16'h0700;
  LUT3 n256_s5 (
    .F(n256_8),
    .I0(w_sdram_q[1]),
    .I1(n256_14),
    .I2(w_sdram_q_en) 
);
defparam n256_s5.INIT=8'hAC;
  LUT4 n257_s2 (
    .F(n257_5),
    .I0(w_expslt3_q[0]),
    .I1(n257_7),
    .I2(w_expslt3_q_en),
    .I3(ff_d_7_9) 
);
defparam n257_s2.INIT=16'hA300;
  LUT4 n257_s3 (
    .F(n257_6),
    .I0(w_expslt0_q[0]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[0]),
    .I3(w_vdp_q_en) 
);
defparam n257_s3.INIT=16'h0F77;
  LUT4 w_sdram_address_20_s1 (
    .F(w_sdram_address_20_4),
    .I0(w_sdram_address_22_12),
    .I1(mapper_segment_6_3),
    .I2(w_sdram_address_20_5),
    .I3(w_sdram_address_20_6) 
);
defparam w_sdram_address_20_s1.INIT=16'h0007;
  LUT4 w_sdram_address_19_s1 (
    .F(w_sdram_address_19_4),
    .I0(w_sdram_address_22_12),
    .I1(mapper_segment_5_3),
    .I2(w_sdram_address_19_5),
    .I3(w_sdram_address_19_6) 
);
defparam w_sdram_address_19_s1.INIT=16'h0007;
  LUT4 w_sdram_address_18_s1 (
    .F(w_sdram_address_18_4),
    .I0(w_sdram_address_18_5),
    .I1(w_sdram_address_18_6),
    .I2(mapper_segment_4_3),
    .I3(w_sdram_address_22_12) 
);
defparam w_sdram_address_18_s1.INIT=16'hF0EE;
  LUT4 w_sdram_address_17_s1 (
    .F(w_sdram_address_17_4),
    .I0(w_sdram_address_17_5),
    .I1(w_sdram_address_17_6),
    .I2(w_a_i[1]),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_17_s1.INIT=16'hF077;
  LUT4 w_sdram_address_16_s1 (
    .F(w_sdram_address_16_4),
    .I0(w_sdram_address_16_5),
    .I1(w_sdram_address_16_6),
    .I2(w_sdram_address_16_7),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_16_s1.INIT=16'h0FBB;
  LUT4 w_sdram_address_15_s1 (
    .F(w_sdram_address_15_4),
    .I0(w_sdram_address_15_5),
    .I1(w_sdram_address_15_6),
    .I2(w_sdram_address_15_7),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_15_s1.INIT=16'h0F77;
  LUT4 w_sdram_address_14_s1 (
    .F(w_sdram_address_14_4),
    .I0(ff_jis1_address[14]),
    .I1(ff_jis2_address[14]),
    .I2(w_a_i[1]),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_14_s1.INIT=16'h3500;
  LUT4 w_sdram_address_14_s2 (
    .F(w_sdram_address_14_5),
    .I0(w_sdram_address_14_6),
    .I1(w_sdram_address_14_7),
    .I2(w_sdram_address_14_23),
    .I3(w_sdram_address_14_9) 
);
defparam w_sdram_address_14_s2.INIT=16'h3500;
  LUT4 w_sdram_address_13_s1 (
    .F(w_sdram_address_13_4),
    .I0(ff_jis1_address[13]),
    .I1(ff_jis2_address[13]),
    .I2(w_a_i[1]),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_13_s1.INIT=16'hCA00;
  LUT4 w_sdram_address_13_s2 (
    .F(w_sdram_address_13_5),
    .I0(w_a_i[13]),
    .I1(w_sdram_address_13_6),
    .I2(w_kanji_en),
    .I3(w_sdram_address_13_7) 
);
defparam w_sdram_address_13_s2.INIT=16'h030A;
  LUT4 d_2_s8 (
    .F(d_2_15),
    .I0(n279_11),
    .I1(n279_9),
    .I2(n279_10),
    .I3(w_do[2]) 
);
defparam d_2_s8.INIT=16'hEF00;
  LUT4 d_1_s8 (
    .F(d_1_15),
    .I0(n279_9),
    .I1(n279_10),
    .I2(w_do[1]),
    .I3(n279_11) 
);
defparam d_1_s8.INIT=16'hF0B0;
  LUT2 ff_d_7_s4 (
    .F(ff_d_7_9),
    .I0(w_expslt0_q_en),
    .I1(w_vdp_q_en) 
);
defparam ff_d_7_s4.INIT=4'h1;
  LUT4 ff_d_7_s5 (
    .F(ff_d_7_10),
    .I0(w_psg_q_en),
    .I1(w_rtc_q_en),
    .I2(ff_d_7_11),
    .I3(ff_dinst_7_6) 
);
defparam ff_d_7_s5.INIT=16'h1000;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]),
    .I3(w_opll_sound_out[14]) 
);
defparam n387_s3.INIT=16'h8000;
  LUT3 n250_s3 (
    .F(n250_6),
    .I0(w_expslt0_q[7]),
    .I1(n250_7),
    .I2(w_expslt0_q_en) 
);
defparam n250_s3.INIT=8'hA3;
  LUT3 n251_s3 (
    .F(n251_6),
    .I0(w_expslt0_q[6]),
    .I1(n251_7),
    .I2(w_expslt0_q_en) 
);
defparam n251_s3.INIT=8'hA3;
  LUT3 n252_s3 (
    .F(n252_6),
    .I0(w_expslt0_q[5]),
    .I1(n252_7),
    .I2(w_expslt0_q_en) 
);
defparam n252_s3.INIT=8'hA3;
  LUT3 n253_s3 (
    .F(n253_6),
    .I0(w_expslt0_q[4]),
    .I1(n253_7),
    .I2(w_expslt0_q_en) 
);
defparam n253_s3.INIT=8'hA3;
  LUT4 n254_s4 (
    .F(n254_7),
    .I0(n254_10),
    .I1(reg_mode[3]),
    .I2(n1719_5),
    .I3(n254_11) 
);
defparam n254_s4.INIT=16'h3A00;
  LUT4 n254_s5 (
    .F(n254_8),
    .I0(w_rtc_q_en),
    .I1(n254_12),
    .I2(w_ppi_q[3]),
    .I3(w_ppi_q_en) 
);
defparam n254_s5.INIT=16'hF0EE;
  LUT4 n255_s6 (
    .F(n255_9),
    .I0(n255_14),
    .I1(n255_15),
    .I2(n255_16),
    .I3(n255_17) 
);
defparam n255_s6.INIT=16'h1F00;
  LUT4 n255_s7 (
    .F(n255_10),
    .I0(reg_min_3_9),
    .I1(reg_min[2]),
    .I2(n255_18),
    .I3(n113_15) 
);
defparam n255_s7.INIT=16'h0700;
  LUT3 n255_s8 (
    .F(n255_11),
    .I0(w_ppi_q_en),
    .I1(w_rtc_q_en),
    .I2(n255_19) 
);
defparam n255_s8.INIT=8'h40;
  LUT2 n255_s9 (
    .F(n255_12),
    .I0(w_expslt3_q_en),
    .I1(n255_20) 
);
defparam n255_s9.INIT=4'h4;
  LUT4 n255_s10 (
    .F(n255_13),
    .I0(w_expslt0_q[2]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[2]),
    .I3(w_vdp_q_en) 
);
defparam n255_s10.INIT=16'hF0BB;
  LUT4 n256_s6 (
    .F(n256_9),
    .I0(n89_7),
    .I1(n256_15),
    .I2(n256_16),
    .I3(n256_28) 
);
defparam n256_s6.INIT=16'hFE00;
  LUT4 n256_s7 (
    .F(n256_10),
    .I0(n256_18),
    .I1(n113_17),
    .I2(reg_min[5]),
    .I3(reg_min_6_12) 
);
defparam n256_s7.INIT=16'hF0BB;
  LUT4 n256_s8 (
    .F(n256_11),
    .I0(reg_sec[1]),
    .I1(n256_19),
    .I2(n1719_5),
    .I3(reg_sec_3_9) 
);
defparam n256_s8.INIT=16'h0A0C;
  LUT4 n256_s9 (
    .F(n256_12),
    .I0(n1719_5),
    .I1(reg_mode[1]),
    .I2(w_ppi_q_en),
    .I3(w_rtc_q_en) 
);
defparam n256_s9.INIT=16'h0700;
  LUT4 n256_s10 (
    .F(n256_13),
    .I0(w_psg_q[1]),
    .I1(n256_20),
    .I2(w_rtc_q_en),
    .I3(w_psg_q_en) 
);
defparam n256_s10.INIT=16'h050C;
  LUT4 n256_s11 (
    .F(n256_14),
    .I0(w_expslt0_q[1]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[1]),
    .I3(w_vdp_q_en) 
);
defparam n256_s11.INIT=16'hF0BB;
  LUT3 n257_s4 (
    .F(n257_7),
    .I0(n257_8),
    .I1(w_ppi_q[0]),
    .I2(w_ppi_q_en) 
);
defparam n257_s4.INIT=8'h35;
  LUT2 w_sdram_address_22_s3 (
    .F(w_sdram_address_22_6),
    .I0(w_sdram_address_22_7),
    .I1(w_sdram_address_22_8) 
);
defparam w_sdram_address_22_s3.INIT=4'h8;
  LUT2 w_sdram_address_21_s2 (
    .F(w_sdram_address_21_5),
    .I0(n28_10),
    .I1(n28_9) 
);
defparam w_sdram_address_21_s2.INIT=4'h2;
  LUT2 w_sdram_address_20_s2 (
    .F(w_sdram_address_20_5),
    .I0(n28_9),
    .I1(n28_10) 
);
defparam w_sdram_address_20_s2.INIT=4'h2;
  LUT4 w_sdram_address_20_s3 (
    .F(w_sdram_address_20_6),
    .I0(w_address8_7_4),
    .I1(w_sdram_address_20_7),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_12) 
);
defparam w_sdram_address_20_s3.INIT=16'hA300;
  LUT4 w_sdram_address_19_s2 (
    .F(w_sdram_address_19_5),
    .I0(w_address8_6_4_18),
    .I1(w_sdram_address_19_7),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_19_9) 
);
defparam w_sdram_address_19_s2.INIT=16'hA300;
  LUT4 w_sdram_address_19_s3 (
    .F(w_sdram_address_19_6),
    .I0(w_address8_6_4),
    .I1(w_sdram_address_19_10),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_12) 
);
defparam w_sdram_address_19_s3.INIT=16'hA300;
  LUT4 w_sdram_address_18_s2 (
    .F(w_sdram_address_18_5),
    .I0(w_address8_5_4),
    .I1(w_sdram_address_18_7),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_12) 
);
defparam w_sdram_address_18_s2.INIT=16'hA300;
  LUT4 w_sdram_address_18_s3 (
    .F(w_sdram_address_18_6),
    .I0(w_sdram_address_18_8),
    .I1(mapper_segment_7_6),
    .I2(w_sdram_address_18_9),
    .I3(w_sdram_address_18_10) 
);
defparam w_sdram_address_18_s3.INIT=16'h00F8;
  LUT4 w_sdram_address_17_s2 (
    .F(w_sdram_address_17_5),
    .I0(mapper_segment_7_6),
    .I1(w_sdram_address_18_8),
    .I2(mapper_segment_3_3),
    .I3(w_sdram_address_22_12) 
);
defparam w_sdram_address_17_s2.INIT=16'h0BBB;
  LUT3 w_sdram_address_17_s3 (
    .F(w_sdram_address_17_6),
    .I0(w_sdram_address_17_7),
    .I1(w_sdram_address_17_8),
    .I2(w_sdram_address_17_13) 
);
defparam w_sdram_address_17_s3.INIT=8'h01;
  LUT4 w_sdram_address_16_s2 (
    .F(w_sdram_address_16_5),
    .I0(w_address8_3_4),
    .I1(w_sdram_address_16_8),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_12) 
);
defparam w_sdram_address_16_s2.INIT=16'hA300;
  LUT4 w_sdram_address_16_s3 (
    .F(w_sdram_address_16_6),
    .I0(w_sdram_address_22_12),
    .I1(mapper_segment_2_3),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_16_10) 
);
defparam w_sdram_address_16_s3.INIT=16'h0007;
  LUT3 w_sdram_address_16_s4 (
    .F(w_sdram_address_16_7),
    .I0(ff_jis1_address[16]),
    .I1(ff_jis2_address[16]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_16_s4.INIT=8'h35;
  LUT3 w_sdram_address_15_s2 (
    .F(w_sdram_address_15_5),
    .I0(w_sdram_address_22_14),
    .I1(w_sdram_address_15_8),
    .I2(w_sdram_address_15_9) 
);
defparam w_sdram_address_15_s2.INIT=8'h0D;
  LUT4 w_sdram_address_15_s3 (
    .F(w_sdram_address_15_6),
    .I0(w_sdram_address_18_10),
    .I1(w_a_i[15]),
    .I2(w_sdram_address_15_10),
    .I3(w_sdram_address_15_11) 
);
defparam w_sdram_address_15_s3.INIT=16'h0007;
  LUT3 w_sdram_address_15_s4 (
    .F(w_sdram_address_15_7),
    .I0(ff_jis1_address[15]),
    .I1(ff_jis2_address[15]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_15_s4.INIT=8'h35;
  LUT2 w_sdram_address_14_s3 (
    .F(w_sdram_address_14_6),
    .I0(w_sdram_address_20_12),
    .I1(w_a_i[14]) 
);
defparam w_sdram_address_14_s3.INIT=4'h4;
  LUT4 w_sdram_address_14_s4 (
    .F(w_sdram_address_14_7),
    .I0(w_sdram_address_14_10),
    .I1(w_a_i[14]),
    .I2(w_sdram_address_14_11),
    .I3(w_sdram_address_14_12) 
);
defparam w_sdram_address_14_s4.INIT=16'h00F4;
  LUT4 w_sdram_address_14_s6 (
    .F(w_sdram_address_14_9),
    .I0(w_sdram_address_14_13),
    .I1(w_sdram_address_20_12),
    .I2(w_kanji_en),
    .I3(w_sdram_address_14_21) 
);
defparam w_sdram_address_14_s6.INIT=16'h000B;
  LUT4 w_sdram_address_13_s3 (
    .F(w_sdram_address_13_6),
    .I0(w_sdram_address_13_8),
    .I1(w_sdram_address_20_5),
    .I2(w_address8_0_4),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_13_s3.INIT=16'h0777;
  LUT4 w_sdram_address_13_s4 (
    .F(w_sdram_address_13_7),
    .I0(w_sdram_address_20_8),
    .I1(w_sdram_address_20_12),
    .I2(w_sdram_address_13_14),
    .I3(w_sdram_address_22_12) 
);
defparam w_sdram_address_13_s4.INIT=16'h00F8;
  LUT3 ff_d_7_s6 (
    .F(ff_d_7_11),
    .I0(w_ppi_q_en),
    .I1(w_expslt3_q_en),
    .I2(w_sys_q_en) 
);
defparam ff_d_7_s6.INIT=8'h01;
  LUT3 n250_s4 (
    .F(n250_7),
    .I0(n250_8),
    .I1(w_expslt3_q[7]),
    .I2(w_expslt3_q_en) 
);
defparam n250_s4.INIT=8'h35;
  LUT3 n251_s4 (
    .F(n251_7),
    .I0(n251_8),
    .I1(w_expslt3_q[6]),
    .I2(w_expslt3_q_en) 
);
defparam n251_s4.INIT=8'h35;
  LUT3 n252_s4 (
    .F(n252_7),
    .I0(n252_8),
    .I1(w_expslt3_q[5]),
    .I2(w_expslt3_q_en) 
);
defparam n252_s4.INIT=8'h35;
  LUT3 n253_s4 (
    .F(n253_7),
    .I0(n253_8),
    .I1(w_expslt3_q[4]),
    .I2(w_expslt3_q_en) 
);
defparam n253_s4.INIT=8'h35;
  LUT4 n254_s7 (
    .F(n254_10),
    .I0(n254_14),
    .I1(reg_ptr[2]),
    .I2(n254_15),
    .I3(n113_20) 
);
defparam n254_s7.INIT=16'hBBF0;
  LUT4 n254_s8 (
    .F(n254_11),
    .I0(reg_min_3_9),
    .I1(reg_min[3]),
    .I2(n254_16),
    .I3(w_rtc_q_en) 
);
defparam n254_s8.INIT=16'h7000;
  LUT4 n254_s9 (
    .F(n254_12),
    .I0(w_sys_q[3]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[3]),
    .I3(w_psg_q_en) 
);
defparam n254_s9.INIT=16'hF0BB;
  LUT4 n255_s11 (
    .F(n255_14),
    .I0(reg_day[2]),
    .I1(reg_ptr[0]),
    .I2(n113_20),
    .I3(n255_21) 
);
defparam n255_s11.INIT=16'h004F;
  LUT3 n255_s12 (
    .F(n255_15),
    .I0(reg_wee[2]),
    .I1(reg_ptr[1]),
    .I2(n113_19) 
);
defparam n255_s12.INIT=8'h07;
  LUT3 n255_s13 (
    .F(n255_16),
    .I0(reg_hou_3_9),
    .I1(reg_hou[2]),
    .I2(reg_min_6_12) 
);
defparam n255_s13.INIT=8'h07;
  LUT3 n255_s14 (
    .F(n255_17),
    .I0(reg_min_6_12),
    .I1(reg_min[6]),
    .I2(reg_min_3_9) 
);
defparam n255_s14.INIT=8'h0D;
  LUT2 n255_s15 (
    .F(n255_18),
    .I0(reg_sec[6]),
    .I1(reg_sec_6_9) 
);
defparam n255_s15.INIT=4'h8;
  LUT4 n255_s16 (
    .F(n255_19),
    .I0(reg_sec[2]),
    .I1(reg_sec_3_9),
    .I2(reg_mode[2]),
    .I3(n1719_5) 
);
defparam n255_s16.INIT=16'hF0BB;
  LUT4 n255_s17 (
    .F(n255_20),
    .I0(w_rtc_q_en),
    .I1(n255_22),
    .I2(w_ppi_q[2]),
    .I3(w_ppi_q_en) 
);
defparam n255_s17.INIT=16'h0FBB;
  LUT4 n256_s12 (
    .F(n256_15),
    .I0(n256_21),
    .I1(n256_22),
    .I2(n256_23),
    .I3(reg_wee_2_9) 
);
defparam n256_s12.INIT=16'h00F4;
  LUT2 n256_s13 (
    .F(n256_16),
    .I0(reg_wee[1]),
    .I1(reg_wee_2_9) 
);
defparam n256_s13.INIT=4'h8;
  LUT2 n256_s15 (
    .F(n256_18),
    .I0(reg_hou[1]),
    .I1(reg_hou_3_9) 
);
defparam n256_s15.INIT=4'h8;
  LUT4 n256_s16 (
    .F(n256_19),
    .I0(reg_min[1]),
    .I1(reg_min_3_9),
    .I2(reg_sec[5]),
    .I3(reg_sec_6_9) 
);
defparam n256_s16.INIT=16'hF0BB;
  LUT2 n256_s17 (
    .F(n256_20),
    .I0(w_sys_q[1]),
    .I1(w_sys_q_en) 
);
defparam n256_s17.INIT=4'h4;
  LUT3 n257_s5 (
    .F(n257_8),
    .I0(n113_9),
    .I1(n257_9),
    .I2(w_rtc_q_en) 
);
defparam n257_s5.INIT=8'hAC;
  LUT4 w_sdram_address_22_s4 (
    .F(w_sdram_address_22_7),
    .I0(ff_secondary_slot_24[7]),
    .I1(ff_secondary_slot_24[3]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_22_9) 
);
defparam w_sdram_address_22_s4.INIT=16'h5F30;
  LUT4 w_sdram_address_22_s5 (
    .F(w_sdram_address_22_8),
    .I0(ff_secondary_slot_24[2]),
    .I1(ff_secondary_slot_24[6]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_22_10) 
);
defparam w_sdram_address_22_s5.INIT=16'h5F30;
  LUT3 w_sdram_address_20_s4 (
    .F(w_sdram_address_20_7),
    .I0(ff_bank2[6]),
    .I1(ff_bank0[6]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_20_s4.INIT=8'h35;
  LUT3 w_sdram_address_20_s5 (
    .F(w_sdram_address_20_8),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_megarom1_mode[2]) 
);
defparam w_sdram_address_20_s5.INIT=8'h7E;
  LUT3 w_sdram_address_19_s4 (
    .F(w_sdram_address_19_7),
    .I0(ff_bank2_24[5]),
    .I1(ff_bank0_24[5]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_19_s4.INIT=8'h35;
  LUT3 w_sdram_address_19_s5 (
    .F(w_sdram_address_19_8),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_megarom2_mode[2]) 
);
defparam w_sdram_address_19_s5.INIT=8'h7E;
  LUT4 w_sdram_address_19_s6 (
    .F(w_sdram_address_19_9),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[0]),
    .I2(w_megarom2_mode[2]),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_19_s6.INIT=16'hEF00;
  LUT3 w_sdram_address_19_s7 (
    .F(w_sdram_address_19_10),
    .I0(ff_bank2[5]),
    .I1(ff_bank0[5]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_19_s7.INIT=8'h35;
  LUT3 w_sdram_address_18_s4 (
    .F(w_sdram_address_18_7),
    .I0(ff_bank2[4]),
    .I1(ff_bank0[4]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_18_s4.INIT=8'h35;
  LUT3 w_sdram_address_18_s5 (
    .F(w_sdram_address_18_8),
    .I0(w_sdram_address_22_7),
    .I1(w_sdram_address_22_14),
    .I2(w_sdram_address_22_8) 
);
defparam w_sdram_address_18_s5.INIT=8'h08;
  LUT4 w_sdram_address_18_s6 (
    .F(w_sdram_address_18_9),
    .I0(w_address8_5_4_19),
    .I1(w_sdram_address_18_11),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_18_s6.INIT=16'hA300;
  LUT4 w_sdram_address_18_s7 (
    .F(w_sdram_address_18_10),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_megarom2_mode[2]),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_18_s7.INIT=16'h1000;
  LUT4 w_sdram_address_17_s4 (
    .F(w_sdram_address_17_7),
    .I0(w_address8_4_4_20),
    .I1(w_sdram_address_17_10),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_19_9) 
);
defparam w_sdram_address_17_s4.INIT=16'hA300;
  LUT4 w_sdram_address_17_s5 (
    .F(w_sdram_address_17_8),
    .I0(w_address8_4_4),
    .I1(w_sdram_address_17_11),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_12) 
);
defparam w_sdram_address_17_s5.INIT=16'hA300;
  LUT3 w_sdram_address_16_s5 (
    .F(w_sdram_address_16_8),
    .I0(ff_bank2[2]),
    .I1(ff_bank0[2]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_16_s5.INIT=8'h35;
  LUT3 w_sdram_address_16_s6 (
    .F(w_sdram_address_16_9),
    .I0(w_sdram_address_16_11),
    .I1(w_sdram_address_16_12),
    .I2(w_sdram_address_17_13) 
);
defparam w_sdram_address_16_s6.INIT=8'h70;
  LUT4 w_sdram_address_16_s7 (
    .F(w_sdram_address_16_10),
    .I0(w_address8_3_4_21),
    .I1(w_sdram_address_16_13),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_19_9) 
);
defparam w_sdram_address_16_s7.INIT=16'hA300;
  LUT4 w_sdram_address_15_s5 (
    .F(w_sdram_address_15_8),
    .I0(mapper_segment_1_3),
    .I1(w_sdram_address_15_12),
    .I2(w_sdram_address_22_7),
    .I3(w_sdram_address_22_8) 
);
defparam w_sdram_address_15_s5.INIT=16'h5CCF;
  LUT3 w_sdram_address_15_s6 (
    .F(w_sdram_address_15_9),
    .I0(w_sdram_address_17_13),
    .I1(w_sdram_address_16_12),
    .I2(w_sdram_address_16_11) 
);
defparam w_sdram_address_15_s6.INIT=8'h02;
  LUT4 w_sdram_address_15_s7 (
    .F(w_sdram_address_15_10),
    .I0(w_sdram_address_15_13),
    .I1(w_a_i[15]),
    .I2(w_sdram_address_20_10),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_15_s7.INIT=16'hC500;
  LUT4 w_sdram_address_15_s8 (
    .F(w_sdram_address_15_11),
    .I0(w_address8_2_4_22),
    .I1(w_sdram_address_15_14),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_19_9) 
);
defparam w_sdram_address_15_s8.INIT=16'hA300;
  LUT4 w_sdram_address_14_s7 (
    .F(w_sdram_address_14_10),
    .I0(w_sdram_address_16_12),
    .I1(w_sdram_address_17_13),
    .I2(w_sdram_address_22_14),
    .I3(w_sdram_address_14_15) 
);
defparam w_sdram_address_14_s7.INIT=16'h0777;
  LUT4 w_sdram_address_14_s8 (
    .F(w_sdram_address_14_11),
    .I0(w_sdram_address_14_16),
    .I1(w_sdram_address_14_17),
    .I2(n28_4),
    .I3(n28_10) 
);
defparam w_sdram_address_14_s8.INIT=16'h03CE;
  LUT4 w_sdram_address_14_s9 (
    .F(w_sdram_address_14_12),
    .I0(w_address8_1_4_23),
    .I1(w_sdram_address_14_18),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_14_s9.INIT=16'h5C00;
  LUT3 w_sdram_address_14_s10 (
    .F(w_sdram_address_14_13),
    .I0(w_address8_1_4),
    .I1(w_sdram_address_14_19),
    .I2(w_sdram_address_20_8) 
);
defparam w_sdram_address_14_s10.INIT=8'h5C;
  LUT4 w_sdram_address_13_s5 (
    .F(w_sdram_address_13_8),
    .I0(ff_bank0_24[0]),
    .I1(ff_bank1[0]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_13_10) 
);
defparam w_sdram_address_13_s5.INIT=16'hAFC0;
  LUT4 n250_s5 (
    .F(n250_8),
    .I0(w_rtc_q_en),
    .I1(n250_9),
    .I2(w_ppi_q[7]),
    .I3(w_ppi_q_en) 
);
defparam n250_s5.INIT=16'hF0EE;
  LUT4 n251_s5 (
    .F(n251_8),
    .I0(w_rtc_q_en),
    .I1(n251_9),
    .I2(w_ppi_q[6]),
    .I3(w_ppi_q_en) 
);
defparam n251_s5.INIT=16'hF0EE;
  LUT4 n252_s5 (
    .F(n252_8),
    .I0(w_rtc_q_en),
    .I1(n252_9),
    .I2(w_ppi_q[5]),
    .I3(w_ppi_q_en) 
);
defparam n252_s5.INIT=16'hF0EE;
  LUT4 n253_s5 (
    .F(n253_8),
    .I0(w_rtc_q_en),
    .I1(n253_9),
    .I2(w_ppi_q[4]),
    .I3(w_ppi_q_en) 
);
defparam n253_s5.INIT=16'hF0EE;
  LUT4 n254_s11 (
    .F(n254_14),
    .I0(reg_hou[3]),
    .I1(reg_day[3]),
    .I2(reg_ptr[0]),
    .I3(reg_ptr[1]) 
);
defparam n254_s11.INIT=16'h3FF5;
  LUT4 n254_s12 (
    .F(n254_15),
    .I0(reg_ptr[0]),
    .I1(n254_17),
    .I2(n254_18),
    .I3(n65_11) 
);
defparam n254_s12.INIT=16'hDDF0;
  LUT3 n254_s13 (
    .F(n254_16),
    .I0(reg_sec_3_9),
    .I1(reg_sec[3]),
    .I2(w_ppi_q_en) 
);
defparam n254_s13.INIT=8'h07;
  LUT4 n255_s18 (
    .F(n255_21),
    .I0(n255_23),
    .I1(n255_24),
    .I2(reg_day_3_12),
    .I3(n65_11) 
);
defparam n255_s18.INIT=16'h0A03;
  LUT4 n255_s19 (
    .F(n255_22),
    .I0(w_sys_q[2]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[2]),
    .I3(w_psg_q_en) 
);
defparam n255_s19.INIT=16'hF0BB;
  LUT4 n256_s18 (
    .F(n256_21),
    .I0(n65_11),
    .I1(reg_yea_7_9),
    .I2(n256_24),
    .I3(n256_25) 
);
defparam n256_s18.INIT=16'hFE01;
  LUT4 n256_s19 (
    .F(n256_22),
    .I0(reg_day[5]),
    .I1(reg_ptr[0]),
    .I2(n65_11),
    .I3(reg_day_3_12) 
);
defparam n256_s19.INIT=16'h00EF;
  LUT2 n256_s20 (
    .F(n256_23),
    .I0(reg_day[1]),
    .I1(reg_day_3_12) 
);
defparam n256_s20.INIT=4'h8;
  LUT4 n257_s6 (
    .F(n257_9),
    .I0(w_sys_q[0]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[0]),
    .I3(w_psg_q_en) 
);
defparam n257_s6.INIT=16'hF0BB;
  LUT4 w_sdram_address_22_s6 (
    .F(w_sdram_address_22_9),
    .I0(ff_secondary_slot_24[5]),
    .I1(ff_secondary_slot_24[1]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_22_s6.INIT=16'hF503;
  LUT4 w_sdram_address_22_s7 (
    .F(w_sdram_address_22_10),
    .I0(ff_secondary_slot_24[0]),
    .I1(ff_secondary_slot_24[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_22_s7.INIT=16'h03F5;
  LUT3 w_sdram_address_20_s7 (
    .F(w_sdram_address_20_10),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_megarom1_mode[2]) 
);
defparam w_sdram_address_20_s7.INIT=8'h10;
  LUT3 w_sdram_address_18_s8 (
    .F(w_sdram_address_18_11),
    .I0(ff_bank2_24[4]),
    .I1(ff_bank0_24[4]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_18_s8.INIT=8'h35;
  LUT3 w_sdram_address_17_s7 (
    .F(w_sdram_address_17_10),
    .I0(ff_bank2_24[3]),
    .I1(ff_bank0_24[3]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_17_s7.INIT=8'h35;
  LUT3 w_sdram_address_17_s8 (
    .F(w_sdram_address_17_11),
    .I0(ff_bank2[3]),
    .I1(ff_bank0[3]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_17_s8.INIT=8'h35;
  LUT4 w_sdram_address_16_s8 (
    .F(w_sdram_address_16_11),
    .I0(ff_secondary_slot[3]),
    .I1(ff_secondary_slot[7]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_14) 
);
defparam w_sdram_address_16_s8.INIT=16'h5F30;
  LUT4 w_sdram_address_16_s9 (
    .F(w_sdram_address_16_12),
    .I0(ff_secondary_slot[2]),
    .I1(ff_secondary_slot[6]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_15) 
);
defparam w_sdram_address_16_s9.INIT=16'h5F30;
  LUT3 w_sdram_address_16_s10 (
    .F(w_sdram_address_16_13),
    .I0(ff_bank2_24[2]),
    .I1(ff_bank0_24[2]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_16_s10.INIT=8'h35;
  LUT3 w_sdram_address_15_s9 (
    .F(w_sdram_address_15_12),
    .I0(ff_secondary_slot_24[3]),
    .I1(w_a_i[14]),
    .I2(w_a_i[15]) 
);
defparam w_sdram_address_15_s9.INIT=8'h0B;
  LUT3 w_sdram_address_15_s10 (
    .F(w_sdram_address_15_13),
    .I0(w_address8_2_4),
    .I1(w_sdram_address_15_15),
    .I2(w_sdram_address_20_8) 
);
defparam w_sdram_address_15_s10.INIT=8'h5C;
  LUT3 w_sdram_address_15_s11 (
    .F(w_sdram_address_15_14),
    .I0(ff_bank2_24[1]),
    .I1(ff_bank0_24[1]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_15_s11.INIT=8'h35;
  LUT2 w_sdram_address_14_s12 (
    .F(w_sdram_address_14_15),
    .I0(w_sdram_address_22_8),
    .I1(w_sdram_address_22_7) 
);
defparam w_sdram_address_14_s12.INIT=4'h2;
  LUT3 w_sdram_address_14_s13 (
    .F(w_sdram_address_14_16),
    .I0(w_sdram_address_22_7),
    .I1(w_a_i[15]),
    .I2(w_sdram_address_22_8) 
);
defparam w_sdram_address_14_s13.INIT=8'h08;
  LUT3 w_sdram_address_14_s14 (
    .F(w_sdram_address_14_17),
    .I0(w_sdram_address_16_11),
    .I1(n28_9),
    .I2(n28_10) 
);
defparam w_sdram_address_14_s14.INIT=8'hBC;
  LUT3 w_sdram_address_14_s15 (
    .F(w_sdram_address_14_18),
    .I0(ff_bank2_24[0]),
    .I1(ff_bank0_24[0]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_14_s15.INIT=8'h35;
  LUT3 w_sdram_address_14_s16 (
    .F(w_sdram_address_14_19),
    .I0(ff_bank2[0]),
    .I1(ff_bank0[0]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_14_s16.INIT=8'h35;
  LUT4 w_sdram_address_13_s7 (
    .F(w_sdram_address_13_10),
    .I0(ff_bank2_24[0]),
    .I1(ff_bank3[0]),
    .I2(w_a_i[14]),
    .I3(w_a_i[13]) 
);
defparam w_sdram_address_13_s7.INIT=16'h0CFA;
  LUT4 w_sdram_address_13_s8 (
    .F(w_sdram_address_13_11),
    .I0(n28_4),
    .I1(w_sdram_address_13_12),
    .I2(w_sdram_address_19_8),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_13_s8.INIT=16'hF0EE;
  LUT4 n250_s6 (
    .F(n250_9),
    .I0(w_sys_q[7]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[7]),
    .I3(w_psg_q_en) 
);
defparam n250_s6.INIT=16'hF0BB;
  LUT4 n251_s6 (
    .F(n251_9),
    .I0(w_sys_q[6]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[6]),
    .I3(w_psg_q_en) 
);
defparam n251_s6.INIT=16'hF0BB;
  LUT4 n252_s6 (
    .F(n252_9),
    .I0(w_sys_q[5]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[5]),
    .I3(w_psg_q_en) 
);
defparam n252_s6.INIT=16'hF0BB;
  LUT4 n253_s6 (
    .F(n253_9),
    .I0(w_sys_q[4]),
    .I1(w_sys_q_en),
    .I2(w_psg_q[4]),
    .I3(w_psg_q_en) 
);
defparam n253_s6.INIT=16'hF0BB;
  LUT3 n254_s14 (
    .F(n254_17),
    .I0(reg_mon[3]),
    .I1(reg_yea[3]),
    .I2(reg_ptr[1]) 
);
defparam n254_s14.INIT=8'h35;
  LUT4 n254_s15 (
    .F(n254_18),
    .I0(n57_7),
    .I1(ff_mem_q[3]),
    .I2(reg_yea[7]),
    .I3(reg_yea_7_9) 
);
defparam n254_s15.INIT=16'h0FBB;
  LUT4 n255_s20 (
    .F(n255_23),
    .I0(reg_mon[2]),
    .I1(reg_yea[2]),
    .I2(reg_ptr[1]),
    .I3(reg_ptr[0]) 
);
defparam n255_s20.INIT=16'hCA00;
  LUT4 n255_s21 (
    .F(n255_24),
    .I0(n57_7),
    .I1(ff_mem_q[2]),
    .I2(reg_yea[6]),
    .I3(reg_yea_7_9) 
);
defparam n255_s21.INIT=16'h0FBB;
  LUT3 n256_s21 (
    .F(n256_24),
    .I0(reg_leap[1]),
    .I1(ff_mem_q[1]),
    .I2(n57_7) 
);
defparam n256_s21.INIT=8'h53;
  LUT4 n256_s22 (
    .F(n256_25),
    .I0(reg_yea[5]),
    .I1(reg_yea_7_9),
    .I2(n256_26),
    .I3(n65_11) 
);
defparam n256_s22.INIT=16'h0777;
  LUT4 w_sdram_address_16_s11 (
    .F(w_sdram_address_16_14),
    .I0(ff_secondary_slot[1]),
    .I1(ff_secondary_slot[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s11.INIT=16'h03F5;
  LUT4 w_sdram_address_16_s12 (
    .F(w_sdram_address_16_15),
    .I0(ff_secondary_slot[0]),
    .I1(ff_secondary_slot[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s12.INIT=16'h03F5;
  LUT3 w_sdram_address_15_s12 (
    .F(w_sdram_address_15_15),
    .I0(ff_bank2[1]),
    .I1(ff_bank0[1]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_15_s12.INIT=8'h35;
  LUT3 w_sdram_address_13_s9 (
    .F(w_sdram_address_13_12),
    .I0(w_sdram_address_22_7),
    .I1(w_sdram_address_22_8),
    .I2(n28_10) 
);
defparam w_sdram_address_13_s9.INIT=8'h09;
  LUT4 n256_s23 (
    .F(n256_26),
    .I0(reg_mon[1]),
    .I1(reg_yea[1]),
    .I2(reg_ptr[0]),
    .I3(reg_ptr[1]) 
);
defparam n256_s23.INIT=16'hC0AF;
  LUT4 w_sdram_address_20_s8 (
    .F(w_sdram_address_20_12),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_megarom1_mode[2]),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_20_s8.INIT=16'hEF00;
  LUT4 w_sdram_address_14_s17 (
    .F(w_sdram_address_14_21),
    .I0(mapper_segment_0_3),
    .I1(w_sdram_address_22_14),
    .I2(w_sdram_address_22_7),
    .I3(w_sdram_address_22_8) 
);
defparam w_sdram_address_14_s17.INIT=16'h8000;
  LUT3 w_sdram_address_22_s8 (
    .F(w_sdram_address_22_12),
    .I0(w_sdram_address_22_14),
    .I1(w_sdram_address_22_7),
    .I2(w_sdram_address_22_8) 
);
defparam w_sdram_address_22_s8.INIT=8'h80;
  LUT3 w_sdram_address_17_s9 (
    .F(w_sdram_address_17_13),
    .I0(n28_4),
    .I1(n28_9),
    .I2(n28_10) 
);
defparam w_sdram_address_17_s9.INIT=8'h40;
  LUT4 n254_s17 (
    .F(n254_22),
    .I0(w_expslt3_q_en),
    .I1(w_expslt3_q[3]),
    .I2(w_expslt0_q_en),
    .I3(w_vdp_q_en) 
);
defparam n254_s17.INIT=16'h0007;
  LUT3 n255_s22 (
    .F(n255_26),
    .I0(w_sdram_q_en),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q_en) 
);
defparam n255_s22.INIT=8'h01;
  LUT4 ff_d_7_s7 (
    .F(ff_d_7_13),
    .I0(w_sdram_q_en),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q_en),
    .I3(ff_d_7_10) 
);
defparam ff_d_7_s7.INIT=16'hFEFF;
  LUT3 w_sdram_address_22_s9 (
    .F(w_sdram_address_22_14),
    .I0(n28_4),
    .I1(n28_9),
    .I2(n28_10) 
);
defparam w_sdram_address_22_s9.INIT=8'h01;
  LUT4 w_sdram_address_13_s10 (
    .F(w_sdram_address_13_14),
    .I0(n28_10),
    .I1(n28_9),
    .I2(w_sdram_address_18_10),
    .I3(w_sdram_address_13_11) 
);
defparam w_sdram_address_13_s10.INIT=16'h0D00;
  LUT4 w_sdram_address_14_s18 (
    .F(w_sdram_address_14_23),
    .I0(n28_10),
    .I1(n28_9),
    .I2(w_sdram_address_18_10),
    .I3(w_sdram_address_15_9) 
);
defparam w_sdram_address_14_s18.INIT=16'h000D;
  LUT4 w_sdram_address_21_s3 (
    .F(w_sdram_address_21_7),
    .I0(w_sdram_address_22_12),
    .I1(mapper_segment_7_3),
    .I2(n28_10),
    .I3(n28_9) 
);
defparam w_sdram_address_21_s3.INIT=16'h7707;
  LUT3 d_7_s10 (
    .F(d_7_18),
    .I0(ff_d[7]),
    .I1(ff_req_inhibit),
    .I2(ff_rd) 
);
defparam d_7_s10.INIT=8'h20;
  LUT3 w_psg_enable_s2 (
    .F(w_psg_enable),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n984_5) 
);
defparam w_psg_enable_s2.INIT=8'h40;
  LUT3 n88_s3 (
    .F(n88_9),
    .I0(ff_delay[2]),
    .I1(ff_delay[1]),
    .I2(ff_delay[0]) 
);
defparam n88_s3.INIT=8'h0E;
  LUT3 n87_s2 (
    .F(n87_8),
    .I0(ff_delay[2]),
    .I1(ff_delay[1]),
    .I2(ff_delay[0]) 
);
defparam n87_s2.INIT=8'hC2;
  LUT3 n86_s2 (
    .F(n86_8),
    .I0(ff_delay[1]),
    .I1(ff_delay[0]),
    .I2(ff_delay[2]) 
);
defparam n86_s2.INIT=8'hE0;
  LUT4 n256_s24 (
    .F(n256_28),
    .I0(n89_7),
    .I1(reg_hou[5]),
    .I2(reg_hou_3_9),
    .I3(reg_min_6_12) 
);
defparam n256_s24.INIT=16'h000D;
  DFFR ff_cpu_clock_div_3_s0 (
    .Q(ff_cpu_clock_div[3]),
    .D(n20_4),
    .CLK(lcd_clk_d),
    .RESET(n977_5) 
);
defparam ff_cpu_clock_div_3_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_2_s0 (
    .Q(ff_cpu_clock_div[2]),
    .D(n21_4),
    .CLK(lcd_clk_d),
    .RESET(n977_5) 
);
defparam ff_cpu_clock_div_2_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_1_s0 (
    .Q(ff_cpu_clock_div[1]),
    .D(n22_4),
    .CLK(lcd_clk_d),
    .RESET(n977_5) 
);
defparam ff_cpu_clock_div_1_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_0_s0 (
    .Q(ff_cpu_clock_div[0]),
    .D(n23_6),
    .CLK(lcd_clk_d),
    .RESET(n977_5) 
);
defparam ff_cpu_clock_div_0_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_3_s0 (
    .Q(ff_psg_clock_div[3]),
    .D(n55_4),
    .CLK(lcd_clk_d),
    .RESET(n984_4) 
);
defparam ff_psg_clock_div_3_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_2_s0 (
    .Q(ff_psg_clock_div[2]),
    .D(n56_4),
    .CLK(lcd_clk_d),
    .RESET(n984_4) 
);
defparam ff_psg_clock_div_2_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_1_s0 (
    .Q(ff_psg_clock_div[1]),
    .D(n57_4),
    .CLK(lcd_clk_d),
    .RESET(n984_4) 
);
defparam ff_psg_clock_div_1_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_0_s0 (
    .Q(ff_psg_clock_div[0]),
    .D(n58_6),
    .CLK(lcd_clk_d),
    .RESET(n984_4) 
);
defparam ff_psg_clock_div_0_s0.INIT=1'b0;
  DFFE ff_vram_rdata_7_s0 (
    .Q(ff_vram_rdata[7]),
    .D(w_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_6_s0 (
    .Q(ff_vram_rdata[6]),
    .D(w_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_5_s0 (
    .Q(ff_vram_rdata[5]),
    .D(w_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_4_s0 (
    .Q(ff_vram_rdata[4]),
    .D(w_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_3_s0 (
    .Q(ff_vram_rdata[3]),
    .D(w_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_2_s0 (
    .Q(ff_vram_rdata[2]),
    .D(w_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_1_s0 (
    .Q(ff_vram_rdata[1]),
    .D(w_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_0_s0 (
    .Q(ff_vram_rdata[0]),
    .D(w_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_d_7_s1 (
    .Q(ff_d[7]),
    .D(n250_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_7_s1.INIT=1'b0;
  DFFE ff_d_6_s1 (
    .Q(ff_d[6]),
    .D(n251_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_6_s1.INIT=1'b0;
  DFFE ff_d_5_s1 (
    .Q(ff_d[5]),
    .D(n252_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_5_s1.INIT=1'b0;
  DFFE ff_d_4_s1 (
    .Q(ff_d[4]),
    .D(n253_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_4_s1.INIT=1'b0;
  DFFE ff_d_3_s1 (
    .Q(ff_d[3]),
    .D(n254_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_3_s1.INIT=1'b0;
  DFFE ff_d_2_s1 (
    .Q(ff_d[2]),
    .D(n255_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_2_s1.INIT=1'b0;
  DFFE ff_d_1_s1 (
    .Q(ff_d[1]),
    .D(n256_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_1_s1.INIT=1'b0;
  DFFE ff_d_0_s1 (
    .Q(ff_d[0]),
    .D(n257_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_13) 
);
defparam ff_d_0_s1.INIT=1'b0;
  DFFE ff_reset_n_s4 (
    .Q(ff_reset_n),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(n96_3) 
);
defparam ff_reset_n_s4.INIT=1'b0;
  DFFR ff_clock_div_s1 (
    .Q(ff_clock_div),
    .D(ff_reset_n),
    .CLK(lcd_clk_d),
    .RESET(ff_clock_div) 
);
  DFFS ff_delay_0_s2 (
    .Q(ff_delay[0]),
    .D(n88_9),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_0_s2.INIT=1'b1;
  DFFS ff_delay_1_s2 (
    .Q(ff_delay[1]),
    .D(n87_8),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_1_s2.INIT=1'b1;
  DFFS ff_delay_2_s2 (
    .Q(ff_delay[2]),
    .D(n86_8),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_2_s2.INIT=1'b1;
  ALU w_sound_in_2_s (
    .SUM(w_sound_in[2]),
    .COUT(w_sound_in_2_3),
    .I0(w_opll_sound_out[2]),
    .I1(w_ssg_sound_out[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_in_2_s.ALU_MODE=0;
  ALU n405_s (
    .SUM(n405_2),
    .COUT(n405_3),
    .I0(w_opll_sound_out[3]),
    .I1(w_ssg_sound_out[1]),
    .I3(GND),
    .CIN(w_sound_in_2_3) 
);
defparam n405_s.ALU_MODE=0;
  ALU n404_s (
    .SUM(n404_2),
    .COUT(n404_3),
    .I0(w_opll_sound_out[4]),
    .I1(w_ssg_sound_out[2]),
    .I3(GND),
    .CIN(n405_3) 
);
defparam n404_s.ALU_MODE=0;
  ALU n403_s (
    .SUM(n403_2),
    .COUT(n403_3),
    .I0(w_opll_sound_out[5]),
    .I1(w_ssg_sound_out[3]),
    .I3(GND),
    .CIN(n404_3) 
);
defparam n403_s.ALU_MODE=0;
  ALU n402_s (
    .SUM(n402_2),
    .COUT(n402_3),
    .I0(w_opll_sound_out[6]),
    .I1(w_ssg_sound_out[4]),
    .I3(GND),
    .CIN(n403_3) 
);
defparam n402_s.ALU_MODE=0;
  ALU n401_s (
    .SUM(n401_2),
    .COUT(n401_3),
    .I0(w_opll_sound_out[7]),
    .I1(w_ssg_sound_out[5]),
    .I3(GND),
    .CIN(n402_3) 
);
defparam n401_s.ALU_MODE=0;
  ALU n400_s (
    .SUM(n400_2),
    .COUT(n400_3),
    .I0(w_opll_sound_out[8]),
    .I1(w_ssg_sound_out[6]),
    .I3(GND),
    .CIN(n401_3) 
);
defparam n400_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_2),
    .COUT(n399_3),
    .I0(w_opll_sound_out[9]),
    .I1(w_ssg_sound_out[7]),
    .I3(GND),
    .CIN(n400_3) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_2),
    .COUT(n398_3),
    .I0(w_opll_sound_out[10]),
    .I1(w_ssg_sound_out[8]),
    .I3(GND),
    .CIN(n399_3) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_2),
    .COUT(n397_3),
    .I0(w_opll_sound_out[11]),
    .I1(w_ssg_sound_out[9]),
    .I3(GND),
    .CIN(n398_3) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_2),
    .COUT(n396_3),
    .I0(n390_7),
    .I1(w_ssg_sound_out[10]),
    .I3(GND),
    .CIN(n397_3) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_2),
    .COUT(n395_3),
    .I0(n389_7),
    .I1(w_ssg_sound_out[11]),
    .I3(GND),
    .CIN(n396_3) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_2),
    .COUT(n394_3),
    .I0(n388_7),
    .I1(GND),
    .I3(GND),
    .CIN(n395_3) 
);
defparam n394_s.ALU_MODE=0;
  MUX2_LUT5 w_sdram_address_12_s3 (
    .O(w_sdram_address_12_5),
    .I0(w_sdram_address_12_7),
    .I1(w_kanji_address[12]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_11_s3 (
    .O(w_sdram_address_11_5),
    .I0(w_sdram_address_11_7),
    .I1(w_kanji_address[11]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_10_s3 (
    .O(w_sdram_address_10_5),
    .I0(w_sdram_address_10_7),
    .I1(w_kanji_address[10]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_9_s3 (
    .O(w_sdram_address_9_5),
    .I0(w_sdram_address_9_7),
    .I1(w_kanji_address[9]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_8_s3 (
    .O(w_sdram_address_8_5),
    .I0(w_sdram_address_8_7),
    .I1(w_kanji_address[8]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_7_s3 (
    .O(w_sdram_address_7_5),
    .I0(w_sdram_address_7_7),
    .I1(w_kanji_address[7]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_6_s3 (
    .O(w_sdram_address_6_5),
    .I0(w_sdram_address_6_7),
    .I1(w_kanji_address[6]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_5_s3 (
    .O(w_sdram_address_5_5),
    .I0(w_sdram_address_5_7),
    .I1(w_kanji_address[5]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_4_s3 (
    .O(w_sdram_address_4_5),
    .I0(w_sdram_address_4_7),
    .I1(w_kanji_address[4]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_3_s3 (
    .O(w_sdram_address_3_5),
    .I0(w_sdram_address_3_7),
    .I1(w_kanji_address[3]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_2_s3 (
    .O(w_sdram_address_2_5),
    .I0(w_sdram_address_2_7),
    .I1(w_kanji_address[2]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_1_s3 (
    .O(w_sdram_address_1_5),
    .I0(w_sdram_address_1_7),
    .I1(w_kanji_address[1]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_0_s3 (
    .O(w_sdram_address_0_5),
    .I0(w_sdram_address_0_7),
    .I1(w_kanji_address[0]),
    .S0(w_sdram_address_0_8) 
);
  INV lcd_bl_d_s0 (
    .O(lcd_bl_d_4),
    .I(w_cpu_freeze) 
);
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n948_4) 
);
  INV n23_s2 (
    .O(n23_6),
    .I(ff_cpu_clock_div[0]) 
);
  INV n58_s2 (
    .O(n58_6),
    .I(ff_psg_clock_div[0]) 
);
  Gowin_PLL u_pll (
    .clk3_579m_d(clk3_579m_d),
    .O_sdram_clk_d(O_sdram_clk_d),
    .lcd_clk_d(lcd_clk_d)
);
  micom_connect u_esp32_conn (
    .spi_clk_d(spi_clk_d),
    .O_sdram_clk_d(O_sdram_clk_d),
    .spi_mosi_d(spi_mosi_d),
    .spi_cs_n_d(spi_cs_n_d),
    .ff_reset_n(ff_reset_n),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .ff_sdr_ready(ff_sdr_ready),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .w_matrix_y(w_matrix_y[3:0]),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_cpu_freeze(w_cpu_freeze),
    .spi_miso_d(spi_miso_d),
    .n707_5(n707_5),
    .n34_5(n34_5),
    .w_spi_d(w_spi_d[7:0]),
    .w_spi_address(w_spi_address[22:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_megarom1_mode(w_megarom1_mode[2:0]),
    .w_megarom2_mode(w_megarom2_mode[2:0]),
    .ff_state(ff_state[2:0])
);
  cz80_inst u_z80 (
    .lcd_clk_d(lcd_clk_d),
    .i2s_audio_en_d(i2s_audio_en_d),
    .d_1_15(d_1_15),
    .d_2_15(d_2_15),
    .w_cpu_enable(w_cpu_enable),
    .req_hsync_int_n(req_hsync_int_n),
    .w_hsync_en(w_hsync_en),
    .reg_r0_hsync_int_en_Z(reg_r0_hsync_int_en_Z),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n977_6(n977_6),
    .d_Z_0(d_Z[0]),
    .d_Z_3(d_Z[3]),
    .d_Z_4(d_Z[4]),
    .d_Z_5(d_Z[5]),
    .d_Z_6(d_Z[6]),
    .d_Z_7(d_Z[7]),
    .ff_d(ff_d[2:1]),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_rd(ff_rd),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_mreq(ff_mreq),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n279_7(n279_7),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .iorq_n_Z(iorq_n_Z),
    .w_rd_n_i(w_rd_n_i),
    .w_rfsh_n_i(w_rfsh_n_i),
    .n1710_5(n1710_5),
    .d_Z_1(d_Z[2:1]),
    .w_a_i(w_a_i[15:0]),
    .w_do(w_do[7:0])
);
  rtc u_rtc (
    .lcd_clk_d(lcd_clk_d),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .n42_5(n42_5),
    .ff_clock_div(ff_clock_div),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .d_Z(d_Z[3:0]),
    .w_a_i(w_a_i[7:0]),
    .w_rtc_q_en(w_rtc_q_en),
    .n113_9(n113_9),
    .n4_5(n4_5),
    .n113_15(n113_15),
    .n113_17(n113_17),
    .n113_19(n113_19),
    .n149_5(n149_5),
    .n1719_5(n1719_5),
    .reg_yea_7_9(reg_yea_7_9),
    .reg_wee_2_9(reg_wee_2_9),
    .reg_hou_3_9(reg_hou_3_9),
    .reg_min_3_9(reg_min_3_9),
    .reg_sec_6_9(reg_sec_6_9),
    .reg_sec_3_9(reg_sec_3_9),
    .n65_11(n65_11),
    .n89_7(n89_7),
    .n113_20(n113_20),
    .n149_7(n149_7),
    .n149_9(n149_9),
    .reg_min_6_12(reg_min_6_12),
    .reg_day_3_12(reg_day_3_12),
    .n57_7(n57_7),
    .reg_ptr(reg_ptr[2:0]),
    .reg_yea_1(reg_yea[1]),
    .reg_yea_2(reg_yea[2]),
    .reg_yea_3(reg_yea[3]),
    .reg_yea_5(reg_yea[5]),
    .reg_yea_6(reg_yea[6]),
    .reg_yea_7(reg_yea[7]),
    .reg_mon(reg_mon[3:1]),
    .reg_day_1(reg_day[1]),
    .reg_day_2(reg_day[2]),
    .reg_day_3(reg_day[3]),
    .reg_day_5(reg_day[5]),
    .reg_wee(reg_wee[2:1]),
    .reg_hou_1(reg_hou[1]),
    .reg_hou_2(reg_hou[2]),
    .reg_hou_3(reg_hou[3]),
    .reg_hou_5(reg_hou[5]),
    .reg_min_1(reg_min[1]),
    .reg_min_2(reg_min[2]),
    .reg_min_3(reg_min[3]),
    .reg_min_5(reg_min[5]),
    .reg_min_6(reg_min[6]),
    .reg_sec_1(reg_sec[1]),
    .reg_sec_2(reg_sec[2]),
    .reg_sec_3(reg_sec[3]),
    .reg_sec_5(reg_sec[5]),
    .reg_sec_6(reg_sec[6]),
    .reg_leap(reg_leap[1]),
    .reg_mode(reg_mode[3:1]),
    .ff_mem_q(ff_mem_q[3:1])
);
  ppi_inst u_ppi (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .ff_dinst_7_6(ff_dinst_7_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .n279_7(n279_7),
    .d_2_15(d_2_15),
    .d_1_15(d_1_15),
    .d_7_18(d_7_18),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .n149_7(n149_7),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[4:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_7(ff_d[7]),
    .w_do_1(w_do[1]),
    .w_do_2(w_do[2]),
    .w_do_3(w_do[3]),
    .w_do_7(w_do[7]),
    .w_ppi_q_en(w_ppi_q_en),
    .w_click_sound(w_click_sound),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .n218_4(n218_4),
    .n111_8(n111_8),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  secondary_slot_inst u_exp_slot0 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_mreq(ff_mreq),
    .ff_dinst_7_6(ff_dinst_7_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .n107_5(n107_5),
    .w_cs_n_7(w_cs_n_7),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[15:6]),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_expslt0_q_en(w_expslt0_q_en),
    .n28_4(n28_4),
    .n28_5(n28_5),
    .n28_6(n28_6),
    .n28_8(n28_8),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .ff_secondary_slot(ff_secondary_slot[7:0]),
    .w_expslt0_q(w_expslt0_q[7:0])
);
  secondary_slot_inst_0 u_exp_slot3 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_mreq(ff_mreq),
    .n28_4(n28_4),
    .ff_dinst_7_6(ff_dinst_7_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .n28_6(n28_6),
    .d_Z(d_Z[7:0]),
    .w_expslt3_q_en(w_expslt3_q_en),
    .n28_4_2(n28_4_17),
    .ff_secondary_slot(ff_secondary_slot_24[7:0]),
    .w_expslt3_q(w_expslt3_q[7:0])
);
  ssg u_ssg (
    .ff_wr_n_i(ff_wr_n_i),
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_rd_n_i(w_rd_n_i),
    .w_psg_enable(w_psg_enable),
    .ssg_ioa_5_1(ssg_ioa_5_1),
    .ssg_ioa_4_1(ssg_ioa_4_1),
    .ssg_ioa_3_1(ssg_ioa_3_1),
    .ssg_ioa_2_1(ssg_ioa_2_1),
    .ssg_ioa_1_1(ssg_ioa_1_1),
    .ssg_ioa_0_1(ssg_ioa_0_1),
    .n149_5(n149_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n111_8(n111_8),
    .n74_5(n74_5),
    .n42_5(n42_5),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n984_5(n984_5),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[3:0]),
    .ff_wr_n(ff_wr_n),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .w_psg_q_en(w_psg_q_en),
    .ssg_iob_d(ssg_iob_d[2:0]),
    .w_psg_q(w_psg_q[7:0]),
    .w_ssg_sound_out(w_ssg_sound_out[11:0])
);
  ip_opll u_opll (
    .lcd_clk_d(lcd_clk_d),
    .i2s_audio_en_d(i2s_audio_en_d),
    .iorq_n_Z(iorq_n_Z),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .w_a_i(w_a_i[7:0]),
    .d_Z(d_Z[7:0]),
    .w_cs_n_7(w_cs_n_7),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  i2s_audio u_audio (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n394_2(n394_2),
    .n395_2(n395_2),
    .n396_2(n396_2),
    .n397_2(n397_2),
    .n398_2(n398_2),
    .n399_2(n399_2),
    .n400_2(n400_2),
    .n401_2(n401_2),
    .n402_2(n402_2),
    .n403_2(n403_2),
    .n404_2(n404_2),
    .n405_2(n405_2),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n387_6(n387_6),
    .n394_3(n394_3),
    .w_sound_in(w_sound_in[2]),
    .w_opll_sound_out_0(w_opll_sound_out[0]),
    .w_opll_sound_out_1(w_opll_sound_out[1]),
    .w_opll_sound_out_15(w_opll_sound_out[15]),
    .i2s_audio_din_d(i2s_audio_din_d),
    .i2s_audio_bclk_d(i2s_audio_bclk_d),
    .i2s_audio_lrclk_d(i2s_audio_lrclk_d)
);
  vdp_inst u_v9958 (
    .lcd_clk_d(lcd_clk_d),
    .ff_sdr_ready(ff_sdr_ready),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n113_6(n113_6),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n107_5(n107_5),
    .n149_5(n149_5),
    .n4_5(n4_5),
    .n279_7(n279_7),
    .n42_5(n42_5),
    .n279_9(n279_9),
    .n279_10(n279_10),
    .n279_11(n279_11),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n73_8(n73_8),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_hsync_int_n(req_hsync_int_n),
    .req_vsync_int_n(req_vsync_int_n),
    .w_hsync_en(w_hsync_en),
    .reg_r0_hsync_int_en_Z(reg_r0_hsync_int_en_Z),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_vdp_q_en(w_vdp_q_en),
    .n68_6(n68_6),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_q(w_vdp_q[7:0])
);
  video_out u_video_out (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_scanline(w_scanline),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n73_8(n73_8),
    .w_normalize(w_normalize[7:0]),
    .w_denominator(w_denominator[7:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_left_offset(w_left_offset[7:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_de_d(lcd_de_d),
    .lcd_hsync_d(lcd_hsync_d),
    .n113_6(n113_6),
    .lcd_red_d(lcd_red_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_blue_d(lcd_blue_d[4:0])
);
  ip_ram u_vram (
    .lcd_clk_d(lcd_clk_d),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_rdata_en(w_vram_rdata_en),
    .w_vram_rdata(w_vram_rdata[7:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n34_5(n34_5),
    .w_sdram_address_12_5(w_sdram_address_12_5),
    .w_sdram_address_11_5(w_sdram_address_11_5),
    .w_sdram_address_10_5(w_sdram_address_10_5),
    .w_sdram_address_9_5(w_sdram_address_9_5),
    .w_sdram_address_8_5(w_sdram_address_8_5),
    .w_sdram_address_7_5(w_sdram_address_7_5),
    .w_sdram_address_6_5(w_sdram_address_6_5),
    .w_sdram_address_5_5(w_sdram_address_5_5),
    .w_sdram_address_4_5(w_sdram_address_4_5),
    .w_sdram_address_3_5(w_sdram_address_3_5),
    .w_sdram_address_2_5(w_sdram_address_2_5),
    .w_sdram_address_1_5(w_sdram_address_1_5),
    .w_sdram_address_0_5(w_sdram_address_0_5),
    .ff_reset_n(ff_reset_n),
    .w_cpu_freeze(w_cpu_freeze),
    .w_rfsh_n_i(w_rfsh_n_i),
    .ff_wr_n_i(ff_wr_n_i),
    .n28_4(n28_4),
    .n28_4_14(n28_4_17),
    .w_sdram_address_22_6(w_sdram_address_22_6),
    .n4_5(n4_5),
    .w_kanji_en(w_kanji_en),
    .w_sdram_address_22_12(w_sdram_address_22_12),
    .ff_rd_n(ff_rd_n),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .ff_dinst_7_6(ff_dinst_7_6),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_mreq(ff_mreq),
    .n707_5(n707_5),
    .w_sdram_address_22_8(w_sdram_address_22_8),
    .w_sdram_address_22_7(w_sdram_address_22_7),
    .n28_5(n28_5),
    .w_sdram_address_16_11(w_sdram_address_16_11),
    .w_sdram_d(w_sdram_d[7:0]),
    .w_sdram_address(w_sdram_address[22:13]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_state(ff_state[2:0]),
    .w_a_i(w_a_i[15:14]),
    .ff_secondary_slot_0(ff_secondary_slot[0]),
    .ff_secondary_slot_1(ff_secondary_slot[1]),
    .ff_secondary_slot_4(ff_secondary_slot[4]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n914_3(n914_3),
    .n915_3(n915_3),
    .n916_3(n916_3),
    .n917_3(n917_3),
    .n918_3(n918_3),
    .n919_3(n919_3),
    .n920_3(n920_3),
    .n921_3(n921_3),
    .n948_4(n948_4),
    .w_sdram_q_en(w_sdram_q_en),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_addr_d(O_sdram_addr_d[10:0]),
    .w_sdram_q(w_sdram_q[7:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_ba_d(O_sdram_ba_d[1:0])
);
  kanji_rom u_kanji_rom (
    .w_rd_n_i(w_rd_n_i),
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_kanji_iorq_n(w_kanji_iorq_n),
    .ff_dinst_7_6(ff_dinst_7_6),
    .ff_wr_n(ff_wr_n),
    .ff_wr_n_i(ff_wr_n_i),
    .w_a_i(w_a_i[1:0]),
    .d_Z(d_Z[5:0]),
    .ff_rd_n(ff_rd_n),
    .w_kanji_en(w_kanji_en),
    .ff_jis1_address(ff_jis1_address[16:0]),
    .ff_jis2_address(ff_jis2_address[16:0])
);
  megarom_wo_scc u_megarom_slot1 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n28_8(n28_8),
    .n107_5(n107_5),
    .n28_10(n28_10),
    .n28_9(n28_9),
    .n28_6(n28_6),
    .d_Z(d_Z[7:0]),
    .w_megarom1_mode(w_megarom1_mode[2:0]),
    .w_a_i(w_a_i[15:8]),
    .w_address8_7_4(w_address8_7_4),
    .w_address8_6_4(w_address8_6_4),
    .w_address8_5_4(w_address8_5_4),
    .w_address8_4_4(w_address8_4_4),
    .w_address8_3_4(w_address8_3_4),
    .w_address8_2_4(w_address8_2_4),
    .w_address8_1_4(w_address8_1_4),
    .w_address8_0_4(w_address8_0_4),
    .w_address8_1_7(w_address8_1_7),
    .n534_5(n534_5),
    .n378_5(n378_5),
    .n510_7(n510_7),
    .n567_6(n567_6),
    .n567_7(n567_7),
    .n567_8(n567_8),
    .ff_bank0(ff_bank0[6:0]),
    .ff_bank2(ff_bank2[6:0])
);
  megarom_wo_scc_0 u_megarom_slot2 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_address8_1_7(w_address8_1_7),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n534_5(n534_5),
    .n378_5(n378_5),
    .n567_6(n567_6),
    .n567_7(n567_7),
    .n567_8(n567_8),
    .n510_7(n510_7),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .n28_6(n28_6),
    .d_Z(d_Z[6:0]),
    .w_megarom2_mode(w_megarom2_mode[2:0]),
    .w_a_i(w_a_i[15:11]),
    .w_address8_6_4(w_address8_6_4_18),
    .w_address8_5_4(w_address8_5_4_19),
    .w_address8_4_4(w_address8_4_4_20),
    .w_address8_3_4(w_address8_3_4_21),
    .w_address8_2_4(w_address8_2_4_22),
    .w_address8_1_4(w_address8_1_4_23),
    .ff_bank0(ff_bank0_24[5:0]),
    .ff_bank2(ff_bank2_24[5:0]),
    .ff_bank1(ff_bank1[0]),
    .ff_bank3(ff_bank3[0])
);
  memory_mapper_inst i251 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_cs_n_7(w_cs_n_7),
    .n149_9(n149_9),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_6(w_a_i[6]),
    .w_a_i_7(w_a_i[7]),
    .w_a_i_14(w_a_i[14]),
    .w_a_i_15(w_a_i[15]),
    .d_Z(d_Z[7:0]),
    .mapper_segment_7_3(mapper_segment_7_3),
    .mapper_segment_6_3(mapper_segment_6_3),
    .mapper_segment_5_3(mapper_segment_5_3),
    .mapper_segment_4_3(mapper_segment_4_3),
    .mapper_segment_3_3(mapper_segment_3_3),
    .mapper_segment_2_3(mapper_segment_2_3),
    .mapper_segment_1_3(mapper_segment_1_3),
    .mapper_segment_0_3(mapper_segment_0_3),
    .mapper_segment_7_6(mapper_segment_7_6),
    .n42_5(n42_5),
    .n74_5(n74_5),
    .n107_5(n107_5)
);
  system_control u_system_control (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n149_9(n149_9),
    .n218_4(n218_4),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n4_5(n4_5),
    .n279_7(n279_7),
    .n74_5(n74_5),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_do(w_do[6:5]),
    .ff_d(ff_d[6:5]),
    .w_sys_q_en(w_sys_q_en),
    .w_scanline(w_scanline),
    .w_sys_q(w_sys_q[7:0]),
    .w_left_offset(w_left_offset[7:0]),
    .w_denominator(w_denominator[7:0]),
    .w_normalize(w_normalize[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_step9 */
