Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Mon Feb 23 01:04:22 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   455 |
|    Minimum number of control sets                        |   455 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   822 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   455 |
| >= 0 to < 4        |    74 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    94 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   190 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             284 |          187 |
| Yes          | No                    | No                     |            7863 |         1373 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3684 |          867 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                   Enable Signal                                                  |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                               |                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                           | ap_rst_n                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                |                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop_dout__0                                 |                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/pop                                                         | ap_rst_n                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                         | ap_rst_n                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_22_U0_U/mOutPtr[1]_i_1__30_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_12_U0_U/mOutPtr[1]_i_1__20_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_21_U0_U/mOutPtr[1]_i_1__29_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_20_U0_U/mOutPtr[1]_i_1__28_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_1_U0_U/mOutPtr[1]_i_1__4_n_0                                        | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_19_U0_U/mOutPtr[1]_i_1__27_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_18_U0_U/mOutPtr[1]_i_1__26_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_17_U0_U/mOutPtr[1]_i_1__25_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_16_U0_U/mOutPtr[1]_i_1__24_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_15_U0_U/mOutPtr[1]_i_1__23_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_14_U0_U/mOutPtr[1]_i_1__22_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_13_U0_U/mOutPtr[1]_i_1__21_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__35_n_0                                   | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_23_U0_U/mOutPtr[1]_i_1__31_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_24_U0_U/mOutPtr[1]_i_1__32_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_25_U0_U/mOutPtr[1]_i_1__33_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_26_U0_U/mOutPtr[1]_i_1__34_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_27_U0_U/mOutPtr[1]_i_1__35_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_28_U0_U/mOutPtr[1]_i_1__36_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_29_U0_U/mOutPtr[1]_i_1__37_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_2_U0_U/mOutPtr[1]_i_1__3_n_0                                        | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_3_U0_U/mOutPtr[1]_i_1__2_n_0                                        | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_4_U0_U/mOutPtr[1]_i_1__5_n_0                                        | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_5_U0_U/mOutPtr[1]_i_1__6_n_0                                        | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_6_U0_U/mOutPtr[1]_i_1__14_n_0                                       | ap_rst_n                                                                                                   |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_7_U0_U/mOutPtr[1]_i_1__15_n_0                                       | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_8_U0_U/mOutPtr[1]_i_1__16_n_0                                       | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_9_U0_U/mOutPtr[1]_i_1__17_n_0                                       | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_U0_U/mOutPtr[1]_i_1__38_n_0                                         | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_10_U0_U/mOutPtr[1]_i_1__18_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_stencil_stage_11_U0_U/mOutPtr[1]_i_1__19_n_0                                      | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      |                                                                                                                  | bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_1                                                    |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                               | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/raddr[1]_i_1__13_n_0                                    | ap_rst_n                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/mul_39s_26ns_65_1_1_U98/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/mul_39s_26ns_65_1_1_U86/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/mul_39s_26ns_65_1_1_U126/ap_enable_reg_pp0_iter1_reg                       | ap_rst_n                                                                                                   |                3 |              3 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/mul_39s_26ns_65_1_1_U7/ap_block_pp0_stage0_subdone                       | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/mul_39s_26ns_65_1_1_U110/ap_block_pp0_stage0_subdone                    | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_26ns_65_1_1_U70/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/mul_39s_26ns_65_1_1_U34/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/mul_39s_26ns_65_1_1_U106/ap_block_pp0_stage0_subdone                    | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/mul_39s_26ns_65_1_1_U114/ap_block_pp0_stage0_subdone                    | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_26ns_65_1_1_U66/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_26ns_65_1_1_U74/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/line_buf_1_U/tmp_28_reg_895_reg[0]                                       | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_26ns_65_1_1_U62/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/mul_39s_26ns_65_1_1_U118/ap_block_pp0_stage0_subdone                    | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/dout_vld_reg_1[0]                                                           | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/line_buf_1_U/tmp_172_reg_895_reg[0]                                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_26ns_65_1_1_U58/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/mul_39s_26ns_65_1_1_U102/ap_block_pp0_stage0_subdone                    | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_26ns_65_1_1_U82/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_26ns_65_1_1_U54/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_64_reg_895_reg[0]                          | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/mul_39s_26ns_65_1_1_U38/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_26ns_65_1_1_U50/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/mul_39s_26ns_65_1_1_U14/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_26ns_65_1_1_U46/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__6_n_0                                  | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/mul_39s_26ns_65_1_1_U42/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                        | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/line_buf_1_U/tmp_37_reg_895_reg[0]                                       | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/s_ready_t_reg[0]                                       | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/mul_39s_26ns_65_1_1_U94/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/mul_39s_26ns_65_1_1_U90/ap_block_pp0_stage0_subdone                     | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/mul_39s_26ns_65_1_1_U18/ap_block_pp0_stage0_subdone                      | ap_rst_n                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                    |                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                             | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg              | ap_rst_n                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                       | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                       |                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                      |                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                 | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                     |                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__36_n_0       | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                      | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1__13_n_0                      | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__37_n_0                     | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/empty_n_reg[0]            | ap_rst_n                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__5_n_0               | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                    | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                   | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/full_n_reg[0]                               | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                            | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                        | ap_rst_n                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__7_n_0                    | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__4_n_0 | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__6_n_0      | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/full_n_reg                                        | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                               | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/start_for_write_output_U0_U/mOutPtr[5]_i_1_n_0                                              | ap_rst_n                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]             | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                      | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__32_n_0                                  | ap_rst_n                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/full_n_reg_0[0]                                                             | ap_rst_n                                                                                                   |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_out_c_U/mOutPtr[5]_i_1__0_n_0                                                             | ap_rst_n                                                                                                   |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/full_n_reg[0]                                                               | ap_rst_n                                                                                                   |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/E[0]                                                                        | ap_rst_n                                                                                                   |                1 |              7 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/full_n_reg_1[0]                                                             | ap_rst_n                                                                                                   |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop        | ap_rst_n                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                           | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                          |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/ap_block_pp0_stage0_subdone                                                 | ap_rst_n                                                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop       | ap_rst_n                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                    | ap_rst_n                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/E[0]                                                                          | ap_rst_n                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/mul_39s_26ns_65_1_1_U98/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_23_U0/flow_control_loop_pipe_U/tmp_118_reg_895_reg[0]                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_30_U/U_top_kernel_fifo_w24_d512_A_ram/dout_vld_reg                               | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/mul_39s_26ns_65_1_1_U94/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_22_U0/flow_control_loop_pipe_U/tmp_127_reg_895_reg[0]                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_26ns_65_1_1_U62/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_14_U0/flow_control_loop_pipe_U/tmp_208_reg_895_reg[0]_0                 |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/mul_39s_26ns_65_1_1_U14/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/flow_control_loop_pipe_U/tmp_154_reg_895_reg[0]_0                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/pop                                                                      | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/mul_39s_26ns_65_1_1_U42/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/flow_control_loop_pipe_U/tmp_1_reg_895_reg[0]_0                    |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/mul_39s_26ns_65_1_1_U110/ap_block_pp0_stage0_subdone                    | bd_0_i/hls_inst/inst/stencil_stage_26_U0/flow_control_loop_pipe_U/tmp_91_reg_895_reg[0]                    |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/mul_39s_26ns_65_1_1_U102/ap_block_pp0_stage0_subdone                    | bd_0_i/hls_inst/inst/stencil_stage_24_U0/flow_control_loop_pipe_U/tmp_109_reg_895_reg[0]                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_26_U/pop                                                                         | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/pop                                                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/pop                                                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/pop                                                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/mul_39s_26ns_65_1_1_U90/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_21_U0/flow_control_loop_pipe_U/tmp_136_reg_895_reg[0]_0                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/pop                                                                      | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_26ns_65_1_1_U74/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_17_U0/flow_control_loop_pipe_U/tmp_181_reg_895_reg[0]_0                 |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/push                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/mul_39s_26ns_65_1_1_U106/ap_block_pp0_stage0_subdone                    | bd_0_i/hls_inst/inst/stencil_stage_25_U0/flow_control_loop_pipe_U/tmp_100_reg_895_reg[0]                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/mul_39s_26ns_65_1_1_U126/ap_enable_reg_pp0_iter1_reg                       | bd_0_i/hls_inst/inst/stencil_stage_U0/flow_control_loop_pipe_U/empty_n_reg                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/mul_39s_26ns_65_1_1_U118/ap_block_pp0_stage0_subdone                    | bd_0_i/hls_inst/inst/stencil_stage_28_U0/flow_control_loop_pipe_U/tmp_73_reg_895_reg[0]_0                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/WEBWE[0]                                                                      | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_26ns_65_1_1_U58/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_13_U0/flow_control_loop_pipe_U/tmp_217_reg_895_reg[0]_0                 |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/mul_39s_26ns_65_1_1_U18/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/flow_control_loop_pipe_U/tmp_55_reg_895_reg[0]_0                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/pop                                                                      | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/mul_39s_26ns_65_1_1_U7/ap_block_pp0_stage0_subdone                       | bd_0_i/hls_inst/inst/stencil_stage_1_U0/flow_control_loop_pipe_U/tmp_253_reg_895_reg[0]_0                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_26ns_65_1_1_U46/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_10_U0/flow_control_loop_pipe_U/tmp_244_reg_895_reg[0]_0                 |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_26ns_65_1_1_U54/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_12_U0/flow_control_loop_pipe_U/tmp_226_reg_895_reg[0]_0                 |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_64_reg_895_reg[0]                          | bd_0_i/hls_inst/inst/stencil_stage_29_U0/flow_control_loop_pipe_U/tmp_64_reg_895_reg[0]_0                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_26ns_65_1_1_U50/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_11_U0/flow_control_loop_pipe_U/tmp_235_reg_895_reg[0]_0                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                5 |              9 |         1.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/empty_n_reg[0]                                                             | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/WEBWE[0]                                                                   | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_20_U/pop                                                                         | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/WEBWE[0]                                                                 | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_26ns_65_1_1_U70/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_16_U0/flow_control_loop_pipe_U/tmp_190_reg_895_reg[0]_0                 |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/flow_control_loop_pipe_U/tmp_46_reg_895_reg[0]_0                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                     | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/WEBWE[0]                                                                | ap_rst_n                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/pop                                                                      | ap_rst_n                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_26ns_65_1_1_U66/ap_block_pp0_stage0_subdone                     | bd_0_i/hls_inst/inst/stencil_stage_15_U0/flow_control_loop_pipe_U/tmp_199_reg_895_reg[0]_0                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/mul_39s_26ns_65_1_1_U114/ap_block_pp0_stage0_subdone                    | bd_0_i/hls_inst/inst/stencil_stage_27_U0/flow_control_loop_pipe_U/tmp_82_reg_895_reg[0]_0                  |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/ap_enable_reg_pp0_iter3_reg_0[0]                                         | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/dout_vld_reg_0[0]                                                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/dout_vld_reg[0]                                                         | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/ap_enable_reg_pp0_iter3_reg_0[0]                                         | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/ap_enable_reg_pp0_iter3_reg_0[0]                                         | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                         | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/E[0]                                                                     | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/full_n_reg[0]                                                           | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_26_U/mOutPtr[9]_i_1__4_n_0                                                       | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/ap_enable_reg_pp0_iter3_reg_0[0]                                        | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0     |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                        | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_17_U/mOutPtr[9]_i_1__8_n_0                                                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                     | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0 |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_4_U/mOutPtr[9]_i_1__12_n_0                                                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/ap_enable_reg_pp0_iter10_reg_2[0]                                             | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                         | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/E[0]                                                                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/flow_control_loop_pipe_U/full_n_reg[0]                                        | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/ap_enable_reg_pp0_iter10_reg_1[0]                                             | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/E[0]                                                                    | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                       | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/inter_strm_20_U/mOutPtr[9]_i_1__7_n_0                                                       | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/dout_vld_reg[0]                                                          | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/full_n_reg[0]                                                            | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                        | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1[0]                      | ap_rst_n                                                                                                   |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/flow_control_loop_pipe_U/E[0]                                                 |                                                                                                            |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/flow_control_loop_pipe_U/E[0]                                               |                                                                                                            |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/flow_control_loop_pipe_U/ap_condition_212                                  |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/flow_control_loop_pipe_U/empty_n_reg                                     |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/flow_control_loop_pipe_U/empty_n_reg                                     |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/flow_control_loop_pipe_U/empty_n_reg                                    |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/flow_control_loop_pipe_U/empty_n_reg                                    |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/flow_control_loop_pipe_U/empty_n_reg                                    |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/line_buf_1_U/E[0]                                                        |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/flow_control_loop_pipe_U/empty_n_reg                                     |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/line_buf_1_U/E[0]                                                       |                                                                                                            |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_19_U0/curr_11149_fu_142[22]_i_1_n_0                                     |                7 |             23 |         3.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_20_U0/curr_11149_fu_142[22]_i_1__0_n_0                                  |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_8_U0/curr_11149_fu_142[22]_i_1__2_n_0                                   |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_6_U0/curr_11149_fu_142[22]_i_1__4_n_0                                   |                8 |             23 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_18_U0/curr_11149_fu_142[22]_i_1__1_n_0                                  |                4 |             23 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_5_U0/curr_11149_fu_142[22]_i_1__5_n_0                                   |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_7_U0/curr_11149_fu_142[22]_i_1__3_n_0                                   |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_11_U0/curr_11149_fu_142[23]_i_1__19_n_0                                 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_10_U0/curr_11149_fu_142[23]_i_1__20_n_0                                 |                8 |             24 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_4_U0/curr_11149_fu_142[23]_i_1__16_n_0                                  |               10 |             24 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_21_U0/curr_11149_fu_142[23]_i_1__11_n_0                                 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_3_U0/curr_11149_fu_142[23]_i_1__25_n_0                                  |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_12_U0/curr_11149_fu_142[23]_i_1__18_n_0                                 |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_9_U0/curr_11149_fu_142[23]_i_1__21_n_0                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_22_U0/curr_11149_fu_142[23]_i_1__10_n_0                                 |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_2_U0/curr_11149_fu_142[23]_i_1__26_n_0                                  |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_23_U0/curr_11149_fu_142[23]_i_1__9_n_0                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_24_U0/curr_11149_fu_142[23]_i_1__8_n_0                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_17_U0/curr_11149_fu_142[23]_i_1__12_n_0                                 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_25_U0/curr_11149_fu_142[23]_i_1__7_n_0                                  |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/line_buf_1_U/line_buf_1_ce0_local                                        | bd_0_i/hls_inst/inst/stencil_stage_1_U0/curr_11149_fu_142[23]_i_1__27_n_0                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_26_U0/curr_11149_fu_142[23]_i_1__6_n_0                                  |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/line_buf_1_U/line_buf_1_ce0_local                                          | bd_0_i/hls_inst/inst/stencil_stage_U0/curr_13169_fu_142[23]_i_1_n_0                                        |                8 |             24 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_16_U0/curr_11149_fu_142[23]_i_1__13_n_0                                 |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_15_U0/curr_11149_fu_142[23]_i_1__14_n_0                                 |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_27_U0/curr_11149_fu_142[23]_i_1__24_n_0                                 |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_14_U0/curr_11149_fu_142[23]_i_1__15_n_0                                 |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_28_U0/curr_11149_fu_142[23]_i_1__23_n_0                                 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_13_U0/curr_11149_fu_142[23]_i_1__17_n_0                                 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/line_buf_1_U/line_buf_1_ce0_local                                       | bd_0_i/hls_inst/inst/stencil_stage_29_U0/curr_11149_fu_142[23]_i_1__22_n_0                                 |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                         | ap_rst_n                                                                                                   |                8 |             28 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                     | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                               |                8 |             28 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/push                                                                        |                                                                                                            |                4 |             28 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_in[63]_i_1_n_0                                                        | ap_rst_n                                                                                                   |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                       |                                                                                                            |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_out[31]_i_1_n_0                                                       | ap_rst_n                                                                                                   |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_out[63]_i_1_n_0                                                       | ap_rst_n                                                                                                   |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_in[31]_i_1_n_0                                                        | ap_rst_n                                                                                                   |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                     |                                                                                                            |                7 |             33 |         4.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                     |                                                                                                            |                7 |             33 |         4.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/tmp_263_reg_943[0]_i_1_n_0                                                 |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/out_reg_9490                                                            |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/out_reg_9490                                                             |                                                                                                            |                6 |             39 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                        | ap_rst_n                                                                                                   |               10 |             53 |         5.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                         | ap_rst_n                                                                                                   |               11 |             53 |         4.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push            |                                                                                                            |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                          | ap_rst_n                                                                                                   |               17 |             62 |         3.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                         | ap_rst_n                                                                                                   |               24 |             63 |         2.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                          | ap_rst_n                                                                                                   |               28 |             63 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/push                                                                          |                                                                                                            |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/push_2                                                                      |                                                                                                            |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_26ns_65_1_1_U70/ap_block_pp0_stage0_subdone                     |                                                                                                            |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/mul_39s_26ns_65_1_1_U14/ap_block_pp0_stage0_subdone                      |                                                                                                            |               28 |             64 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_26ns_65_1_1_U66/ap_block_pp0_stage0_subdone                     |                                                                                                            |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                              |                                                                                                            |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                    | ap_rst_n                                                                                                   |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/ap_block_pp0_stage0_subdone                      |                                                                                                            |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                      |                                                                                                            |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/mul_39s_26ns_65_1_1_U7/ap_block_pp0_stage0_subdone                       |                                                                                                            |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_26ns_65_1_1_U74/ap_block_pp0_stage0_subdone                     |                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                               |                                                                                                            |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                     |                                                                                                            |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_26ns_65_1_1_U62/ap_block_pp0_stage0_subdone                     |                                                                                                            |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/mul_39s_26ns_65_1_1_U110/ap_block_pp0_stage0_subdone                    |                                                                                                            |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                              | ap_rst_n                                                                                                   |               27 |             64 |         2.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/mul_39s_26ns_65_1_1_U106/ap_block_pp0_stage0_subdone                    |                                                                                                            |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_26ns_65_1_1_U50/ap_block_pp0_stage0_subdone                     |                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/mul_39s_26ns_65_1_1_U102/ap_block_pp0_stage0_subdone                    |                                                                                                            |               25 |             64 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/mul_39s_26ns_65_1_1_U114/ap_block_pp0_stage0_subdone                    |                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/mul_39s_26ns_65_1_1_U126/ap_enable_reg_pp0_iter1_reg                       |                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_26ns_65_1_1_U54/ap_block_pp0_stage0_subdone                     |                                                                                                            |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/mul_39s_26ns_65_1_1_U98/ap_block_pp0_stage0_subdone                     |                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/mul_39s_26ns_65_1_1_U118/ap_block_pp0_stage0_subdone                    |                                                                                                            |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/mul_39s_26ns_65_1_1_U42/ap_block_pp0_stage0_subdone                      |                                                                                                            |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/mul_39s_26ns_65_1_1_U94/ap_block_pp0_stage0_subdone                     |                                                                                                            |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_26ns_65_1_1_U58/ap_block_pp0_stage0_subdone                     |                                                                                                            |               24 |             64 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/mul_39s_26ns_65_1_1_U90/ap_block_pp0_stage0_subdone                     |                                                                                                            |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_64_reg_895_reg[0]                          |                                                                                                            |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_26ns_65_1_1_U46/ap_block_pp0_stage0_subdone                     |                                                                                                            |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/mul_39s_26ns_65_1_1_U18/ap_block_pp0_stage0_subdone                      |                                                                                                            |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                        |                                                                                                            |               13 |             66 |         5.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0[0]                            |                                                                                                            |               14 |             66 |         4.71 |
|  ap_clk      |                                                                                                                  |                                                                                                            |               65 |             67 |         1.03 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/pop                                                                         | ap_rst_n                                                                                                   |               12 |             67 |         5.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_output_U0/ap_block_pp0_stage0_subdone                                                 |                                                                                                            |               20 |             68 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                               | ap_rst_n                                                                                                   |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                | ap_rst_n                                                                                                   |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/mul_39s_26ns_65_1_1_U38/ap_block_pp0_stage0_subdone                      |                                                                                                            |               29 |             73 |         2.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/line_buf_1_U/tmp_37_reg_895_reg[0]                                       |                                                                                                            |               26 |             73 |         2.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/mul_39s_26ns_65_1_1_U34/ap_block_pp0_stage0_subdone                      |                                                                                                            |               21 |             73 |         3.48 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/line_buf_1_U/tmp_172_reg_895_reg[0]                                     |                                                                                                            |               26 |             73 |         2.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_26ns_65_1_1_U82/ap_block_pp0_stage0_subdone                     |                                                                                                            |               31 |             73 |         2.35 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/line_buf_1_U/tmp_28_reg_895_reg[0]                                       |                                                                                                            |               26 |             73 |         2.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/mul_39s_26ns_65_1_1_U86/ap_block_pp0_stage0_subdone                     |                                                                                                            |               22 |             73 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                      | ap_rst_n                                                                                                   |               18 |             77 |         4.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                     | ap_rst_n                                                                                                   |               17 |             77 |         4.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/full_n_reg                                        |                                                                                                            |                5 |             80 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_input_U0/flow_control_loop_pipe_U/full_n_reg[0]                                        |                                                                                                            |               24 |             87 |         3.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                     | ap_rst_n                                                                                                   |               28 |            103 |         3.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                    | ap_rst_n                                                                                                   |               28 |            103 |         3.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_28_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_4_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               25 |            120 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_29_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_27_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               21 |            120 |         5.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_26_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               18 |            120 |         6.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_3_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               20 |            120 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_10_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               20 |            120 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_25_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_24_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               19 |            120 |         6.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_1_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               30 |            120 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_14_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               16 |            120 |         7.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_U0/line_buf_1_U/line_buf_1_ce0_local                                          |                                                                                                            |               17 |            120 |         7.06 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_17_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               20 |            120 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_16_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               27 |            120 |         4.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_15_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_2_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               23 |            120 |         5.22 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_11_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_13_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               20 |            120 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_21_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               19 |            120 |         6.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_9_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               21 |            120 |         5.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_22_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               20 |            120 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_12_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               21 |            120 |         5.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_23_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               22 |            120 |         5.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_20_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               21 |            121 |         5.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_6_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               24 |            121 |         5.04 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_19_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               25 |            121 |         4.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_7_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               28 |            121 |         4.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_8_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               26 |            121 |         4.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_18_U0/line_buf_1_U/line_buf_1_ce0_local                                       |                                                                                                            |               20 |            121 |         6.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/stencil_stage_5_U0/line_buf_1_U/line_buf_1_ce0_local                                        |                                                                                                            |               21 |            121 |         5.76 |
|  ap_clk      |                                                                                                                  | ap_rst_n                                                                                                   |              187 |            282 |         1.51 |
+--------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


