---
layout: default
title: 2.4 „Éû„É´„ÉÅ„Éó„É¨„ÇØ„Çµ„Å®„Çª„É¨„ÇØ„Çø„ÅÆÊßãÊàê„Å®ÂøúÁî®
---

---

# 2.4 „Éû„É´„ÉÅ„Éó„É¨„ÇØ„Çµ„Å®„Çª„É¨„ÇØ„Çø„ÅÆÊßãÊàê„Å®ÂøúÁî® 
**2.4 Structure and Application of Multiplexers and Selectors**

---

## üéØ Êú¨ÁØÄ„ÅÆ„Å≠„Çâ„ÅÑÔΩúGoal of This Section

Êú¨ÁØÄ„Åß„ÅØ„ÄÅË´ñÁêÜÂõûË∑Ø„Å´„Åä„ÅÑ„Å¶ÈáçË¶Å„Å™ÊßãÊàêË¶ÅÁ¥†„Åß„ÅÇ„Çã  
**„Éû„É´„ÉÅ„Éó„É¨„ÇØ„ÇµÔºàMUX: MultiplexerÔºâ** „Å® **„Çª„É¨„ÇØ„ÇøÔºàSelector / DecoderÔºâ** „Å´„Å§„ÅÑ„Å¶Â≠¶„Å≥„Åæ„Åô„ÄÇ  
> This section introduces the **Multiplexer (MUX)** and **Selector (Decoder)**‚Äîfundamental logic blocks used in selection-based digital circuits.

---

## üîπ „Éû„É´„ÉÅ„Éó„É¨„ÇØ„ÇµÔºàMUXÔºâ„ÅÆÂü∫Êú¨ÔΩúBasics of Multiplexers

### ‚ñ∂ 2:1 MUXÔºà2-input, 1-outputÔºâ

- **„Éá„Éº„ÇøÂÖ•Âäõ / Data Inputs**ÔºöA, B  
- **„Çª„É¨„ÇØ„Éà‰ø°Âè∑ / Select Signal**ÔºöS  
- **Âá∫Âäõ / Output**ÔºöY = A if S = 0, Y = B if S = 1

### üßÆ Ë´ñÁêÜÂºèÔΩúLogic ExpressionÔºö

$$
Y = \overline{S} \cdot A + S \cdot B
$$

### üìã ÁúüÁêÜÂÄ§Ë°®ÔΩúTruth TableÔºö

| S | A | B | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |

### üìê Âõ≥2.4-1Ôºö2:1 MUXÊßãÊàêÂõ≥ÔΩú2:1 MUX Structure

```
          +-------------+
   A ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|             |
          |             |‚îÄ‚îÄ‚îÄ‚ñ∂ Y
   B ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|    2:1 MUX  |
          |             |
   S ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|             |
          +-------------+
 ```

---

## üîπ 4:1 MUX„Å∏„ÅÆÊã°ÂºµÔΩúExtending to 4:1 MUX

- **„Éá„Éº„ÇøÂÖ•Âäõ / Data Inputs**ÔºöA, B, C, D  
- **Âà∂Âæ°ÂÖ•Âäõ / Select Inputs**ÔºöS‚ÇÅ, S‚ÇÄÔºà2„Éì„ÉÉ„ÉàÔºâ  
- **Âá∫Âäõ / Output Y**Ôºö
  - A if `S‚ÇÅS‚ÇÄ` = 00  
  - B if `S‚ÇÅS‚ÇÄ` = 01  
  - C if `S‚ÇÅS‚ÇÄ` = 10  
  - D if `S‚ÇÅS‚ÇÄ` = 11

### üìê Âõ≥2.4-2Ôºö4:1 MUXÊßãÊàêÂõ≥ÔΩú4:1 MUX Structure

```
              +-----------------------+
    A ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|                       |
    B ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|                       |
    C ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|        4:1 MUX        |‚îÄ‚îÄ‚îÄ‚ñ∂ Y
    D ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|                       |
              | (Select Inputs S1,S0) |
    S1 ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|                       |
    S0 ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂|                       |
              +-----------------------+
 ```

---

## üîπ „Çª„É¨„ÇØ„ÇøÔºà„Éá„Ç≥„Éº„ÉÄÔºâ„ÅÆÊßãÊàêÔΩúStructure of Selectors (Decoders)

### ‚ñ∂ 2‚Üí4 „Éá„Ç≥„Éº„ÉÄÔΩú2-to-4 Decoder

- **ÂÖ•Âäõ / Inputs**ÔºöA‚ÇÅ, A‚ÇÄÔºà2„Éì„ÉÉ„ÉàÔºâ  
- **Âá∫Âäõ / Outputs**ÔºöY‚ÇÄÔΩûY‚ÇÉÔºà„ÅÑ„Åö„Çå„Åã1Êú¨„Å†„Åë„ÅåHighÔºâ  
> Only one output is active ("1") at a time depending on the input combination.

### üßÆ Âá∫ÂäõË´ñÁêÜÂºèÔΩúOutput Logic ExpressionsÔºö

$$
\begin{aligned}
Y_0 &= \overline{A_1} \cdot \overline{A_0} \\
Y_1 &= \overline{A_1} \cdot A_0 \\
Y_2 &= A_1 \cdot \overline{A_0} \\
Y_3 &= A_1 \cdot A_0
\end{aligned}
$$

### üìê Âõ≥2.4-3Ôºö2‚Üí4 „Éá„Ç≥„Éº„ÉÄÊßãÊàê„Å®ÁúüÁêÜÂÄ§Ë°®ÔΩú2-to-4 Decoder & Truth Table

```
         +------------------+
   A1 ‚îÄ‚îÄ‚ñ∂|                  |
   A0 ‚îÄ‚îÄ‚ñ∂|   2‚Üí4 DECODER    |‚îÄ‚îÄ‚ñ∂ Y0
         |                  |‚îÄ‚îÄ‚ñ∂ Y1
         |                  |‚îÄ‚îÄ‚ñ∂ Y2
         |                  |‚îÄ‚îÄ‚ñ∂ Y3
         +------------------+
```

| A‚ÇÅ | A‚ÇÄ | Y‚ÇÄ | Y‚ÇÅ | Y‚ÇÇ | Y‚ÇÉ |
|----|----|----|----|----|----|
|  0 |  0 |  1 |  0 |  0 |  0 |
|  0 |  1 |  0 |  1 |  0 |  0 |
|  1 |  0 |  0 |  0 |  1 |  0 |
|  1 |  1 |  0 |  0 |  0 |  1 |

---

## üîÑ ÂøúÁî®ÊØîËºÉË°®ÔΩúApplication Examples

| Áî®ÈÄî / Application     | MUXÔºà„Éû„É´„ÉÅ„Éó„É¨„ÇØ„ÇµÔºâ               | „Çª„É¨„ÇØ„ÇøÔºà„Éá„Ç≥„Éº„ÉÄÔºâ                |
|------------------------|--------------------------------------|-------------------------------------|
| ÊºîÁÆóÂá¶ÁêÜ / Arithmetic  | Êù°‰ª∂ÂàÜÂ≤ê„ÄÅË§áÊï∞„Éá„Éº„Çø„ÅÆÈÅ∏Êäû           | Áä∂ÊÖãÂà§ÂÆö„ÄÅÂãï‰ΩúÊù°‰ª∂ÈÅ∏Êäû             |
| „É°„É¢„É™Âà∂Âæ° / Memory    | „Éá„Éº„Çø„Éê„ÇπÂàáÊõø                       | „Ç¢„Éâ„É¨„ÇπÁ©∫Èñì„ÅÆÊåáÂÆö„ÄÅ„ÉÅ„ÉÉ„ÉóÈÅ∏Êäû     |
| Ë®≠Ë®àÊúÄÈÅ©Âåñ / Optimization | „Ç≥„É≥„Éë„ÇØ„Éà„Å™ÈÅ∏ÊäûË´ñÁêÜ„ÅÆÊßãÁØâ        | Êù°‰ª∂‰∏ÄËá¥ÊôÇ„ÅÆ„Ç§„Éç„Éº„Éñ„É´‰ø°Âè∑ÁîüÊàê     |

üí° **Ë®≠Ë®àË¶≥ÁÇπ**Ôºö  
- **MUX** „ÅØË§áÊï∞„ÅÆ AND/OR „Ç≤„Éº„Éà„ÅßÊßãÊàê„Åï„Çå„ÄÅ1Êú¨„ÅÆÂá∫Âäõ„ÇíÈÅ∏Êäû  
- **„Éá„Ç≥„Éº„ÉÄ** „ÅØ AND + NOT „ÅÆÊßãÊàê„Åß **1Êú¨„Å†„Åë„ÅåHigh„Å´„Å™„Çã**Âá∫Âäõ„ÇíÂÆüÁèæ

---

## ‚úÖ „Åæ„Å®„ÇÅÔΩúSummary

| üáØüáµ Êó•Êú¨Ë™û | üá∫üá∏ English |
|-----------|------------|
| MUX„Å®„Çª„É¨„ÇØ„Çø„ÅØ„ÄÅ**ÈÅ∏Êäû„ÉªÂàÜÂ≤ê„ÇíÊãÖ„ÅÜÂü∫Êú¨ÂõûË∑Ø**„Åß„Åô„ÄÇ | MUX and selectors are essential components for selection and branching logic. |
| Ë´ñÁêÜÂºè„Å®ÂõûË∑ØÂõ≥„ÅÆÁõ∏‰∫íÂ§âÊèõ„ÅåÈáçË¶Å„Åß„Åô„ÄÇ | Converting between logic expressions and circuit diagrams is fundamental. |
| Ê¨°ÁØÄ„Åß„ÅØ„Åì„Çå„Çâ„ÇíÊ¥ªÁî®„Åó„ÄÅ**Âä†ÁÆóÂô®ÔºàHalf/Full AdderÔºâ** „ÇíÊßãÊàê„Åó„Åæ„Åô„ÄÇ | In the next section, these elements will be applied to build **Half/Full Adders**. |

---

üìé Ê¨°ÁØÄÔºö[`2.5_half_full_adder.md`](./2.5_half_full_adder.md)  
> **Next**: Half and Full Adder Design using Logic Gates

---

[‚Üê Êàª„Çã / Back to Chapter 2: Combinational Logic Top](./README.md)

