strict digraph "" {
	node [label="\N"];
	"2025:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f093246f8d0>",
		def_var="['ENABLE_SCL']",
		fillcolor=deepskyblue,
		label="2025:AS
ENABLE_SCL = ((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS) || (state_rx == RESPONSE_DATA0_1) || (state_rx == \
RESPONSE_DATA1_1))? 1'b1 : 
((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS) || (state_tx == RESPONSE_DATA0_1) || (\
state_tx == RESPONSE_DATA1_1))? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['state_rx', 'RESPONSE_CIN', 'state_rx', 'RESPONSE_ADDRESS', 'state_rx', 'RESPONSE_DATA0_1', 'state_rx', 'RESPONSE_DATA1_1', 'state_\
tx', 'RESPONSE_CIN', 'state_tx', 'RESPONSE_ADDRESS', 'state_tx', 'RESPONSE_DATA0_1', 'state_tx', 'RESPONSE_DATA1_1']"];
}
