Model {
  Name			  "buck_closed_loop_discrete"
  Version		  4.0
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Jul 05 18:06:34 2005"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dragan Maksimovic"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jul 14 11:20:14 2005"
  ModelVersionFormat	  "1.%<AutoIncrement:113>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeLogAll		  on
  BufferReuse		  on
  SimulationMode	  "normal"
  Solver		  "ode45"
  SolverMode		  "Auto"
  StartTime		  "0"
  StopTime		  "0.003"
  MaxOrder		  5
  MaxStep		  "0.1e-6"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "auto"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  on
  MaxDataPoints		  "1000"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  on
  ParameterPooling	  on
  OptimizeBlockIOStorage  on
  ZeroCross		  on
  RTWSystemTargetFile	  "grt.tlc"
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "tp201410"
    Location		    [322, 203, 1147, 827]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "115"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Saturate
      Name		      "A/D\nLimits"
      Position		      [330, 335, 360, 365]
      Orientation	      "left"
      UpperLimit	      "1"
      LowerLimit	      "-1"
      LinearizeAsGain	      on
      Port {
	PortNumber		1
	Name			"eq"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      Quantizer
      Name		      "A/D \nQuantizer"
      Position		      [390, 335, 420, 365]
      Orientation	      "left"
      QuantizationInterval    "1/64"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      Ports		      [3, 1]
      Position		      [595, 426, 600, 464]
      ShowName		      off
      Inputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant\nVref"
      Position		      [635, 335, 665, 365]
      Orientation	      "left"
      Value		      "2"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Quantizer
      Name		      "DPWM\nQuantizer"
      Position		      [165, 110, 195, 140]
      QuantizationInterval    "1/1024"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      Saturate
      Name		      "DPWM\nlimits"
      Position		      [240, 110, 270, 140]
      UpperLimit	      "0.8"
      LowerLimit	      "0.0"
      LinearizeAsGain	      on
      Port {
	PortNumber		1
	Name			"dc1"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      TransportDelay
      Name		      "Delay\ntd1"
      Position		      [520, 335, 550, 365]
      Orientation	      "left"
      DelayTime		      "4e-6"
      InitialInput	      "0"
      BufferSize	      "1024"
      PadeOrder		      "0"
      Port {
	PortNumber		1
	Name			"ed"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      DiscreteZeroPole
      Name		      "Discrete-time\nIntegral\nCompensator"
      Position		      [200, 332, 260, 368]
      Orientation	      "left"
      Zeros		      "[0]"
      Poles		      "[1]"
      Gain		      "1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      Position		      [580, 270, 610, 300]
      Orientation	      "down"
      Gain		      "0.4"
      Multiplication	      "Element-wise(K.*u)"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      Position		      [125, 329, 170, 371]
      Orientation	      "left"
      Gain		      "0.01"
      Multiplication	      "Element-wise(K.*u)"
      SaturateOnIntegerOverflow	on
      Port {
	PortNumber		1
	Name			"dc"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Input voltage"
      Position		      [340, 30, 370, 60]
      Value		      "12"
      VectorParams1D	      on
      Port {
	PortNumber		1
	Name			"Vg"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Load resistor"
      Position		      [320, 260, 350, 290]
      Value		      "1"
      VectorParams1D	      on
      Port {
	PortNumber		1
	Name			"R"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PWM"
      Ports		      [1, 1]
      Position		      [325, 94, 380, 156]
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      TreatAsAtomicUnit	      off
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      Port {
	PortNumber		1
	Name			"c"
	PropagatedSignals	"c"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
      System {
	Name			"PWM"
	Location		[467, 430, 891, 661]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [40, 48, 70, 62]
	  Port			  "1"
	  PortDimensions	  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	  Port {
	    PortNumber		    1
	    Name		    "d"
	    PropagatedSignals	    "dc1"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	  }
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [2, 1]
	  Position		  [150, 161, 155, 199]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Saw-tooth\nwaveform"
	  Ports			  [0, 1]
	  Position		  [40, 100, 70, 130]
	  SourceBlock		  "simulink/Sources/Repeating\nSequence"
	  SourceType		  "Repeating table"
	  rep_seq_t		  "[0 0.001e-5 1e-5]"
	  rep_seq_y		  "[1 0 1]"
	  Port {
	    PortNumber		    1
	    Name		    "vt"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [305, 156, 335, 189]
	  Floating		  off
	  Location		  [370, 289, 797, 621]
	  Open			  off
	  NumInputPorts		  "2"
	  TickLabels		  "OneTimeTick"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    SelectedSignals
	    axes1		    ""
	    axes2		    ""
	  }
	  Grid			  "on"
	  TimeRange		  "auto"
	  YMin			  "0~0"
	  YMax			  "1.5~1.5"
	  SaveToWorkspace	  off
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  MaxDataPoints		  "5000"
	  Decimation		  "1"
	  SampleInput		  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [160, 75, 180, 95]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "+|-"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Relay
	  Name			  "Zero-crossing\ncomparator"
	  Position		  [215, 70, 245, 100]
	  OnSwitchValue		  "eps"
	  OffSwitchValue	  "eps"
	  OnOutputValue		  "1"
	  OffOutputValue	  "0"
	  Port {
	    PortNumber		    1
	    Name		    "c"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [345, 78, 375, 92]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  Name			  "vt"
	  Labels		  [0, 0]
	  SrcBlock		  "Saw-tooth\nwaveform"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 55]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [45, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "d"
	  Labels		  [0, 0]
	  SrcBlock		  "d"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 135]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [65, 0]
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "c"
	  Labels		  [0, 0]
	  SrcBlock		  "Zero-crossing\ncomparator"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "c"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Scope"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Zero-crossing\ncomparator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Annotation {
	  Position		  [254, 147]
	}
	Annotation {
	  Text			  "Duty-cycle \ncommand"
	  Position		  [56, 30]
	}
	Annotation {
	  Text			  "Switching signal {0,1}"
	  Position		  [359, 67]
	}
	Annotation {
	  Text			  "Trailing-edge Pulse-Width Modulator\nCoPEC "
"2005"
	  Position		  [268, 27]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [2]
      Position		      [625, 85, 670, 165]
      Floating		      off
      Location		      [753, 327, 1264, 698]
      Open		      off
      NumInputPorts	      "2"
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      List {
	ListType		SelectedSignals
	axes1			""
	axes2			""
      }
      Grid		      "on"
      TimeRange		      "0.003"
      YMin		      "4.5~-5"
      YMax		      "5.5~15"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [3]
      Position		      [625, 428, 670, 522]
      Floating		      off
      Location		      [262, 128, 1120, 783]
      Open		      off
      NumInputPorts	      "3"
      TickLabels	      "OneTimeTick"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      List {
	ListType		SelectedSignals
	axes1			""
	axes2			""
	axes3			""
      }
      Grid		      "on"
      TimeRange		      "4.99810664347834e-005"
      YMin		      "0~0.428~-0.5"
      YMax		      "0.1~0.432~1.5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Step load"
      Position		      [310, 193, 355, 227]
      PulseType		      "Time-based"
      Amplitude		      "1"
      Period		      "0.002"
      PulseWidth	      "50"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      Ports		      [2, 1]
      Position		      [585, 340, 605, 360]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "-+|"
      SaturateOnIntegerOverflow	on
      Port {
	PortNumber		1
	Name			"e"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      Ports		      [2, 1]
      Position		      [370, 240, 390, 260]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+|+"
      SaturateOnIntegerOverflow	on
      Port {
	PortNumber		1
	Name			"R"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      Product
      Name		      "Vo/R"
      Ports		      [2, 1]
      Position		      [406, 180, 464, 215]
      Orientation	      "up"
      Inputs		      "/*"
      Multiplication	      "Element-wise(.*)"
      SaturateOnIntegerOverflow	on
      Port {
	PortNumber		1
	Name			"iout"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      ZeroOrderHold
      Name		      "Zero-Order\nHold"
      Position		      [450, 331, 485, 369]
      Orientation	      "left"
      SampleTime	      "1e-5"
      Port {
	PortNumber		1
	Name			"eh"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "buck converter"
      Ports		      [3, 2]
      Position		      [485, 86, 545, 164]
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      TreatAsAtomicUnit	      off
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      Port {
	PortNumber		1
	Name			"Vo"
	PropagatedSignals	"v"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
      Port {
	PortNumber		2
	Name			"iL"
	PropagatedSignals	"i"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
      }
      System {
	Name			"buck converter"
	Location		[536, 209, 1220, 623]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Vg"
	  Position		  [50, 168, 80, 182]
	  Port			  "1"
	  PortDimensions	  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [50, 113, 80, 127]
	  Port			  "2"
	  PortDimensions	  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "iout"
	  Position		  [55, 283, 85, 297]
	  Port			  "3"
	  PortDimensions	  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/C"
	  Position		  [320, 217, 390, 283]
	  Gain			  "1/376e-6"
	  Multiplication	  "Element-wise(K.*u)"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/L"
	  Position		  [320, 97, 385, 163]
	  Gain			  "1/4.1e-6"
	  Multiplication	  "Element-wise(K.*u)"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [140, 111, 185, 144]
	  Inputs		  "2"
	  Multiplication	  "Element-wise(.*)"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Gain
	  Name			  "RL"
	  Position		  [325, 48, 375, 92]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  Gain			  "0.08"
	  Multiplication	  "Element-wise(K.*u)"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Gain
	  Name			  "Resr"
	  Position		  [395, 305, 455, 355]
	  Gain			  "0.005"
	  Multiplication	  "Element-wise(K.*u)"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [190, 240, 210, 260]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  Ports			  [2, 1]
	  Position		  [220, 120, 240, 140]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  Ports			  [2, 1]
	  Position		  [480, 240, 500, 260]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  SaturateOnIntegerOverflow on
	  Port {
	    PortNumber		    1
	    Name		    "v"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  Ports			  [2, 1]
	  Position		  [265, 120, 285, 140]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-+|"
	  SaturateOnIntegerOverflow on
	}
	Block {
	  BlockType		  Integrator
	  Name			  "capacitor"
	  Ports			  [1, 1]
	  Position		  [425, 235, 455, 265]
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialCondition	  "0"
	  LimitOutput		  off
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"
	  ShowSaturationPort	  off
	  ShowStatePort		  off
	  AbsoluteTolerance	  "auto"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "inductor"
	  Ports			  [1, 1]
	  Position		  [420, 115, 450, 145]
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialCondition	  "0"
	  LimitOutput		  off
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"
	  ShowSaturationPort	  off
	  ShowStatePort		  off
	  AbsoluteTolerance	  "auto"
	  Port {
	    PortNumber		    1
	    Name		    "i"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vo"
	  Position		  [560, 243, 590, 257]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "iL"
	  Position		  [560, 123, 590, 137]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "iout"
	  SrcPort		  1
	  Points		  [110, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Resr"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Sum2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "capacitor"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  DstBlock		  "1/L"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RL"
	  SrcPort		  1
	  Points		  [-45, 0]
	  DstBlock		  "Sum3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Sum3"
	  DstPort		  2
	}
	Line {
	  Name			  "v"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [20, 0; 5, 0]
	  Branch {
	    Points		    [0, -45; -300, 0]
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Vo"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  Name			  "i"
	  Labels		  [0, 0]
	  SrcBlock		  "inductor"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 50; -310, 0; 0, 70]
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "RL"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "iL"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "1/L"
	  SrcPort		  1
	  DstBlock		  "inductor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    DstBlock		    "1/C"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Resr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "1/C"
	  SrcPort		  1
	  DstBlock		  "capacitor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vg"
	  SrcPort		  1
	  Points		  [20, 0; 0, -40]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Annotation {
	  Position		  [674, 318]
	}
	Annotation {
	  Text			  "Load current"
	  Position		  [69, 323]
	}
	Annotation {
	  Text			  "Input voltage"
	  Position		  [67, 206]
	}
	Annotation {
	  Text			  "Inductor current"
	  Position		  [572, 168]
	}
	Annotation {
	  Text			  "Output voltage"
	  Position		  [575, 287]
	}
	Annotation {
	  Text			  "Switching signal {0,1}"
	  Position		  [65, 96]
	}
	Annotation {
	  Text			  "Ideal-switch synchronous buck converter mod"
"el\nCoPEC 2005"
	  Position		  [157, 384]
	}
      }
    }
    Line {
      Name		      "Vg"
      Labels		      [1, 0]
      SrcBlock		      "Input voltage"
      SrcPort		      1
      Points		      [30, 0; 0, 55]
      DstBlock		      "buck converter"
      DstPort		      1
    }
    Line {
      Name		      "Vo"
      Labels		      [0, 0]
      SrcBlock		      "buck converter"
      SrcPort		      1
      Points		      [0, 0; 45, 0]
      Branch {
	DstBlock		"Scope"
	DstPort			1
      }
      Branch {
	Points			[0, 140]
	Branch {
	  Labels		  [1, 0]
	  Points		  [-145, 0]
	  DstBlock		  "Vo/R"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "Gain"
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "iL"
      Labels		      [0, 0]
      SrcBlock		      "buck converter"
      SrcPort		      2
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "c"
      Labels		      [0, 0]
      SrcBlock		      "PWM"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"buck converter"
	DstPort			2
      }
      Branch {
	Points			[0, -45; -340, 0; 0, 425]
	DstBlock		"Scope1"
	DstPort			3
      }
    }
    Line {
      Name		      "iout"
      Labels		      [0, 0]
      SrcBlock		      "Vo/R"
      SrcPort		      1
      Points		      [0, -25]
      DstBlock		      "buck converter"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant\nVref"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Step load"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Sum2"
      DstPort		      1
    }
    Line {
      Name		      "R"
      Labels		      [0, 0]
      SrcBlock		      "Load resistor"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Sum2"
      DstPort		      2
    }
    Line {
      Name		      "R"
      Labels		      [0, 0]
      SrcBlock		      "Sum2"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Vo/R"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DPWM\nQuantizer"
      SrcPort		      1
      DstBlock		      "DPWM\nlimits"
      DstPort		      1
    }
    Line {
      Name		      "dc1"
      Labels		      [0, 0]
      SrcBlock		      "DPWM\nlimits"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"PWM"
	DstPort			1
      }
      Branch {
	Points			[0, -30; -225, 0; 0, 380]
	DstBlock		"Scope1"
	DstPort			2
      }
    }
    Line {
      Name		      "eq"
      Labels		      [0, 0]
      SrcBlock		      "A/D\nLimits"
      SrcPort		      1
      DstBlock		      "Discrete-time\nIntegral\nCompensator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "A/D \nQuantizer"
      SrcPort		      1
      DstBlock		      "A/D\nLimits"
      DstPort		      1
    }
    Line {
      Name		      "eh"
      Labels		      [0, 0]
      SrcBlock		      "Zero-Order\nHold"
      SrcPort		      1
      Points		      [-5, 0]
      Branch {
	DstBlock		"A/D \nQuantizer"
	DstPort			1
      }
      Branch {
	Points			[0, 105]
	DstBlock		"Bus\nCreator"
	DstPort			3
      }
    }
    Line {
      Name		      "ed"
      Labels		      [0, 0]
      SrcBlock		      "Delay\ntd1"
      SrcPort		      1
      Points		      [-10, 0]
      Branch {
	DstBlock		"Zero-Order\nHold"
	DstPort			1
      }
      Branch {
	Points			[0, 95]
	DstBlock		"Bus\nCreator"
	DstPort			2
      }
    }
    Line {
      Name		      "e"
      Labels		      [0, 0]
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [-10, 0]
      Branch {
	DstBlock		"Delay\ntd1"
	DstPort			1
      }
      Branch {
	Points			[0, 85]
	DstBlock		"Bus\nCreator"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      Name		      "dc"
      Labels		      [2, 0]
      SrcBlock		      "Gain1"
      SrcPort		      1
      Points		      [-25, 0; 0, -225]
      DstBlock		      "DPWM\nQuantizer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete-time\nIntegral\nCompensator"
      SrcPort		      1
      DstBlock		      "Gain1"
      DstPort		      1
    }
    Annotation {
      Text		      "Closed-loop digitally-controlled synchronous bu"
"ck switching converter model\nCoPEC 2005"
      Position		      [510, 22]
    }
  }
}
