

================================================================
== Vitis HLS Report for 'read_in_stream_direct_Pipeline_ln181_for_each_i'
================================================================
* Date:           Wed Jul 31 17:00:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln181_for_each_i  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%block = alloca i32 1"   --->   Operation 6 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_0_018_i_i = alloca i32 1"   --->   Operation 8 'alloca' 'blocks_data_M_elems_V_0_018_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_1_019_i_i = alloca i32 1"   --->   Operation 9 'alloca' 'blocks_data_M_elems_V_1_019_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_21_020_i_i = alloca i32 1"   --->   Operation 10 'alloca' 'blocks_data_M_elems_V_21_020_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_3_021_i_i = alloca i32 1"   --->   Operation 11 'alloca' 'blocks_data_M_elems_V_3_021_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_4_022_i_i = alloca i32 1"   --->   Operation 12 'alloca' 'blocks_data_M_elems_V_4_022_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_5_023_i_i = alloca i32 1"   --->   Operation 13 'alloca' 'blocks_data_M_elems_V_5_023_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_6_024_i_i = alloca i32 1"   --->   Operation 14 'alloca' 'blocks_data_M_elems_V_6_024_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_7_025_i_i = alloca i32 1"   --->   Operation 15 'alloca' 'blocks_data_M_elems_V_7_025_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_0_026_i_i = alloca i32 1"   --->   Operation 16 'alloca' 'blocks_data_M_elems_V_2_0_026_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_1_027_i_i = alloca i32 1"   --->   Operation 17 'alloca' 'blocks_data_M_elems_V_2_1_027_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_2_028_i_i = alloca i32 1"   --->   Operation 18 'alloca' 'blocks_data_M_elems_V_2_2_028_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_3_029_i_i = alloca i32 1"   --->   Operation 19 'alloca' 'blocks_data_M_elems_V_2_3_029_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_4_030_i_i = alloca i32 1"   --->   Operation 20 'alloca' 'blocks_data_M_elems_V_2_4_030_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_5_031_i_i = alloca i32 1"   --->   Operation 21 'alloca' 'blocks_data_M_elems_V_2_5_031_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_6_032_i_i = alloca i32 1"   --->   Operation 22 'alloca' 'blocks_data_M_elems_V_2_6_032_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_7_033_i_i = alloca i32 1"   --->   Operation 23 'alloca' 'blocks_data_M_elems_V_2_7_033_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iters_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %iters_i"   --->   Operation 24 'read' 'iters_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln181_i_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln181_i"   --->   Operation 25 'read' 'sext_ln181_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln181_i_cast = sext i59 %sext_ln181_i_read"   --->   Operation 26 'sext' 'sext_ln181_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %block"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 32 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.10ns)   --->   "%icmp_ln181 = icmp_eq  i16 %i_2, i16 %iters_i_read" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 33 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln181 = add i16 %i_2, i16 1" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 34 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.body.split.i.i, void %read_in_stream_direct.exit.exitStub" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 35 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln181 = store i16 %add_ln181, i16 %i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 36 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln181_i_cast" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 37 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%block_load = load i32 %block" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 38 'load' 'block_load' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln186 = icmp_eq  i32 %block_load, i32 1" [Deit_cpp/src/linear.cpp:186->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 39 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln181)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.01ns)   --->   "%add_ln186 = add i32 %block_load, i32 1" [Deit_cpp/src/linear.cpp:186->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 40 'add' 'add_ln186' <Predicate = (!icmp_ln181)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%next_block = select i1 %icmp_ln186, i32 0, i32 %add_ln186" [Deit_cpp/src/linear.cpp:186->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 41 'select' 'next_block' <Predicate = (!icmp_ln181)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (7.30ns)   --->   "%inout1_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 42 'read' 'inout1_addr_read' <Predicate = (!icmp_ln181)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i256 %inout1_addr_read" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 43 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln188_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 192, i32 223" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 44 'partselect' 'trunc_ln188_7_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln188_8_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 224, i32 255" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 45 'partselect' 'trunc_ln188_8_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i32 %block_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 46 'trunc' 'trunc_ln188_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_1_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 32, i32 63" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 47 'partselect' 'blocks_data_M_elems_V_2_1_i_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_2_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 64, i32 95" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 48 'partselect' 'blocks_data_M_elems_V_2_2_i_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 96, i32 127" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 49 'partselect' 'blocks_data_M_elems_V_2_3_i_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 128, i32 159" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 50 'partselect' 'blocks_data_M_elems_V_2_4_i_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_5_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 160, i32 191" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 51 'partselect' 'blocks_data_M_elems_V_2_5_i_i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln186, void %for.inc25.i.i, void %xlx_occurrence.for.inc.1.7" [Deit_cpp/src/linear.cpp:190->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 52 'br' 'br_ln190' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln181 = store i32 %next_block, i32 %block" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 53 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.17>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_0_018_i_i_load = load i32 %blocks_data_M_elems_V_0_018_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 54 'load' 'blocks_data_M_elems_V_0_018_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_1_019_i_i_load = load i32 %blocks_data_M_elems_V_1_019_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 55 'load' 'blocks_data_M_elems_V_1_019_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_21_020_i_i_load = load i32 %blocks_data_M_elems_V_21_020_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 56 'load' 'blocks_data_M_elems_V_21_020_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_3_021_i_i_load = load i32 %blocks_data_M_elems_V_3_021_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 57 'load' 'blocks_data_M_elems_V_3_021_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_4_022_i_i_load = load i32 %blocks_data_M_elems_V_4_022_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 58 'load' 'blocks_data_M_elems_V_4_022_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_5_023_i_i_load = load i32 %blocks_data_M_elems_V_5_023_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 59 'load' 'blocks_data_M_elems_V_5_023_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_6_024_i_i_load = load i32 %blocks_data_M_elems_V_6_024_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 60 'load' 'blocks_data_M_elems_V_6_024_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_7_025_i_i_load = load i32 %blocks_data_M_elems_V_7_025_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 61 'load' 'blocks_data_M_elems_V_7_025_i_i_load' <Predicate = (trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_0_026_i_i_load = load i32 %blocks_data_M_elems_V_2_0_026_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 62 'load' 'blocks_data_M_elems_V_2_0_026_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_1_027_i_i_load = load i32 %blocks_data_M_elems_V_2_1_027_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 63 'load' 'blocks_data_M_elems_V_2_1_027_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_2_028_i_i_load = load i32 %blocks_data_M_elems_V_2_2_028_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 64 'load' 'blocks_data_M_elems_V_2_2_028_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_3_029_i_i_load = load i32 %blocks_data_M_elems_V_2_3_029_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 65 'load' 'blocks_data_M_elems_V_2_3_029_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_4_030_i_i_load = load i32 %blocks_data_M_elems_V_2_4_030_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 66 'load' 'blocks_data_M_elems_V_2_4_030_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_5_031_i_i_load = load i32 %blocks_data_M_elems_V_2_5_031_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 67 'load' 'blocks_data_M_elems_V_2_5_031_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_6_032_i_i_load = load i32 %blocks_data_M_elems_V_2_6_032_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 68 'load' 'blocks_data_M_elems_V_2_6_032_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%blocks_data_M_elems_V_2_7_033_i_i_load = load i32 %blocks_data_M_elems_V_2_7_033_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 69 'load' 'blocks_data_M_elems_V_2_7_033_i_i_load' <Predicate = (!trunc_ln188_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:183->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 70 'specpipeline' 'specpipeline_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 71 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.44ns)   --->   "%select_ln188 = select i1 %trunc_ln188_1, i32 %trunc_ln188_8_i, i32 %blocks_data_M_elems_V_2_7_033_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 72 'select' 'select_ln188' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln188_1 = select i1 %trunc_ln188_1, i32 %trunc_ln188_7_i, i32 %blocks_data_M_elems_V_2_6_032_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 73 'select' 'select_ln188_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.44ns)   --->   "%select_ln188_2 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_5_i_i, i32 %blocks_data_M_elems_V_2_5_031_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 74 'select' 'select_ln188_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.44ns)   --->   "%select_ln188_3 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_4_i_i, i32 %blocks_data_M_elems_V_2_4_030_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 75 'select' 'select_ln188_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln188_4 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_3_i_i, i32 %blocks_data_M_elems_V_2_3_029_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 76 'select' 'select_ln188_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln188_5 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_2_i_i, i32 %blocks_data_M_elems_V_2_2_028_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 77 'select' 'select_ln188_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.44ns)   --->   "%select_ln188_6 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_1_i_i, i32 %blocks_data_M_elems_V_2_1_027_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 78 'select' 'select_ln188_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.44ns)   --->   "%select_ln188_7 = select i1 %trunc_ln188_1, i32 %trunc_ln188, i32 %blocks_data_M_elems_V_2_0_026_i_i_load" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 79 'select' 'select_ln188_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.44ns)   --->   "%select_ln188_8 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_7_025_i_i_load, i32 %trunc_ln188_8_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 80 'select' 'select_ln188_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln188_9 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_6_024_i_i_load, i32 %trunc_ln188_7_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 81 'select' 'select_ln188_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.44ns)   --->   "%select_ln188_10 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_5_023_i_i_load, i32 %blocks_data_M_elems_V_2_5_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 82 'select' 'select_ln188_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.44ns)   --->   "%select_ln188_11 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_4_022_i_i_load, i32 %blocks_data_M_elems_V_2_4_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 83 'select' 'select_ln188_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.44ns)   --->   "%select_ln188_12 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_3_021_i_i_load, i32 %blocks_data_M_elems_V_2_3_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 84 'select' 'select_ln188_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.44ns)   --->   "%select_ln188_13 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_21_020_i_i_load, i32 %blocks_data_M_elems_V_2_2_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 85 'select' 'select_ln188_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.44ns)   --->   "%select_ln188_14 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_1_019_i_i_load, i32 %blocks_data_M_elems_V_2_1_i_i" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 86 'select' 'select_ln188_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.44ns)   --->   "%select_ln188_15 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_0_018_i_i_load, i32 %trunc_ln188" [Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 87 'select' 'select_ln188_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [Deit_cpp/src/linear.cpp:190->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 88 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln188, i32 %select_ln188_1, i32 %select_ln188_2, i32 %select_ln188_3, i32 %select_ln188_4, i32 %select_ln188_5, i32 %select_ln188_6, i32 %select_ln188_7, i32 %select_ln188_8, i32 %select_ln188_9, i32 %select_ln188_10, i32 %select_ln188_11, i32 %select_ln188_12, i32 %select_ln188_13, i32 %select_ln188_14, i32 %select_ln188_15" [Deit_cpp/src/linear.cpp:202->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 89 'bitconcatenate' 'p_0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.72ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %in_stream, i512 %p_0" [Deit_cpp/src/linear.cpp:202->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 90 'write' 'write_ln202' <Predicate = (icmp_ln186)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 48> <FIFO>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specoccurrence_ln203 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_24" [Deit_cpp/src/linear.cpp:203->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 91 'specoccurrence' 'specoccurrence_ln203' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin_i_i" [Deit_cpp/src/linear.cpp:203->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 92 'specregionend' 'rend_i_i' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.inc25.i.i" [Deit_cpp/src/linear.cpp:203->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 93 'br' 'br_ln203' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188, i32 %blocks_data_M_elems_V_2_7_033_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 94 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_1, i32 %blocks_data_M_elems_V_2_6_032_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 95 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_2, i32 %blocks_data_M_elems_V_2_5_031_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 96 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_3, i32 %blocks_data_M_elems_V_2_4_030_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 97 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_4, i32 %blocks_data_M_elems_V_2_3_029_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 98 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_5, i32 %blocks_data_M_elems_V_2_2_028_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 99 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_6, i32 %blocks_data_M_elems_V_2_1_027_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 100 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_7, i32 %blocks_data_M_elems_V_2_0_026_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 101 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_8, i32 %blocks_data_M_elems_V_7_025_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 102 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_9, i32 %blocks_data_M_elems_V_6_024_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 103 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_10, i32 %blocks_data_M_elems_V_5_023_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 104 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_11, i32 %blocks_data_M_elems_V_4_022_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 105 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_12, i32 %blocks_data_M_elems_V_3_021_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 106 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_13, i32 %blocks_data_M_elems_V_21_020_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 107 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_14, i32 %blocks_data_M_elems_V_1_019_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 108 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %select_ln188_15, i32 %blocks_data_M_elems_V_0_018_i_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 109 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body.i.i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 110 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) on local variable 'i' [32]  (0 ns)
	'add' operation ('add_ln181', Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) [35]  (0.853 ns)
	'store' operation ('store_ln181', Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) of variable 'add_ln181', Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352 on local variable 'i' [111]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout1_addr', Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) [33]  (0 ns)
	bus read operation ('inout1_addr_read', Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) on port 'inout1' (Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) [60]  (7.3 ns)

 <State 3>: 2.18ns
The critical path consists of the following:
	'load' operation ('blocks_data_M_elems_V_0_018_i_i_load', Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) on local variable 'blocks_data_M_elems_V_0_018_i_i' [39]  (0 ns)
	'select' operation ('select_ln188_15', Deit_cpp/src/linear.cpp:188->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) [85]  (0.449 ns)
	fifo write operation ('write_ln202', Deit_cpp/src/linear.cpp:202->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) on port 'in_stream' (Deit_cpp/src/linear.cpp:202->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352) [90]  (1.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
