warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	- (not selected)
	invalid end states	- (disabled by never claim)

State-vector 116 byte, depth reached 36, errors: 0
      157 states, stored
      135 states, matched
      292 transitions (= stored+matched)
      290 atomic steps
hash conflicts:         0 (resolved)

Stats on memory usage (in Megabytes):
    0.023	equivalent memory usage for states (stored*(State-vector + overhead))
    0.480	actual memory usage for states
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  128.925	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:119 2:9 3:3 4:2 ]
unreached in proctype exec
	output.pml:160, state 121, "(1)"
	output.pml:182, state 145, "running[2] = 1"
	output.pml:183, state 146, "T2_X0 = T0_X0"
	output.pml:184, state 147, "T2_X0_1 = T0_X0_1"
	output.pml:185, state 148, "T2_X0_2 = T0_X0_2"
	output.pml:186, state 149, "T2_X0_3 = T0_X0_3"
	output.pml:187, state 150, "T2_X0_4 = T0_X0_4"
	output.pml:188, state 151, "T2_X0_5 = T0_X0_5"
	output.pml:189, state 152, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:190, state 153, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:191, state 154, "T2_X1 = T0_X1"
	output.pml:192, state 155, "T2_X2 = T0_X2"
	output.pml:193, state 156, "T2_X3 = T0_X3"
	output.pml:194, state 157, "T2_X4 = 0"
	output.pml:195, state 158, "T2_X5 = 0"
	output.pml:196, state 159, "T2_X5_1 = 0"
	output.pml:197, state 160, "T2_X5_2 = 0"
	output.pml:198, state 161, "T2_X6 = 0"
	output.pml:202, state 165, "running[3] = 1"
	output.pml:203, state 166, "T3_X0 = T0_X5"
	output.pml:204, state 167, "T3_X0_1 = T0_X5_1"
	output.pml:205, state 168, "T3_X0_2 = T0_X5_2"
	output.pml:206, state 169, "T3_X0_3 = T0_X5_3"
	output.pml:207, state 170, "T3_X0_3_1 = T0_X5_3_1"
	output.pml:208, state 171, "T3_X0_4 = T0_X5_4"
	output.pml:209, state 172, "T3_X0_4_1 = T0_X5_4_1"
	output.pml:210, state 173, "T3_X1 = T0_X1"
	output.pml:211, state 174, "T3_X2 = T0_X2"
	output.pml:212, state 175, "T3_X3 = T0_X3"
	output.pml:213, state 176, "T3_X4 = 0"
	output.pml:214, state 177, "T3_X5 = 0"
	output.pml:215, state 178, "T3_X5_1 = 0"
	output.pml:219, state 182, "running[1] = 0"
	output.pml:220, state 183, "T0_X5 = T1_X0"
	output.pml:221, state 184, "T0_X5_1 = T1_X0_1"
	output.pml:222, state 185, "T0_X5_2 = T1_X0_2"
	output.pml:223, state 186, "T0_X5_3 = T1_X0_3"
	output.pml:224, state 187, "T0_X5_3_1 = T1_X0_3_1"
	output.pml:225, state 188, "T0_X5_4 = T1_X0_4"
	output.pml:226, state 189, "T0_X5_4_1 = T1_X0_4_1"
	output.pml:230, state 193, "running[2] = 0"
	output.pml:231, state 194, "T0_X6 = T2_X6"
	output.pml:235, state 198, "running[3] = 0"
	output.pml:236, state 199, "T0_X6 = T3_X4"
	output.pml:245, state 209, "T1_X0 = 0"
	output.pml:245, state 209, "T1_X0 = 13"
	output.pml:246, state 212, "T1_X0_1 = 13"
	output.pml:247, state 215, "T1_X0_2 = 13"
	output.pml:248, state 218, "T1_X0_3 = 13"
	output.pml:249, state 221, "T1_X0_3_1 = 13"
	output.pml:250, state 224, "T1_X0_4 = 13"
	output.pml:251, state 227, "T1_X0_4_1 = 13"
	output.pml:252, state 231, "T1_X1 = 0"
	output.pml:252, state 231, "T1_X1 = 13"
	output.pml:253, state 234, "T1_X1_1 = 13"
	output.pml:254, state 237, "T1_X1_2 = 13"
	output.pml:255, state 240, "T1_X1_3 = 13"
	output.pml:256, state 243, "T1_X1_3_1 = 13"
	output.pml:257, state 246, "T1_X1_4 = 13"
	output.pml:258, state 249, "T1_X1_4_1 = 13"
	output.pml:266, state 260, "T1_X0 = 0"
	output.pml:266, state 260, "T1_X0 = 13"
	output.pml:267, state 263, "T1_X0_1 = 13"
	output.pml:268, state 266, "T1_X0_2 = 13"
	output.pml:269, state 269, "T1_X0_3 = 13"
	output.pml:270, state 272, "T1_X0_3_1 = 13"
	output.pml:271, state 275, "T1_X0_4 = 13"
	output.pml:272, state 278, "T1_X0_4_1 = 13"
	output.pml:273, state 282, "T1_X1 = 0"
	output.pml:273, state 282, "T1_X1 = 13"
	output.pml:274, state 285, "T1_X1_1 = 13"
	output.pml:275, state 288, "T1_X1_2 = 13"
	output.pml:276, state 291, "T1_X1_3 = 13"
	output.pml:277, state 294, "T1_X1_3_1 = 13"
	output.pml:278, state 297, "T1_X1_4 = 13"
	output.pml:279, state 300, "T1_X1_4_1 = 13"
	output.pml:306, state 359, "(1)"
	output.pml:310, state 365, "ready[1] = 1"
	output.pml:319, state 384, "T2_X6 = S1"
	output.pml:319, state 384, "T2_X6 = S4"
	output.pml:319, state 384, "T2_X6 = S2"
	output.pml:319, state 384, "T2_X6 = S3"
	output.pml:319, state 384, "T2_X6 = S5"
	output.pml:319, state 384, "T2_X6 = S6"
	output.pml:319, state 384, "T2_X6 = S7"
	output.pml:319, state 384, "T2_X6 = S8"
	output.pml:319, state 384, "T2_X6 = S9"
	output.pml:319, state 384, "T2_X6 = 0"
	output.pml:319, state 384, "T2_X6 = 13"
	output.pml:327, state 396, "T2_X4 = S0"
	output.pml:327, state 396, "T2_X4 = 0"
	output.pml:327, state 396, "T2_X4 = 13"
	output.pml:328, state 400, "T2_X5 = 0"
	output.pml:328, state 400, "T2_X5 = 13"
	output.pml:329, state 403, "T2_X5_1 = 13"
	output.pml:330, state 406, "T2_X5_2 = 13"
	output.pml:331, state 419, "T2_X6 = S1"
	output.pml:331, state 419, "T2_X6 = S4"
	output.pml:331, state 419, "T2_X6 = S2"
	output.pml:331, state 419, "T2_X6 = S3"
	output.pml:331, state 419, "T2_X6 = S5"
	output.pml:331, state 419, "T2_X6 = S6"
	output.pml:331, state 419, "T2_X6 = S7"
	output.pml:331, state 419, "T2_X6 = S8"
	output.pml:331, state 419, "T2_X6 = S9"
	output.pml:331, state 419, "T2_X6 = 0"
	output.pml:331, state 419, "T2_X6 = 13"
	output.pml:339, state 439, "T2_X6 = S1"
	output.pml:339, state 439, "T2_X6 = S4"
	output.pml:339, state 439, "T2_X6 = S2"
	output.pml:339, state 439, "T2_X6 = S3"
	output.pml:339, state 439, "T2_X6 = S5"
	output.pml:339, state 439, "T2_X6 = S6"
	output.pml:339, state 439, "T2_X6 = S7"
	output.pml:339, state 439, "T2_X6 = S8"
	output.pml:339, state 439, "T2_X6 = S9"
	output.pml:339, state 439, "T2_X6 = 0"
	output.pml:339, state 439, "T2_X6 = 13"
	output.pml:345, state 447, "(1)"
	output.pml:317, state 448, "((((T2_X6!=S4)&&(T2_X6!=S2))&&(T2_X6!=S5)))"
	output.pml:317, state 448, "(((T2_X5==CONST_NULL)&&(T2_X6==S6)))"
	output.pml:317, state 448, "((T2_X6==S6))"
	output.pml:317, state 448, "else"
	output.pml:349, state 453, "ready[2] = 1"
	output.pml:358, state 463, "T3_X5 = 0"
	output.pml:358, state 463, "T3_X5 = 13"
	output.pml:359, state 466, "T3_X5_1 = 13"
	output.pml:367, state 477, "T3_X5 = 0"
	output.pml:367, state 477, "T3_X5 = 13"
	output.pml:368, state 480, "T3_X5_1 = 13"
	output.pml:374, state 488, "(1)"
	output.pml:356, state 489, "(1)"
	output.pml:356, state 489, "((T3_X5==CONST_NULL))"
	output.pml:356, state 489, "else"
	output.pml:378, state 494, "running[4] = 1"
	output.pml:379, state 495, "T4_X0 = T3_X0"
	output.pml:380, state 496, "T4_X0_1 = T3_X0_1"
	output.pml:381, state 497, "T4_X0_2 = T3_X0_2"
	output.pml:382, state 498, "T4_X0_3 = T3_X0_3"
	output.pml:383, state 499, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:384, state 500, "T4_X0_4 = T3_X0_4"
	output.pml:385, state 501, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:386, state 502, "T4_X1 = T3_X1"
	output.pml:387, state 503, "T4_X2 = T3_X2"
	output.pml:388, state 504, "T4_X3 = T3_X3"
	output.pml:389, state 505, "T4_X4 = 0"
	output.pml:390, state 506, "T4_X5 = T3_X5"
	output.pml:391, state 507, "T4_X5_1 = T3_X5_1"
	output.pml:392, state 508, "T4_X6 = 0"
	output.pml:393, state 509, "T4_X6_1 = 0"
	output.pml:394, state 510, "T4_X6_2 = 0"
	output.pml:395, state 511, "T4_X6_2_1 = 0"
	output.pml:396, state 512, "T4_X6_3 = 0"
	output.pml:397, state 513, "T4_X6_3_1 = 0"
	output.pml:398, state 514, "T4_X6_4 = 0"
	output.pml:399, state 515, "T4_X6_4_1 = 0"
	output.pml:400, state 516, "T4_X7 = 0"
	output.pml:401, state 517, "T4_X7_1 = 0"
	output.pml:402, state 518, "T4_X7_2 = 0"
	output.pml:403, state 519, "T4_X7_2_1 = 0"
	output.pml:404, state 520, "T4_X7_3 = 0"
	output.pml:405, state 521, "T4_X7_3_1 = 0"
	output.pml:406, state 522, "T4_X7_4 = 0"
	output.pml:407, state 523, "T4_X7_4_1 = 0"
	output.pml:411, state 527, "running[4] = 0"
	output.pml:412, state 528, "T3_X4 = T4_X4"
	output.pml:416, state 532, "ready[3] = 1"
	output.pml:425, state 551, "T4_X4 = S1"
	output.pml:425, state 551, "T4_X4 = S4"
	output.pml:425, state 551, "T4_X4 = S2"
	output.pml:425, state 551, "T4_X4 = S3"
	output.pml:425, state 551, "T4_X4 = S5"
	output.pml:425, state 551, "T4_X4 = S6"
	output.pml:425, state 551, "T4_X4 = S7"
	output.pml:425, state 551, "T4_X4 = S8"
	output.pml:425, state 551, "T4_X4 = S9"
	output.pml:425, state 551, "T4_X4 = 0"
	output.pml:425, state 551, "T4_X4 = 13"
	output.pml:426, state 555, "T4_X6 = 0"
	output.pml:426, state 555, "T4_X6 = 13"
	output.pml:427, state 558, "T4_X6_1 = 13"
	output.pml:428, state 561, "T4_X6_2 = 13"
	output.pml:429, state 564, "T4_X6_2_1 = 13"
	output.pml:430, state 567, "T4_X6_3 = 13"
	output.pml:431, state 570, "T4_X6_3_1 = 13"
	output.pml:432, state 573, "T4_X6_4 = 13"
	output.pml:433, state 576, "T4_X6_4_1 = 13"
	output.pml:434, state 580, "T4_X7 = 0"
	output.pml:434, state 580, "T4_X7 = 13"
	output.pml:435, state 583, "T4_X7_1 = 13"
	output.pml:436, state 586, "T4_X7_2 = 13"
	output.pml:437, state 589, "T4_X7_2_1 = 13"
	output.pml:438, state 592, "T4_X7_3 = 13"
	output.pml:439, state 595, "T4_X7_3_1 = 13"
	output.pml:440, state 598, "T4_X7_4 = 13"
	output.pml:441, state 601, "T4_X7_4_1 = 13"
	output.pml:449, state 621, "T4_X4 = S1"
	output.pml:449, state 621, "T4_X4 = S4"
	output.pml:449, state 621, "T4_X4 = S2"
	output.pml:449, state 621, "T4_X4 = S3"
	output.pml:449, state 621, "T4_X4 = S5"
	output.pml:449, state 621, "T4_X4 = S6"
	output.pml:449, state 621, "T4_X4 = S7"
	output.pml:449, state 621, "T4_X4 = S8"
	output.pml:449, state 621, "T4_X4 = S9"
	output.pml:449, state 621, "T4_X4 = 0"
	output.pml:449, state 621, "T4_X4 = 13"
	output.pml:450, state 625, "T4_X6 = 0"
	output.pml:450, state 625, "T4_X6 = 13"
	output.pml:451, state 628, "T4_X6_1 = 13"
	output.pml:452, state 631, "T4_X6_2 = 13"
	output.pml:453, state 634, "T4_X6_2_1 = 13"
	output.pml:454, state 637, "T4_X6_3 = 13"
	output.pml:455, state 640, "T4_X6_3_1 = 13"
	output.pml:456, state 643, "T4_X6_4 = 13"
	output.pml:457, state 646, "T4_X6_4_1 = 13"
	output.pml:458, state 650, "T4_X7 = 0"
	output.pml:458, state 650, "T4_X7 = 13"
	output.pml:459, state 653, "T4_X7_1 = 13"
	output.pml:460, state 656, "T4_X7_2 = 13"
	output.pml:461, state 659, "T4_X7_2_1 = 13"
	output.pml:462, state 662, "T4_X7_3 = 13"
	output.pml:463, state 665, "T4_X7_3_1 = 13"
	output.pml:464, state 668, "T4_X7_4 = 13"
	output.pml:465, state 671, "T4_X7_4_1 = 13"
	output.pml:473, state 691, "T4_X4 = S1"
	output.pml:473, state 691, "T4_X4 = S4"
	output.pml:473, state 691, "T4_X4 = S2"
	output.pml:473, state 691, "T4_X4 = S3"
	output.pml:473, state 691, "T4_X4 = S5"
	output.pml:473, state 691, "T4_X4 = S6"
	output.pml:473, state 691, "T4_X4 = S7"
	output.pml:473, state 691, "T4_X4 = S8"
	output.pml:473, state 691, "T4_X4 = S9"
	output.pml:473, state 691, "T4_X4 = 0"
	output.pml:473, state 691, "T4_X4 = 13"
	output.pml:474, state 695, "T4_X6 = 0"
	output.pml:474, state 695, "T4_X6 = 13"
	output.pml:475, state 698, "T4_X6_1 = 13"
	output.pml:476, state 701, "T4_X6_2 = 13"
	output.pml:477, state 704, "T4_X6_2_1 = 13"
	output.pml:478, state 707, "T4_X6_3 = 13"
	output.pml:479, state 710, "T4_X6_3_1 = 13"
	output.pml:480, state 713, "T4_X6_4 = 13"
	output.pml:481, state 716, "T4_X6_4_1 = 13"
	output.pml:482, state 720, "T4_X7 = 0"
	output.pml:482, state 720, "T4_X7 = 13"
	output.pml:483, state 723, "T4_X7_1 = 13"
	output.pml:484, state 726, "T4_X7_2 = 13"
	output.pml:485, state 729, "T4_X7_2_1 = 13"
	output.pml:486, state 732, "T4_X7_3 = 13"
	output.pml:487, state 735, "T4_X7_3_1 = 13"
	output.pml:488, state 738, "T4_X7_4 = 13"
	output.pml:489, state 741, "T4_X7_4_1 = 13"
	output.pml:497, state 761, "T4_X4 = S1"
	output.pml:497, state 761, "T4_X4 = S4"
	output.pml:497, state 761, "T4_X4 = S2"
	output.pml:497, state 761, "T4_X4 = S3"
	output.pml:497, state 761, "T4_X4 = S5"
	output.pml:497, state 761, "T4_X4 = S6"
	output.pml:497, state 761, "T4_X4 = S7"
	output.pml:497, state 761, "T4_X4 = S8"
	output.pml:497, state 761, "T4_X4 = S9"
	output.pml:497, state 761, "T4_X4 = 0"
	output.pml:497, state 761, "T4_X4 = 13"
	output.pml:498, state 765, "T4_X7 = 0"
	output.pml:498, state 765, "T4_X7 = 13"
	output.pml:499, state 768, "T4_X7_1 = 13"
	output.pml:500, state 771, "T4_X7_2 = 13"
	output.pml:501, state 774, "T4_X7_2_1 = 13"
	output.pml:502, state 777, "T4_X7_3 = 13"
	output.pml:503, state 780, "T4_X7_3_1 = 13"
	output.pml:504, state 783, "T4_X7_4 = 13"
	output.pml:505, state 786, "T4_X7_4_1 = 13"
	output.pml:511, state 794, "(1)"
	output.pml:423, state 795, "((T4_X6==CONST_NULL))"
	output.pml:423, state 795, "(((T4_X6!=CONST_NULL)&&((((T4_X6_2==T4_X5)&&(T4_X6_2_1==T4_X5_1))||((T4_X6_3==T4_X5)&&(T4_X6_3_1==T4_X5_1)))||((T4_X6_4==T4_X5)&&(T4_X6_4_1==T4_X5_1)))))"
	output.pml:423, state 795, "((T4_X6==CONST_NULL))"
	output.pml:423, state 795, "((T4_X4==S9))"
	output.pml:423, state 795, "else"
	output.pml:515, state 800, "ready[4] = 1"
	(186 of 808 states)
unreached in init
	(0 of 120 states)
unreached in claim never_0
	output.pml:642, state 8, "-end-"
	(1 of 8 states)

pan: elapsed time 0 seconds
time = 1.956356
