
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.28000000000000000000;
2.28000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36  166350.8      1.33     449.2   30971.5                          
    0:00:36  166350.8      1.33     449.2   30971.5                          
    0:00:36  166395.5      1.33     449.2   30971.5                          
    0:00:37  166440.2      1.33     449.2   30971.5                          
    0:00:37  166484.9      1.33     449.2   30971.5                          
    0:00:37  166529.6      1.33     449.2   30971.5                          
    0:00:37  166566.5      1.33     449.2   30969.2                          
    0:00:38  167093.5      1.33     449.1   20922.4                          
    0:00:38  167602.6      1.33     449.1   10889.8                          
    0:01:01  162468.3      0.64     141.9     960.8                          
    0:01:02  162454.4      0.64     141.9     960.8                          
    0:01:02  162454.4      0.64     141.9     960.8                          
    0:01:02  162455.0      0.64     141.9     960.8                          
    0:01:03  162455.0      0.64     141.9     960.8                          
    0:01:16  139942.1      0.69     103.1     167.6                          
    0:01:17  139878.0      0.65     100.5     146.6                          
    0:01:20  139888.3      0.64      99.0     136.4                          
    0:01:21  139905.9      0.62      97.3     122.9                          
    0:01:24  139914.1      0.60      96.0     109.4                          
    0:01:25  139935.4      0.58      92.6      94.7                          
    0:01:26  139942.3      0.58      91.8      84.6                          
    0:01:27  139953.8      0.55      90.2      82.6                          
    0:01:27  139964.9      0.55      89.2      72.5                          
    0:01:28  139968.4      0.54      88.2      65.9                          
    0:01:29  139982.2      0.53      87.2      65.9                          
    0:01:29  139811.7      0.53      87.2      65.9                          
    0:01:29  139811.7      0.53      87.2      65.9                          
    0:01:30  139808.3      0.53      86.6      23.2                          
    0:01:31  139806.4      0.53      86.5       1.0                          
    0:01:31  139806.7      0.53      86.2       0.0                          
    0:01:31  139806.7      0.53      86.2       0.0                          
    0:01:31  139806.7      0.53      86.2       0.0                          
    0:01:31  139806.7      0.53      86.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  139806.7      0.53      86.2       0.0                          
    0:01:31  139838.9      0.49      84.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139874.5      0.47      83.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139894.5      0.47      82.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:32  139929.8      0.46      80.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  139966.3      0.46      78.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  139996.3      0.46      76.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140020.8      0.45      74.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140039.7      0.45      72.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140062.3      0.45      70.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140081.7      0.45      70.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140097.1      0.45      69.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140114.7      0.44      69.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140127.5      0.44      69.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140146.1      0.43      69.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140161.5      0.43      68.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140180.4      0.43      68.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140207.0      0.43      67.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140209.4      0.42      67.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140220.3      0.42      66.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140251.7      0.41      65.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140274.6      0.41      63.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140294.5      0.41      62.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140306.8      0.41      61.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140313.4      0.41      60.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140333.1      0.41      59.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140345.1      0.40      59.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140356.0      0.40      59.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140364.2      0.39      59.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140380.2      0.39      58.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140394.5      0.39      58.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140402.5      0.39      58.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140412.1      0.39      58.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140434.4      0.38      57.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140448.3      0.38      57.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140471.1      0.38      57.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140481.8      0.38      57.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140491.4      0.38      57.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140510.2      0.38      56.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140530.5      0.38      55.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140545.9      0.38      55.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140560.2      0.37      54.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140579.7      0.37      53.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140587.6      0.37      52.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140606.0      0.37      51.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140622.2      0.37      51.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140636.9      0.37      50.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140657.6      0.37      49.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140670.1      0.36      48.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140678.9      0.36      48.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140683.1      0.36      48.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140713.2      0.35      47.2       0.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140722.2      0.35      46.7       0.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140734.5      0.35      46.3       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140749.1      0.35      45.8       0.3 path/path/path/genblk1.add_in_reg[38]/D
    0:01:38  140766.1      0.35      45.4       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140784.2      0.34      44.4       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140791.4      0.33      44.3       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140799.4      0.33      44.1       0.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140800.7      0.33      44.0       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140809.0      0.33      43.9       0.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140828.4      0.33      43.3       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140832.9      0.33      43.2       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140839.5      0.33      43.0       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140845.9      0.33      42.9       0.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140852.1      0.33      42.8       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140869.6      0.32      42.3       0.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140877.1      0.32      42.1       0.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140886.6      0.32      41.6       0.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140901.3      0.32      41.5       0.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140909.8      0.32      41.4       0.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140921.7      0.32      40.7       0.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140931.1      0.31      40.2       0.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140942.8      0.31      39.9       0.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140953.9      0.31      39.4       0.7 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140962.4      0.31      39.2       0.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140977.1      0.30      39.0       1.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140984.8      0.30      38.7       1.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:40  140997.6      0.30      38.2       1.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141006.9      0.30      37.5       1.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141021.5      0.30      36.8       1.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141038.0      0.30      35.9       1.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141051.6      0.29      35.1       1.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141061.9      0.29      34.6       1.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141065.9      0.29      34.5       1.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141079.2      0.29      34.3       1.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141090.4      0.29      34.0       1.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141102.4      0.28      33.8       1.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141108.2      0.28      33.7       1.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141111.4      0.28      33.7       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141116.7      0.28      33.5       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141134.8      0.28      32.6       1.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141152.1      0.28      32.3       1.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141165.7      0.28      32.1       1.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141170.2      0.27      32.1       1.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141188.3      0.27      31.9      25.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141193.9      0.27      31.7      25.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141210.9      0.27      31.3      25.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141216.5      0.27      31.1      25.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141229.2      0.27      30.6      25.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141238.0      0.27      30.3      25.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141242.5      0.27      30.2      25.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141254.0      0.26      29.6      25.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141261.7      0.26      29.3      25.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141269.7      0.26      29.2      25.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141275.5      0.26      28.9      25.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141279.0      0.26      28.8      25.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141288.0      0.26      28.6      25.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141294.9      0.26      28.4      25.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141299.2      0.26      28.4      25.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141305.3      0.25      28.2      25.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141310.4      0.25      28.1      25.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141317.3      0.25      28.0      25.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141321.5      0.25      27.8      25.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141327.1      0.25      27.8      25.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141342.0      0.25      27.1      25.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141345.5      0.25      26.9      25.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141347.9      0.25      26.8      25.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141356.7      0.25      26.8      25.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141361.4      0.25      26.8      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141376.6      0.24      26.4      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141382.7      0.24      26.1      25.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141386.2      0.24      26.0      25.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141389.4      0.24      26.0      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141397.1      0.24      25.7      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141404.8      0.24      25.6      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  141417.6      0.24      25.1      25.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141424.5      0.24      25.0      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141425.3      0.24      24.9      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141432.7      0.23      24.5      25.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141440.7      0.23      24.2      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141452.7      0.23      24.0      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141458.8      0.22      23.9      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141467.6      0.22      23.6      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141478.5      0.22      23.0      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141487.3      0.22      22.7      25.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141493.9      0.21      22.6      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141503.5      0.21      22.4      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141510.7      0.21      22.2      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141521.3      0.21      22.0      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141529.3      0.21      21.8      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141533.3      0.21      21.6      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141539.4      0.21      21.4      25.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141545.8      0.21      21.3      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141552.4      0.20      21.1      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141561.7      0.20      20.8      25.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141567.9      0.20      20.7      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141572.4      0.20      20.6      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  141576.4      0.20      20.5      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141584.6      0.20      20.2      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141592.3      0.20      19.9      25.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141597.1      0.20      19.9      25.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141600.0      0.20      19.8      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141608.6      0.19      19.6      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141613.6      0.19      19.5      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141622.1      0.19      19.4      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141626.6      0.19      19.3      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141632.8      0.19      19.2      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141638.9      0.19      19.2      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141643.9      0.19      19.1      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141649.0      0.19      19.0      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141653.2      0.19      18.9      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141660.4      0.19      18.9      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141666.8      0.19      18.8      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141676.9      0.19      18.7      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141684.9      0.19      18.5      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141690.7      0.19      18.5      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141694.7      0.19      18.4      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141696.3      0.19      18.3      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:49  141699.5      0.18      18.3      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141702.5      0.18      18.1      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141708.6      0.18      18.1      25.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141715.5      0.18      18.0      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141719.2      0.18      17.9      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141721.3      0.18      17.9      25.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141722.9      0.18      17.8      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141730.6      0.18      17.8      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141732.8      0.18      17.7      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141737.6      0.18      17.7      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141742.9      0.18      17.5      25.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141749.8      0.18      17.3      25.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141755.4      0.18      17.2      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141761.2      0.18      17.2      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141767.9      0.18      17.1      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141772.9      0.18      17.0      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141778.8      0.18      17.0      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141782.8      0.17      16.8      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141786.0      0.17      16.6      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141791.0      0.17      16.5      25.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141796.6      0.17      16.3      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141800.9      0.17      16.3      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141804.9      0.17      16.2      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141807.5      0.17      16.2      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141816.6      0.17      16.1      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141820.8      0.17      15.9      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141823.0      0.17      15.9      25.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141826.9      0.17      15.7      25.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141831.2      0.17      15.5      25.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141835.7      0.17      15.5      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  141838.9      0.17      15.5      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141840.5      0.17      15.4      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141842.1      0.17      15.3      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  141846.4      0.16      15.3      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141848.2      0.16      15.3      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141853.3      0.16      15.2      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141856.7      0.16      15.0      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141861.0      0.16      15.0      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141869.2      0.16      14.9      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141873.5      0.16      14.8      25.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141877.5      0.16      14.8      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141882.5      0.16      14.7      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141884.4      0.16      14.6      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141888.4      0.16      14.6      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141892.6      0.16      14.6      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52  141901.7      0.16      14.4      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141905.1      0.16      14.3      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141906.7      0.16      14.2      25.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141909.4      0.16      14.2      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141914.5      0.16      14.1      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141919.2      0.15      14.0      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141925.6      0.15      14.0      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  141927.8      0.15      13.9      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141933.9      0.15      13.8      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141940.0      0.15      13.8      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141944.5      0.15      13.7      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141952.0      0.15      13.5      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141959.4      0.15      13.5      25.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141966.1      0.15      13.5      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141967.1      0.15      13.4      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  141971.9      0.15      13.4      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141975.9      0.15      13.4      25.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141979.6      0.15      13.3      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141982.0      0.15      13.3      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141987.9      0.15      13.2      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141990.3      0.15      13.2      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  141994.5      0.15      13.1      25.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142000.4      0.15      13.1      25.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142002.0      0.15      12.9      25.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142003.6      0.15      12.9      25.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142008.4      0.15      12.8      25.9 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142014.7      0.14      12.7      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142020.9      0.14      12.7      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142021.9      0.14      12.7      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142028.8      0.14      12.6      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142036.0      0.14      12.5      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142041.6      0.14      12.4      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142045.3      0.14      12.3      25.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142046.7      0.14      12.3      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142050.1      0.14      12.3      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142054.9      0.14      12.2      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142059.7      0.14      12.1      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142066.9      0.14      12.0      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142071.7      0.14      11.9      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142076.7      0.14      11.9      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142083.4      0.14      11.8      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142087.9      0.14      11.8      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142091.1      0.14      11.8      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142096.4      0.14      11.8      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142101.5      0.13      11.7      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142108.9      0.13      11.6      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142111.3      0.13      11.5      25.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142118.2      0.13      11.5      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142121.9      0.13      11.5      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142128.9      0.13      11.4      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142132.6      0.13      11.3      25.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142136.6      0.13      11.2      25.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142136.0      0.13      11.1      25.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142141.4      0.13      11.0      25.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142142.7      0.13      11.1      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142146.1      0.13      11.0      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142153.9      0.13      11.0      25.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142163.2      0.13      10.9      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142168.8      0.13      10.8      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142173.3      0.13      10.8      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142174.3      0.13      10.7      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142178.3      0.13      10.7      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142181.5      0.13      10.7      25.9 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142184.2      0.13      10.7      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142186.0      0.12      10.6      25.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142191.1      0.12      10.5      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142194.3      0.12      10.5      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142199.6      0.12      10.4      25.9 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142203.1      0.12      10.3      25.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142207.1      0.12      10.3      25.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142208.4      0.12      10.3      25.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142209.7      0.12      10.3      25.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142211.3      0.12      10.2      25.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142211.8      0.12      10.2      25.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142212.9      0.12      10.1      25.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142214.0      0.12      10.1      25.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142218.8      0.12      10.0      25.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142219.6      0.12       9.9      25.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142221.4      0.12       9.8      25.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142223.8      0.12       9.8      25.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142226.5      0.12       9.7      25.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142226.5      0.12       9.7      25.9                          
    0:02:04  142204.4      0.12       9.7      25.9                          
    0:02:05  142203.9      0.12       9.7      25.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05  142203.9      0.12       9.7      25.9                          
    0:02:05  142157.0      0.12       9.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142173.8      0.12       9.6       0.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142175.1      0.12       9.6       0.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142175.7      0.12       9.6       0.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142177.5      0.11       9.5       0.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142182.6      0.11       9.5       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142185.0      0.11       9.5       0.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142199.6      0.11       9.2       0.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142206.0      0.11       9.2       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142210.8      0.11       9.1       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142213.2      0.11       9.1       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142216.4      0.11       9.1       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142222.2      0.11       9.0       0.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142228.9      0.11       9.0       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142243.2      0.11       8.9       0.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142245.6      0.11       8.8       0.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142247.5      0.11       8.8       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142254.4      0.11       8.7       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142256.0      0.11       8.7       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142271.2      0.11       8.5       0.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142276.7      0.11       8.4       0.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142283.9      0.11       8.3       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142289.5      0.11       8.2       0.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142299.4      0.11       8.1       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142300.4      0.11       8.1       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142304.1      0.11       8.1       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142307.9      0.11       8.0       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142308.4      0.11       8.0       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142307.9      0.11       8.0       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142311.1      0.11       7.9       0.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142322.0      0.11       7.8       0.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142327.6      0.11       7.8       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142337.1      0.11       7.7       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142340.6      0.11       7.7       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142347.8      0.11       7.7       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142350.2      0.11       7.7       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142358.4      0.11       7.6       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142355.2      0.11       7.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142364.0      0.11       7.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  142368.5      0.11       7.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  142370.4      0.11       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142372.2      0.10       7.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142376.8      0.10       7.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  142381.0      0.10       7.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  142383.9      0.10       7.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142385.8      0.10       7.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142386.1      0.10       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142390.6      0.10       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142392.2      0.10       7.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142400.7      0.10       7.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142401.2      0.10       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142405.0      0.10       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142404.7      0.10       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142406.0      0.10       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142411.3      0.10       7.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142417.2      0.10       7.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142423.0      0.10       7.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142423.6      0.10       6.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  142426.8      0.10       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142432.1      0.10       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142434.8      0.10       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142435.5      0.10       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142436.3      0.09       6.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142439.8      0.09       6.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142445.7      0.09       6.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142452.3      0.09       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142454.2      0.09       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142457.6      0.09       6.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142461.6      0.09       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142475.4      0.09       6.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142475.2      0.09       6.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142477.8      0.09       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142478.6      0.09       6.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142478.6      0.09       6.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142479.4      0.09       6.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142481.8      0.09       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142488.5      0.09       6.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  142492.7      0.09       6.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142503.1      0.09       6.3       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142506.6      0.09       6.3       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142506.8      0.09       6.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142515.3      0.09       6.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142517.2      0.09       6.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13  142517.2      0.09       6.1       0.0                          
    0:02:13  142517.2      0.09       6.1       0.0                          
    0:02:17  142279.9      0.09       6.1       0.0                          
    0:02:18  142217.2      0.09       6.1       0.0                          
    0:02:19  142183.4      0.09       6.1       0.0                          
    0:02:19  142151.5      0.09       6.1       0.0                          
    0:02:20  142123.3      0.09       6.1       0.0                          
    0:02:21  142099.9      0.09       6.1       0.0                          
    0:02:21  142078.0      0.09       6.1       0.0                          
    0:02:22  142056.2      0.09       6.1       0.0                          
    0:02:23  142045.1      0.09       6.1       0.0                          
    0:02:23  142026.4      0.09       6.1       0.0                          
    0:02:24  142015.8      0.09       6.1       0.0                          
    0:02:24  142005.2      0.09       6.1       0.0                          
    0:02:25  141994.5      0.09       6.1       0.0                          
    0:02:25  141983.9      0.09       6.1       0.0                          
    0:02:25  141973.2      0.09       6.1       0.0                          
    0:02:26  141962.6      0.09       6.1       0.0                          
    0:02:26  141962.6      0.09       6.1       0.0                          
    0:02:26  141966.1      0.09       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:27  141966.1      0.09       6.1       0.0                          
    0:02:28  141885.5      0.10       6.2       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141880.1      0.10       6.3       0.0                          
    0:02:28  141887.3      0.09       6.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:29  141916.3      0.09       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141917.6      0.09       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:29  141930.1      0.09       6.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141933.3      0.09       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:29  141939.5      0.08       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:29  141944.2      0.08       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:29  141949.0      0.08       5.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  141950.9      0.08       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  141954.6      0.08       5.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141966.3      0.08       5.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141973.8      0.08       5.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:30  141989.7      0.08       5.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141992.4      0.08       5.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141995.6      0.08       5.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  141998.2      0.08       5.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:30  141999.6      0.08       5.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  142001.2      0.08       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  142005.4      0.08       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:31  142011.5      0.08       5.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:31  142016.6      0.08       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  142020.9      0.08       5.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142023.2      0.08       5.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:31  142027.8      0.08       5.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:31  142036.0      0.08       4.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142036.0      0.08       4.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  142044.3      0.08       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  142046.1      0.08       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  142054.1      0.08       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  142056.2      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  142065.8      0.08       4.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  142070.6      0.08       4.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  142073.3      0.07       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:32  142073.3      0.07       4.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:32  142072.7      0.07       4.6       0.0                          
    0:02:32  142035.2      0.07       4.6       0.0                          
    0:02:32  141985.2      0.07       4.6       0.0                          
    0:02:33  141953.3      0.07       4.6       0.0                          
    0:02:33  141920.0      0.07       4.6       0.0                          
    0:02:33  141871.9      0.07       4.6       0.0                          
    0:02:33  141832.8      0.07       4.6       0.0                          
    0:02:33  141790.2      0.07       4.6       0.0                          
    0:02:34  141752.2      0.07       4.6       0.0                          
    0:02:34  141705.6      0.07       4.6       0.0                          
    0:02:34  141668.4      0.07       4.6       0.0                          
    0:02:35  141611.7      0.07       4.6       0.0                          
    0:02:36  141502.7      0.07       4.6       0.0                          
    0:02:37  141371.8      0.07       4.7       0.0                          
    0:02:37  141253.7      0.07       4.7       0.0                          
    0:02:38  141130.0      0.07       4.7       0.0                          
    0:02:38  140998.4      0.07       4.7       0.0                          
    0:02:39  140879.4      0.07       4.7       0.0                          
    0:02:39  140786.1      0.07       4.7       0.0                          
    0:02:39  140772.5      0.07       4.7       0.0                          
    0:02:40  140739.0      0.07       4.7       0.0                          
    0:02:41  140683.9      0.07       4.7       0.0                          
    0:02:42  140641.9      0.07       4.7       0.0                          
    0:02:43  140641.1      0.07       4.7       0.0                          
    0:02:44  140636.9      0.07       4.7       0.0                          
    0:02:44  140635.0      0.07       4.7       0.0                          
    0:02:44  140632.3      0.07       4.7       0.0                          
    0:02:46  140631.5      0.07       4.7       0.0                          
    0:02:46  140610.0      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140608.1      0.08       4.8       0.0                          
    0:02:46  140609.5      0.08       4.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:47  140612.9      0.08       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:47  140655.7      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  140688.2      0.07       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:48  140689.3      0.07       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  140691.1      0.07       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:48  140693.5      0.07       4.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:48  140694.8      0.07       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  140698.3      0.07       4.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:48  140706.5      0.07       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  140711.6      0.07       4.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:48  140715.6      0.07       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  140719.6      0.07       4.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  140724.6      0.07       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:49  140724.6      0.07       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:49  140725.7      0.07       4.2       0.0                          
    0:02:49  140729.2      0.07       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:49  140730.2      0.07       4.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:49  140736.1      0.07       4.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  140743.5      0.07       4.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  140748.0      0.07       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  140751.2      0.07       4.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  140753.9      0.07       4.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:49  140760.8      0.06       4.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  140765.1      0.06       3.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  140771.7      0.06       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140773.6      0.06       3.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  140776.0      0.06       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140779.2      0.06       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140780.5      0.06       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140781.3      0.06       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:50  140788.7      0.06       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140794.6      0.06       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:50  140801.0      0.06       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:50  140803.4      0.06       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:51  140803.9      0.06       3.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:51  140819.3      0.06       3.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  140826.5      0.06       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  140827.3      0.06       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:51  140834.0      0.06       3.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  140838.2      0.06       3.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:51  140840.3      0.06       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  140849.9      0.06       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140849.9      0.06       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140853.6      0.06       3.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  140856.6      0.06       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140860.6      0.06       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  140862.2      0.06       3.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  140866.9      0.06       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140868.8      0.06       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140873.6      0.06       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:52  140877.6      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:52  140877.6      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:53  140883.2      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:53  140891.4      0.05       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140895.1      0.05       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140901.8      0.05       3.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  140905.3      0.05       3.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  140907.4      0.05       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140913.5      0.05       3.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140918.3      0.05       3.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  140923.9      0.05       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140924.7      0.05       3.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  140932.1      0.05       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:53  140936.6      0.05       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140937.2      0.05       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140938.8      0.05       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140944.4      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140947.8      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  140953.9      0.05       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140960.8      0.05       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140965.1      0.05       2.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  140970.4      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140974.1      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  140979.5      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:54  140981.6      0.05       2.8       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:02:54  140987.7      0.05       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  140994.4      0.05       2.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  140998.4      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  141001.5      0.05       2.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  141008.7      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141012.2      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141020.7      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  141026.3      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:55  141028.9      0.04       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141031.3      0.04       2.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  141036.4      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141038.3      0.04       2.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  141040.1      0.04       2.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  141043.8      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  141050.2      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141060.1      0.04       2.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141063.0      0.04       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141069.9      0.04       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141074.4      0.04       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141081.9      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141082.9      0.04       2.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141088.3      0.04       2.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141090.7      0.04       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  141094.1      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141096.5      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141099.2      0.04       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141101.8      0.04       2.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  141102.9      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141107.9      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:57  141111.9      0.04       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141115.9      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141118.8      0.04       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141124.7      0.03       2.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  141129.2      0.03       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141133.5      0.03       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:57  141142.5      0.03       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141148.4      0.03       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:57  141156.1      0.03       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141161.4      0.03       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141163.5      0.03       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141170.2      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141172.3      0.03       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141178.2      0.03       1.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141180.8      0.03       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141187.5      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141189.1      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141191.7      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141193.3      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141197.3      0.03       1.7       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:58  141200.5      0.03       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:58  141201.3      0.03       1.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141201.3      0.03       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:30:21 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70243.418292
Buf/Inv area:                     4030.963996
Noncombinational area:           70957.891567
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141201.309858
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:30:28 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  33.6049 mW   (88%)
  Net Switching Power  =   4.7962 mW   (12%)
                         ---------
Total Dynamic Power    =  38.4011 mW  (100%)

Cell Leakage Power     =   2.9084 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.1169e+04          595.1866        1.1878e+06        3.2951e+04  (  79.77%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.4365e+03        4.2010e+03        1.7206e+06        8.3582e+03  (  20.23%)
--------------------------------------------------------------------------------------------------
Total          3.3605e+04 uW     4.7961e+03 uW     2.9084e+06 nW     4.1310e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:30:28 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/U403/ZN (TINV_X1)               0.15       0.23 f
  path/path/Mat_a_Mem/Mem/data_out[6] (memory_b20_SIZE16_LOGSIZE4_0)
                                                          0.00       0.23 f
  path/path/Mat_a_Mem/data_out[6] (seqMemory_b20_SIZE16_0)
                                                          0.00       0.23 f
  path/path/path/in0[6] (mac_b20_g1_0)                    0.00       0.23 f
  path/path/path/mult_21/a[6] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/path/path/mult_21/U1480/ZN (XNOR2_X1)              0.06       0.30 f
  path/path/path/mult_21/U1098/Z (BUF_X1)                 0.04       0.34 f
  path/path/path/mult_21/U1082/Z (BUF_X2)                 0.04       0.38 f
  path/path/path/mult_21/U1802/ZN (OAI22_X1)              0.06       0.44 r
  path/path/path/mult_21/U437/S (FA_X1)                   0.12       0.56 f
  path/path/path/mult_21/U435/S (FA_X1)                   0.13       0.70 r
  path/path/path/mult_21/U434/S (FA_X1)                   0.11       0.81 f
  path/path/path/mult_21/U1037/ZN (AND2_X1)               0.04       0.86 f
  path/path/path/mult_21/U1540/ZN (AOI21_X1)              0.05       0.91 r
  path/path/path/mult_21/U1595/ZN (OAI21_X1)              0.04       0.95 f
  path/path/path/mult_21/U1572/ZN (AOI21_X1)              0.04       0.99 r
  path/path/path/mult_21/U1571/ZN (OAI21_X1)              0.03       1.02 f
  path/path/path/mult_21/U1203/ZN (AOI21_X1)              0.04       1.06 r
  path/path/path/mult_21/U1806/ZN (OAI21_X1)              0.03       1.09 f
  path/path/path/mult_21/U1140/ZN (AOI21_X1)              0.04       1.14 r
  path/path/path/mult_21/U1644/ZN (OAI21_X1)              0.03       1.17 f
  path/path/path/mult_21/U1605/ZN (AOI21_X1)              0.04       1.21 r
  path/path/path/mult_21/U1832/ZN (OAI21_X1)              0.03       1.24 f
  path/path/path/mult_21/U1186/ZN (AOI21_X1)              0.04       1.29 r
  path/path/path/mult_21/U1781/ZN (OAI21_X1)              0.03       1.32 f
  path/path/path/mult_21/U1170/ZN (AOI21_X1)              0.04       1.36 r
  path/path/path/mult_21/U1735/ZN (OAI21_X1)              0.03       1.39 f
  path/path/path/mult_21/U1689/ZN (AOI21_X1)              0.04       1.43 r
  path/path/path/mult_21/U1831/ZN (OAI21_X1)              0.03       1.47 f
  path/path/path/mult_21/U1047/ZN (INV_X1)                0.03       1.50 r
  path/path/path/mult_21/U1008/ZN (OAI21_X1)              0.04       1.54 f
  path/path/path/mult_21/U1005/ZN (NAND2_X1)              0.03       1.57 r
  path/path/path/mult_21/U1007/ZN (NAND3_X1)              0.03       1.60 f
  path/path/path/mult_21/U1018/ZN (NAND2_X1)              0.04       1.64 r
  path/path/path/mult_21/U1012/ZN (NAND3_X1)              0.04       1.68 f
  path/path/path/mult_21/U1143/ZN (NAND2_X1)              0.04       1.71 r
  path/path/path/mult_21/U1146/ZN (NAND3_X1)              0.04       1.75 f
  path/path/path/mult_21/U1484/ZN (NAND2_X1)              0.04       1.78 r
  path/path/path/mult_21/U1486/ZN (NAND3_X1)              0.03       1.82 f
  path/path/path/mult_21/U1492/ZN (NAND2_X1)              0.04       1.85 r
  path/path/path/mult_21/U1042/ZN (OAI211_X1)             0.04       1.90 f
  path/path/path/mult_21/U1494/ZN (NAND2_X1)              0.04       1.94 r
  path/path/path/mult_21/U1105/ZN (NAND3_X1)              0.04       1.97 f
  path/path/path/mult_21/U1118/ZN (NAND2_X1)              0.04       2.01 r
  path/path/path/mult_21/U1059/ZN (NAND3_X1)              0.04       2.05 f
  path/path/path/mult_21/U1003/ZN (NAND2_X1)              0.03       2.09 r
  path/path/path/mult_21/U1107/ZN (NAND3_X1)              0.03       2.12 f
  path/path/path/mult_21/U1136/ZN (NAND2_X1)              0.04       2.16 r
  path/path/path/mult_21/U1041/ZN (NAND3_X1)              0.04       2.20 f
  path/path/path/mult_21/U1138/ZN (NAND2_X1)              0.03       2.22 r
  path/path/path/mult_21/U1031/ZN (AND3_X1)               0.05       2.27 r
  path/path/path/mult_21/product[39] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       2.27 r
  path/path/path/genblk1.add_in_reg[39]/D (DFF_X2)        0.01       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.28       2.28
  clock network delay (ideal)                             0.00       2.28
  path/path/path/genblk1.add_in_reg[39]/CK (DFF_X2)       0.00       2.28 r
  library setup time                                     -0.03       2.25
  data required time                                                 2.25
  --------------------------------------------------------------------------
  data required time                                                 2.25
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
