                   ramulator.warmup_time                 127                                      # Time in second taken to complete the warmup phase.
               ramulator.simulation_time                 214                                      # Time in second taken to complete the simulation.
               ramulator.active_cycles_0            69439463                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            69439463                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           265752711                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            3.705575                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
               ramulator.opened_cycles_0                   0                                      # Total cycles during which the level _0 had an opened row.
             ramulator.active_cycles_0_0            69439463                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            69856487                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           265752711                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            3.705575                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
             ramulator.opened_cycles_0_0                   0                                      # Total cycles during which the level _0_0 had an opened row.
           ramulator.active_cycles_0_0_0            24462695                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            24462695                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            32291447                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.450262                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.opened_cycles_0_0_0                   0                                      # Total cycles during which the level _0_0_0 had an opened row.
           ramulator.active_cycles_0_0_1            24972096                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            24972096                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            32906954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.458845                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
           ramulator.opened_cycles_0_0_1                   0                                      # Total cycles during which the level _0_0_1 had an opened row.
           ramulator.active_cycles_0_0_2            25879148                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            25879148                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            34119203                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.475748                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
           ramulator.opened_cycles_0_0_2                   0                                      # Total cycles during which the level _0_0_2 had an opened row.
           ramulator.active_cycles_0_0_3            25483287                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            25483287                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            33638496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.469045                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
           ramulator.opened_cycles_0_0_3                   0                                      # Total cycles during which the level _0_0_3 had an opened row.
           ramulator.active_cycles_0_0_4            24424870                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4            24424870                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4            32278635                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.450083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
           ramulator.opened_cycles_0_0_4                   0                                      # Total cycles during which the level _0_0_4 had an opened row.
           ramulator.active_cycles_0_0_5            25239264                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5            25239264                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5            33297991                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.464297                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
           ramulator.opened_cycles_0_0_5                   0                                      # Total cycles during which the level _0_0_5 had an opened row.
           ramulator.active_cycles_0_0_6            25732197                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6            25732197                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6            33906460                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.472781                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
           ramulator.opened_cycles_0_0_6                   0                                      # Total cycles during which the level _0_0_6 had an opened row.
           ramulator.active_cycles_0_0_7            25152357                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7            25152357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7            33313697                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.464516                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
           ramulator.opened_cycles_0_0_7                   0                                      # Total cycles during which the level _0_0_7 had an opened row.
      ramulator.read_transaction_bytes_0           539350400                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           179218624                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             7236517                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              312135                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             3678989                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             5356534                                      # Number of row hits for read requests per channel per core
                                     [0]           2415490.0                                      # 
                                     [1]           1186337.0                                      # 
                                     [2]           1456091.0                                      # 
                                     [3]            298616.0                                      # 
ramulator.read_row_misses_channel_0_core              204974                                      # Number of row misses for read requests per channel per core
                                     [0]             69802.0                                      # 
                                     [1]             46233.0                                      # 
                                     [2]             62890.0                                      # 
                                     [3]             26049.0                                      # 
ramulator.read_row_conflicts_channel_0_core             2865842                                      # Number of row conflicts for read requests per channel per core
                                     [0]            416175.0                                      # 
                                     [1]           1366085.0                                      # 
                                     [2]            727206.0                                      # 
                                     [3]            356376.0                                      # 
 ramulator.write_row_hits_channel_0_core             1879983                                      # Number of row hits for write requests per channel per core
                                     [0]           1879983.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core              107161                                      # Number of row misses for write requests per channel per core
                                     [0]            107161.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_conflicts_channel_0_core              813147                                      # Number of row conflicts for write requests per channel per core
                                     [0]            813147.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
      ramulator.useless_activates_0_core                1217                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           99.719310                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           840440127                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
    ramulator.read_latency_sum_per_core0           840440127                                      # The memory latency cycles (in memory time domain) sum for all read requests per core
                                     [0]         283502493.0                                      # 
                                     [1]         256351249.0                                      # 
                                     [2]         228880252.0                                      # 
                                     [3]          71706133.0                                      # 
    ramulator.read_latency_avg_per_core0          403.543967                                      # The average memory latency cycles (in memory time domain) per request per each core
                                     [0]                97.7                                      # 
                                     [1]                98.6                                      # 
                                     [2]               101.9                                      # 
                                     [3]               105.3                                      # 
        ramulator.req_queue_length_avg_0           41.619390                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          2984817640                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0           11.214631                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           804279618                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0           30.404760                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          2180538022                                      # Write queue length sum per memory cycle per channel.
    ramulator.crow_invPRE_channel_0_core                   0                                      # Number of Precharge commands issued to be able to activate an entry in the CROW table.
    ramulator.crow_invACT_channel_0_core                   0                                      # Number of Activate command issued to fully activate the entry to invalidate from the CROW table.
ramulator.crow_full_restore_channel_0_core                   0                                      # Number of Activate commands issued to fully restore an entry that is being discarded due to inserting a new entry.
ramulator.crow_skip_full_restore_channel_0_core                   0                                      # Number of times full restore was not needed (FR bit not set) when discarding an entry due to inserting a new one.
  ramulator.crow_num_hits_channel_0_core                   0                                      # Number of hits to the CROW table (without additional activations needed for full restoration).
ramulator.crow_num_all_hits_channel_0_core                   0                                      # Number of hits to the CROW table.
ramulator.crow_num_misses_channel_0_core                   0                                      # Number of misses to the CROW table.
ramulator.crow_num_copies_channel_0_core                   0                                      # Number of row copy operation CROW performed.
ramulator.crow_num_fr_set_channel_0_core                   0                                      # Number of times FR bit is set when precharging.
ramulator.crow_num_fr_notset_channel_0_core                   0                                      # Number of times FR bit is not set when precharging.
ramulator.crow_num_fr_ref_channel_0_core                   0                                      # Number of times FR bit is set since the row won't be refreshed soon.
ramulator.crow_num_fr_restore_channel_0_core                   0                                      # Number of times FR bit is set since the row is not fully restored.
ramulator.crow_num_hits_with_fr_channel_0_core                   0                                      # Number of CROWTable hits to FR bit set entries.
ramulator.crow_bypass_copying_channel_0_core                   0                                      # Number of rows not copied to a copy row due to having only rows above the hit threshold already cached.
ramulator.crow_cycles_trcd_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRCD.
ramulator.crow_cycles_tras_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRAS.
ramulator.tl_dram_invalidate_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows invalidated during activation due to pending writes.
ramulator.tl_dram_precharge_cached_row_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows precharged to write data.
ramulator.tl_dram_precharge_failed_due_to_timing_channel_0_core                   0                                      # Number of cycles failed to issue a PRE command to TL-DRAM cache row.
              ramulator.record_read_hits           4163048.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           2415490.0                                      # 
                                     [1]            683651.0                                      # 
                                     [2]           1000531.0                                      # 
                                     [3]             63376.0                                      # 
            ramulator.record_read_misses            151536.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             69802.0                                      # 
                                     [1]             27783.0                                      # 
                                     [2]             48717.0                                      # 
                                     [3]              5234.0                                      # 
         ramulator.record_read_conflicts           1748449.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]            416175.0                                      # 
                                     [1]            769862.0                                      # 
                                     [2]            489132.0                                      # 
                                     [3]             73280.0                                      # 
             ramulator.record_write_hits           1879983.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]           1879983.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
           ramulator.record_write_misses            107161.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            107161.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
        ramulator.record_write_conflicts            813147.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            813147.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
     ramulator.record_read_latency_avg_0          441.105677                                      # The memory latency cycles (in memory time domain) average per core in this channel
                                     [0]                97.7                                      # 
                                     [1]               106.6                                      # 
                                     [2]               116.9                                      # 
                                     [3]               119.9                                      # 
                 ramulator.dram_capacity          2147483648                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            71716996                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            11228354                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             8428058                                      # Number of incoming read requests to DRAM per core
                                     [0]           2901481.0                                      # 
                                     [1]           2598735.0                                      # 
                                     [2]           2246225.0                                      # 
                                     [3]            681617.0                                      # 
                ramulator.write_requests             2800296                                      # Number of incoming write requests to DRAM per core
                                     [0]           2800296.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
       ramulator.ramulator_active_cycles            69439464                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          11228354.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          11228354.0                                      # 
ramulator.incoming_read_reqs_per_channel           8428058.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           8428058.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         12800000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          2984817640                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           804279618                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          2180538022                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           41.619390                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg           11.214631                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg           30.404760                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           6063209.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           2901481.0                                      # 
                                     [1]           1481303.0                                      # 
                                     [2]           1538409.0                                      # 
                                     [3]            142016.0                                      # 
         ramulator.record_write_requests           2800296.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           2800296.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
            ramulator.L3_cache_read_miss             8100116                                      # cache read miss count
           ramulator.L3_cache_write_miss              417359                                      # cache write miss count
        ramulator.L3_cache_prefetch_miss                   0                                      # cache prefetch miss count
         ramulator.L3_cache_prefetch_hit                   0                                      # prefetch requests that were already in the cache
           ramulator.L3_cache_total_miss             8517475                                      # cache total miss count
             ramulator.L3_cache_eviction             8428060                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             8361797                                      # cache read access count
         ramulator.L3_cache_write_access             2809079                                      # cache write access count
      ramulator.L3_cache_prefetch_access                   0                                      # cache prefetch access count
         ramulator.L3_cache_total_access            11170876                                      # cache total access count
             ramulator.L3_cache_mshr_hit                  11                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable               89404                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           286867984                                      # cpu cycle number
            ramulator.record_cycs_core_0           286867984                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           105669586                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            70759992                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           105669586                                      # cpu instruction number
            ramulator.record_cycs_core_1           149395396                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1            54493862                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1            70759992                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1           141723821                                      # cpu instruction number
            ramulator.record_cycs_core_2           208590011                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2            85805386                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2            70759992                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2           125482723                                      # cpu instruction number
            ramulator.record_cycs_core_3            62796299                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3           114808234                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3            70759992                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3           556198385                                      # cpu instruction number
