/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_6z;
  reg [10:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [28:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~((celloutsig_0_6z[6] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_12z = ~((in_data[136] | celloutsig_1_11z) & (celloutsig_1_0z[5] | celloutsig_1_10z));
  assign celloutsig_1_11z = celloutsig_1_0z[6] | ~(celloutsig_1_4z);
  assign celloutsig_0_19z = celloutsig_0_14z | ~(celloutsig_0_13z[2]);
  assign celloutsig_1_6z = celloutsig_1_2z | celloutsig_1_5z[8];
  assign celloutsig_0_11z = celloutsig_0_2z | celloutsig_0_6z[6];
  assign celloutsig_0_1z = in_data[26] | celloutsig_0_0z[4];
  assign celloutsig_0_31z = celloutsig_0_2z | celloutsig_0_18z[12];
  assign celloutsig_1_2z = celloutsig_1_1z[9] ^ in_data[123];
  assign celloutsig_1_3z = celloutsig_1_1z[2] ^ celloutsig_1_0z[7];
  assign celloutsig_0_29z = celloutsig_0_21z ^ celloutsig_0_11z;
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? { in_data[190], celloutsig_1_0z[7:1], 1'h1, celloutsig_1_0z[7:1], 1'h1 } : in_data[137:121];
  assign celloutsig_0_18z = celloutsig_0_17z[15] ? { celloutsig_0_6z[11:0], 1'h0, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z } : { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] !== celloutsig_1_0z[7:5];
  assign celloutsig_0_4z = in_data[44:31] !== in_data[83:70];
  assign celloutsig_1_10z = { celloutsig_1_1z[16:11], celloutsig_1_4z } !== { celloutsig_1_1z[14:9], celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_8z[7:1] !== in_data[32:26];
  assign celloutsig_1_5z = { in_data[161:135], celloutsig_1_3z, celloutsig_1_2z } | { in_data[167], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[27:18], celloutsig_0_1z } | { celloutsig_0_6z[10], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_30z[3:2], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_1z } | { celloutsig_0_20z[7:2], celloutsig_0_14z };
  assign celloutsig_0_2z = & celloutsig_0_0z[7:3];
  assign celloutsig_0_14z = | { celloutsig_0_7z[9:4], celloutsig_0_2z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_5z[28:13], celloutsig_1_12z };
  assign celloutsig_0_10z = ~^ in_data[50:44];
  assign celloutsig_0_21z = ~^ celloutsig_0_13z[7:5];
  assign celloutsig_0_3z = ^ { in_data[23:11], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_1z[4:0], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_27z = ^ celloutsig_0_17z[9:4];
  assign celloutsig_1_0z = in_data[105:98] >>> in_data[131:124];
  assign celloutsig_0_17z = { celloutsig_0_13z[10:4], celloutsig_0_7z, celloutsig_0_12z } >>> { celloutsig_0_2z, celloutsig_0_10z, 1'h0, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_17z[18:13], celloutsig_0_7z } >>> { celloutsig_0_8z[6:1], celloutsig_0_13z };
  assign celloutsig_0_30z = { in_data[92:88], celloutsig_0_10z, celloutsig_0_12z } >>> { celloutsig_0_24z[10:9], celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_0_8z = { celloutsig_0_0z[7:0], celloutsig_0_4z, celloutsig_0_1z } ~^ in_data[49:40];
  assign celloutsig_0_25z = celloutsig_0_24z[14:12] ~^ celloutsig_0_0z[8:6];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[8:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_6z[11:1];
  assign celloutsig_0_6z[2] = ~ in_data[16];
  assign celloutsig_0_6z[0] = ~ celloutsig_0_1z;
  assign celloutsig_0_20z[5] = ~ celloutsig_0_17z[11];
  assign { celloutsig_0_6z[3], celloutsig_0_6z[1], celloutsig_0_6z[12:4] } = { celloutsig_0_2z, celloutsig_0_1z, in_data[36:28] } ~^ { in_data[17], celloutsig_0_2z, in_data[26:18] };
  assign { celloutsig_0_20z[10:6], celloutsig_0_20z[4:0] } = { celloutsig_0_17z[16:12], celloutsig_0_17z[10:6] } ~^ { celloutsig_0_7z[5:1], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
