Metric,Value
design__lint_error__count,5
design__lint_timing_construct__count,0
design__lint_warning__count,56
design__inferred_latch__count,0
design__instance__count,15587
design__instance__area,226734
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,21
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,56
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.011710547842085361
power__switching__total,0.015924058854579926
power__leakage__total,2.403048426913301E-7
power__total,0.027634846046566963
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.9551056882389297
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.9551056882389297
timing__hold__ws__corner:nom_tt_025C_1v80,0.19858226736191795
timing__setup__ws__corner:nom_tt_025C_1v80,1.3089067977736475
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,461
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,56
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.751812300361078
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-1.751812300361078
timing__hold__ws__corner:nom_ss_100C_1v60,0.65244211879853
timing__setup__ws__corner:nom_ss_100C_1v60,0.2796181143549732
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,56
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.6333188597254263
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.6333188597254263
timing__hold__ws__corner:nom_ff_n40C_1v95,0.05008782419484681
timing__setup__ws__corner:nom_ff_n40C_1v95,1.5916477475406061
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,517
design__max_fanout_violation__count,56
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.6004814038193227
clock__skew__worst_setup,-1.8218733704007206
timing__hold__ws,0.05008782419484681
timing__setup__ws,-0.057299944189086974
timing__hold__tns,0.0
timing__setup__tns,-0.057299944189086974
timing__hold__wns,0
timing__setup__wns,-0.057299944189086974
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1
timing__setup_r2r__ws,-0.057300
timing__setup_r2r_vio__count,1
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,1.84 2.72 1376.32 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,311133
design__core__area,267253
design__instance__count__stdcell,15583
design__instance__area__stdcell,161645
design__instance__count__macros,4
design__instance__area__macros,65089.1
design__instance__utilization,0.848389
design__instance__utilization__stdcell,0.799576
design__power_grid_violation__count__net:VGND,6842
design__power_grid_violation__count__net:VPWR,6158
design__power_grid_violation__count,13000
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,421072
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,209
antenna__violating__nets,19
antenna__violating__pins,29
route__antenna_violation__count,19
route__net,11992
route__net__special,2
route__drc_errors__iter:1,10503
route__wirelength__iter:1,484591
route__drc_errors__iter:2,3799
route__wirelength__iter:2,480066
route__drc_errors__iter:3,3763
route__wirelength__iter:3,478818
route__drc_errors__iter:4,373
route__wirelength__iter:4,478266
route__drc_errors__iter:5,17
route__wirelength__iter:5,478226
route__drc_errors__iter:6,0
route__wirelength__iter:6,478205
route__drc_errors,0
route__wirelength,478205
route__vias,93534
route__vias__singlecut,93534
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,788.73
timing__unannotated_net__count__corner:nom_tt_025C_1v80,250
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,250
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,250
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,21
design__max_fanout_violation__count__corner:min_tt_025C_1v80,56
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.9061867068774655
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.9061867068774655
timing__hold__ws__corner:min_tt_025C_1v80,0.21392088705933998
timing__setup__ws__corner:min_tt_025C_1v80,1.3339125737090964
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,250
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,207
design__max_fanout_violation__count__corner:min_ss_100C_1v60,56
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.6611126277991637
clock__skew__worst_setup__corner:min_ss_100C_1v60,-1.6611126277991637
timing__hold__ws__corner:min_ss_100C_1v60,0.6780589615040147
timing__setup__ws__corner:min_ss_100C_1v60,0.6388845189275822
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,250
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,56
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.6004814038193227
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.6004814038193227
timing__hold__ws__corner:min_ff_n40C_1v95,0.05859246587091059
timing__setup__ws__corner:min_ff_n40C_1v95,1.6100810029843906
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,250
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,27
design__max_fanout_violation__count__corner:max_tt_025C_1v80,56
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.9939659376905073
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.9939659376905073
timing__hold__ws__corner:max_tt_025C_1v80,0.19602453548544893
timing__setup__ws__corner:max_tt_025C_1v80,1.2927224101521462
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,250
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,517
design__max_fanout_violation__count__corner:max_ss_100C_1v60,56
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.8218733704007206
clock__skew__worst_setup__corner:max_ss_100C_1v60,-1.8218733704007206
timing__hold__ws__corner:max_ss_100C_1v60,0.6482192743826355
timing__setup__ws__corner:max_ss_100C_1v60,-0.057299944189086974
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.057299944189086974
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.057299944189086974
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.057300
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,250
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,56
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.6606715361790053
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.6606715361790053
timing__hold__ws__corner:max_ff_n40C_1v95,0.050186523024527384
timing__setup__ws__corner:max_ff_n40C_1v95,1.5789006105005563
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,250
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,250
timing__unannotated_net_filtered__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
