   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"synopGMAC_stack_interface.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_EnableIRQ:
  59              	.LFB97:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1468 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  77              		.loc 1 1470 0
  78 000a 4FF46143 		mov	r3, #57600
  79 000e CEF20003 		movt	r3, 57344
  80 0012 97F90720 		ldrsb	r2, [r7, #7]
  81 0016 4FEA5212 		lsr	r2, r2, #5
  82 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  83 001c 01F01F01 		and	r1, r1, #31
  84 0020 4FF00100 		mov	r0, #1
  85 0024 00FA01F1 		lsl	r1, r0, r1
  86 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  87              		.loc 1 1471 0
  88 002c 07F10C07 		add	r7, r7, #12
  89 0030 BD46     		mov	sp, r7
  90 0032 80BC     		pop	{r7}
  91 0034 7047     		bx	lr
  92              		.cfi_endproc
  93              	.LFE97:
  95 0036 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  96              		.align	2
  97              		.thumb
  98              		.thumb_func
 100              	NVIC_SetPriority:
 101              	.LFB103:
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 102              		.loc 1 1551 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 7, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 16
 114 0004 00AF     		add	r7, sp, #0
 115              	.LCFI7:
 116              		.cfi_def_cfa_register 7
 117 0006 0346     		mov	r3, r0
 118 0008 3960     		str	r1, [r7, #0]
 119 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
 120              		.loc 1 1552 0
 121 000c 97F90730 		ldrsb	r3, [r7, #7]
 122 0010 002B     		cmp	r3, #0
 123 0012 10DA     		bge	.L5
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 124              		.loc 1 1553 0
 125 0014 4FF46D43 		mov	r3, #60672
 126 0018 CEF20003 		movt	r3, 57344
 127 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 128 001e 02F00F02 		and	r2, r2, #15
 129 0022 A2F10401 		sub	r1, r2, #4
 130 0026 3A68     		ldr	r2, [r7, #0]
 131 0028 D2B2     		uxtb	r2, r2
 132 002a 4FEA8202 		lsl	r2, r2, #2
 133 002e D2B2     		uxtb	r2, r2
 134 0030 5B18     		adds	r3, r3, r1
 135 0032 1A76     		strb	r2, [r3, #24]
 136 0034 0DE0     		b	.L4
 137              	.L5:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 138              		.loc 1 1555 0
 139 0036 4FF46143 		mov	r3, #57600
 140 003a CEF20003 		movt	r3, 57344
 141 003e 97F90710 		ldrsb	r1, [r7, #7]
 142 0042 3A68     		ldr	r2, [r7, #0]
 143 0044 D2B2     		uxtb	r2, r2
 144 0046 4FEA8202 		lsl	r2, r2, #2
 145 004a D2B2     		uxtb	r2, r2
 146 004c 5B18     		adds	r3, r3, r1
 147 004e 83F80023 		strb	r2, [r3, #768]
 148              	.L4:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 149              		.loc 1 1556 0
 150 0052 07F10C07 		add	r7, r7, #12
 151 0056 BD46     		mov	sp, r7
 152 0058 80BC     		pop	{r7}
 153 005a 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE103:
 157              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 158              		.align	2
 159              		.thumb
 160              		.thumb_func
 162              	NVIC_EncodePriority:
 163              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 164              		.loc 1 1593 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 32
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 80B4     		push	{r7}
 170              	.LCFI8:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0002 89B0     		sub	sp, sp, #36
 174              	.LCFI9:
 175              		.cfi_def_cfa_offset 40
 176 0004 00AF     		add	r7, sp, #0
 177              	.LCFI10:
 178              		.cfi_def_cfa_register 7
 179 0006 F860     		str	r0, [r7, #12]
 180 0008 B960     		str	r1, [r7, #8]
 181 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 182              		.loc 1 1594 0
 183 000c FB68     		ldr	r3, [r7, #12]
 184 000e 03F00703 		and	r3, r3, #7
 185 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 186              		.loc 1 1598 0
 187 0014 FB69     		ldr	r3, [r7, #28]
 188 0016 C3F10703 		rsb	r3, r3, #7
 189 001a 062B     		cmp	r3, #6
 190 001c 28BF     		it	cs
 191 001e 0623     		movcs	r3, #6
 192 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 193              		.loc 1 1599 0
 194 0022 FB69     		ldr	r3, [r7, #28]
 195 0024 03F10603 		add	r3, r3, #6
 196 0028 062B     		cmp	r3, #6
 197 002a 03D9     		bls	.L8
 198              		.loc 1 1599 0 is_stmt 0 discriminator 1
 199 002c FB69     		ldr	r3, [r7, #28]
 200 002e 03F1FF33 		add	r3, r3, #-1
 201 0032 01E0     		b	.L9
 202              	.L8:
 203              		.loc 1 1599 0 discriminator 2
 204 0034 4FF00003 		mov	r3, #0
 205              	.L9:
 206              		.loc 1 1599 0 discriminator 3
 207 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 208              		.loc 1 1602 0 is_stmt 1 discriminator 3
 209 003a BB69     		ldr	r3, [r7, #24]
 210 003c 4FF00102 		mov	r2, #1
 211 0040 02FA03F3 		lsl	r3, r2, r3
 212 0044 03F1FF33 		add	r3, r3, #-1
 213 0048 1A46     		mov	r2, r3
 214 004a BB68     		ldr	r3, [r7, #8]
 215 004c 1A40     		ands	r2, r2, r3
 216 004e 7B69     		ldr	r3, [r7, #20]
 217 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 218              		.loc 1 1603 0 discriminator 3
 219 0054 7B69     		ldr	r3, [r7, #20]
 220 0056 4FF00101 		mov	r1, #1
 221 005a 01FA03F3 		lsl	r3, r1, r3
 222 005e 03F1FF33 		add	r3, r3, #-1
 223 0062 1946     		mov	r1, r3
 224 0064 7B68     		ldr	r3, [r7, #4]
 225 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 226              		.loc 1 1601 0 discriminator 3
 227 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 228              		.loc 1 1605 0 discriminator 3
 229 006a 1846     		mov	r0, r3
 230 006c 07F12407 		add	r7, r7, #36
 231 0070 BD46     		mov	sp, r7
 232 0072 80BC     		pop	{r7}
 233 0074 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE105:
 237              		.comm	GMACdevice,196,4
 238              		.comm	synopGMACdev,4,4
 239 0076 00BF     		.bss
 240              		.align	2
 241              	SynopGMACPeriodicTimerCallback:
 242 0000 00000000 		.space	4
 243              		.align	2
 244              	SynopGMACDeletePeriodicTimer:
 245 0004 00000000 		.space	4
 246              		.comm	GMAC_Power_down,4,4
 247              		.section	.text.Eth_GetTxBuffer,"ax",%progbits
 248              		.align	2
 249              		.global	Eth_GetTxBuffer
 250              		.thumb
 251              		.thumb_func
 253              	Eth_GetTxBuffer:
 254              	.LFB117:
 255              		.file 2 "../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c"
   1:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
   2:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **  DAVE App Name : ETH001       App Version: 1.0.16               
   3:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
   6:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
   7:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*CODE_BLOCK_BEGIN[synopGMAC_stack_interface.c]*/
   8:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /* =============================================================================
   9:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Copyright (c) <2009> Synopsys, Inc.
  10:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  11:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
  12:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * of this software annotated with this license and associated documentation
  13:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * files (the "Software"), to deal in the Software without restriction,
  14:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * including without limitation the rights to use, copy, modify, merge, publish,
  15:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * distribute, sublicense, and/or sell copies of the Software, and to permit
  16:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * persons to whom the Software is furnished to do so, subject to the following
  17:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * conditions:
  18:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  19:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * The above copyright notice and this permission notice shall be included in
  20:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * all copies or substantial portions of the Software.
  21:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  22:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  23:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  24:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  25:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  26:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  27:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  28:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * SOFTWARE.
  29:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  30:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *============================================================================*/
  31:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /* =========================================================================== * 
  32:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Copyright (c) 2011, Infineon Technologies AG                                *
  33:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * All rights reserved.                                                        * 
  34:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *                                                                             *
  35:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Redistribution and use in source and binary forms, with or without          *
  36:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * modification, are permitted provided that the following conditions are met: *
  37:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Redistributions of source code must retain the above copyright notice, this *
  38:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * list of conditions and the following disclaimer. Redistributions in binary  *
  39:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * form must reproduce the above copyright notice, this list of conditions and *
  40:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * the following disclaimer in the documentation and/or other materials        *
  41:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * provided with the distribution. Neither the name of the copyright holders   * 
  42:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * nor the names of its contributors may be used to endorse or promote         *
  43:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * products derived from this software without specific prior written          * 
  44:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * permission.                                                                 *
  45:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *                                                                             *
  46:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" *
  47:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       *
  48:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      *
  49:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR           *
  50:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       *
  51:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         * 
  52:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; *
  53:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    *
  54:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     *
  55:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF      *
  56:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                                  *
  57:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * To improve the quality of the software, users are encouraged to share       *
  58:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * modifications, enhancements or bug fixes with                               *
  59:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Infineon Technologies AG (dave@infineon.com).                               *
  60:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *                                                                             *
  61:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * ========================================================================== *
  62:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ********************************************************************************
  63:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  64:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  65:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** PLATFORM : Infineon XMC4000 Series                                         **
  66:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  67:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** COMPILER : Compiler Independent                                            **
  68:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  69:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** AUTHOR : DAVE App Developer                                                **
  70:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  71:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** MAY BE CHANGED BY USER [Yes/No]: Yes                                       **
  72:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  73:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** MODIFICATION DATE : Dec 12, 2012                                           **
  74:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  75:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
  76:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  
  77:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
  78:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                       Author(s) Identity                                   **
  79:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ********************************************************************************
  80:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                                                                            **
  81:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** Initials     Name                                                          **
  82:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** ---------------------------------------------------------------------------**
  83:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ** JRP          DAVE App Developer                                            **
  84:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** ********************************************************************************
  85:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
  86:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  87:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * @file synopGMAC_stack_interface.c
  88:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * 
  89:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * @App Version ETH001 <1.0.16>
  90:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  91:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * @brief  Network Interface code for Synop GMAC 
  92:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  93:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * Revision History
  94:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * 12 Dec 2012  v1.0.16    Base line from version v1.0.14
  95:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *                         dbg002 related macros are added
  96:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  *
  97:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  */
  98:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
  99:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  ** INCLUDE FILES                                                             **
 100:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  ******************************************************************************/
 101:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 102:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 103:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #include <DAVE3.h>
 104:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 105:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   
 106:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*****************************************************************************
 107:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               DUMMY DEFINTIONS OF DEBUG LOG MACROS
 108:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *****************************************************************************/
 109:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*These definitions are included here to avoid compilation errors,
 110:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  since the DBG002 app is not part of the project. All the macros are defined
 111:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  as empty*/ 
 112:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifndef _DBG002_H_
 113:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 114:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_RegisterCallBack(A,B,C)
 115:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_I(e) 
 116:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IG(e,g) 
 117:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IH(e,h) 
 118:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IP(e,p) 
 119:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IGH(e,g,h) 
 120:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IGP(e,g,p) 
 121:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IHP(e,h,p) 
 122:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IGHP(e,g,h,p) 
 123:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_N(e) 
 124:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NG(e,g) 
 125:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NH(e,h) 
 126:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NP(e,p) 
 127:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NGH(e,g,h) 
 128:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NGP(e,g,p) 
 129:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NHP(e,h,p) 
 130:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_NGHP(e,g,h,p) 
 131:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_ID(e) 
 132:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_IS(e) 
 133:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_ISG(e,g) 
 134:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_SAFETY_CRITICAL(groupid,messageid,length,value)
 135:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_CRITICAL(groupid,messageid,length,value)
 136:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 137:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_WARNING(groupid,messageid,length,value)
 138:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_INFO(groupid,messageid,length,value)
 139:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_TRACE(groupid,messageid,length,value)
 140:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_FUNCTION_ENTRY(GID, Status) 
 141:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define DBG002_FUNCTION_EXIT(GID, Status) 
 142:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 143:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif/* End of defintions of dummy Debug Log macros*/                  
 144:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 145:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /**
 146:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * @ingroup Ethernet_publicparam
 147:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * @{
 148:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  */
 149:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 150:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
 151:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                      Global Macro Definitions                              **
 152:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
 153:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define APP_GID DBG002_GID_ETH001
 154:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 155:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef CHECKSUM_BY_HARDWARE
 156:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   #define IPC_OFFLOAD
 157:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 158:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #define   ETH_BASE          (ETH0_BASE + 0x1000U)  /* not defined in XMC4500 header */
 159:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
 160:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                      Global Variable Definitions                           **
 161:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
 162:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 163:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 164:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /* These are the global pointers for their respective structures */
 165:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** synopGMACdevice GMACdevice;
 166:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** synopGMACdevice *synopGMACdev;
 167:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 168:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** static SynopGMACPeriodicTimerCallbackType SynopGMACPeriodicTimerCallback;
 169:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** static SynopGMACDeletePeriodicTimerType SynopGMACDeletePeriodicTimer;
 170:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 171:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /** Receive packet buffer list */
 172:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** extern uint8_t Eth_RxBuffer[RX_BUFFER_SIZE];
 173:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** extern uint8_t Eth_TxBuffer[RX_BUFFER_SIZE];
 174:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 175:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /* Cable plug-unplug Timer Handle */
 176:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*handle_t Eth_TimerHandle;*/
 177:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 178:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /* This global variable is used to indicate the ISR whether the interrupts
 179:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  * occurred in the process of powering down the mac or not
 180:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  */
 181:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** uint32_t GMAC_Power_down;
 182:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** extern s32 synopGMAC_set_tx_address(synopGMACdevice * gmacdev,u32 count, u32 Buffer1);
 183:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
 184:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                      Private Function Declarations                         **
 185:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
 186:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 187:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** static void Eth_lGetRMONCounters(Eth_StructRMONCountersType *Eth_IoctlParam);
 188:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 189:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
 190:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                      Public Function Definitions                           **
 191:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
 192:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_GetTxBuffer(uint8_t** Buffer)
 193:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 256              		.loc 2 193 0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 8
 259              		@ frame_needed = 1, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 261 0000 80B4     		push	{r7}
 262              	.LCFI11:
 263              		.cfi_def_cfa_offset 4
 264              		.cfi_offset 7, -4
 265 0002 83B0     		sub	sp, sp, #12
 266              	.LCFI12:
 267              		.cfi_def_cfa_offset 16
 268 0004 00AF     		add	r7, sp, #0
 269              	.LCFI13:
 270              		.cfi_def_cfa_register 7
 271 0006 7860     		str	r0, [r7, #4]
 194:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	*Buffer = (uint8_t*)synopGMACdev->TxNextDesc->buffer1;
 272              		.loc 2 194 0
 273 0008 40F20003 		movw	r3, #:lower16:synopGMACdev
 274 000c C0F20003 		movt	r3, #:upper16:synopGMACdev
 275 0010 1B68     		ldr	r3, [r3, #0]
 276 0012 5B6C     		ldr	r3, [r3, #68]
 277 0014 9B68     		ldr	r3, [r3, #8]
 278 0016 1A46     		mov	r2, r3
 279 0018 7B68     		ldr	r3, [r7, #4]
 280 001a 1A60     		str	r2, [r3, #0]
 195:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	return DAVEApp_SUCCESS;
 281              		.loc 2 195 0
 282 001c 4FF00003 		mov	r3, #0
 196:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 283              		.loc 2 196 0
 284 0020 1846     		mov	r0, r3
 285 0022 07F10C07 		add	r7, r7, #12
 286 0026 BD46     		mov	sp, r7
 287 0028 80BC     		pop	{r7}
 288 002a 7047     		bx	lr
 289              		.cfi_endproc
 290              	.LFE117:
 292              		.section	.text.Eth_InitNetworkInterface,"ax",%progbits
 293              		.align	2
 294              		.global	Eth_InitNetworkInterface
 295              		.thumb
 296              		.thumb_func
 298              	Eth_InitNetworkInterface:
 299              	.LFB118:
 197:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_InitNetworkInterface(void)
 198:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 300              		.loc 2 198 0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304 0000 80B5     		push	{r7, lr}
 305              	.LCFI14:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 7, -8
 308              		.cfi_offset 14, -4
 309 0002 00AF     		add	r7, sp, #0
 310              	.LCFI15:
 311              		.cfi_def_cfa_register 7
 199:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMACdev = &GMACdevice;
 312              		.loc 2 199 0
 313 0004 40F20003 		movw	r3, #:lower16:synopGMACdev
 314 0008 C0F20003 		movt	r3, #:upper16:synopGMACdev
 315 000c 40F20002 		movw	r2, #:lower16:GMACdevice
 316 0010 C0F20002 		movt	r2, #:upper16:GMACdevice
 317 0014 1A60     		str	r2, [r3, #0]
 200:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Set Ethernet MAC interface  (RMII/MII) to one selected by user */
 201:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   WR_REG(ETH0_CON->CON, ETH_CON_INFSEL_Msk, ETH_CON_INFSEL_Pos, ETH_MAC_SEL);
 318              		.loc 2 201 0
 319 0016 44F24003 		movw	r3, #16448
 320 001a C5F20003 		movt	r3, 20480
 321 001e 44F24002 		movw	r2, #16448
 322 0022 C5F20002 		movt	r2, 20480
 323 0026 1268     		ldr	r2, [r2, #0]
 324 0028 42F08062 		orr	r2, r2, #67108864
 325 002c 1A60     		str	r2, [r3, #0]
 202:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    
 203:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   
 204:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* To Deassert */
 205:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RESET001_DeassertReset(PER2_ETH0);
 326              		.loc 2 205 0
 327 002e 4FF00400 		mov	r0, #4
 328 0032 C2F20000 		movt	r0, 8192
 329 0036 FFF7FEFF 		bl	RESET001_DeassertReset
 206:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /** Configure CLKSET*/
 207:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   WR_REG(SCU_CLK->CLKSET, SCU_CLK_CLKSTAT_ETH0CST_Msk, SCU_CLK_CLKSTAT_ETH0CST_Pos, 1U);  
 330              		.loc 2 207 0
 331 003a 4FF48C43 		mov	r3, #17920
 332 003e C5F20003 		movt	r3, 20480
 333 0042 4FF48C42 		mov	r2, #17920
 334 0046 C5F20002 		movt	r2, 20480
 335 004a 5268     		ldr	r2, [r2, #4]
 336 004c 42F00402 		orr	r2, r2, #4
 337 0050 5A60     		str	r2, [r3, #4]
 208:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Pad Driver Mode settings */  
 209:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* OUT PINs used in ETH for setting Pad drive modes */   
 210:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Configuration of TXD0 Pin 2.8 based on User configuration */                                  
 211:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   WR_REG(PORT2->PDR1, PORT2_PDR1_PD8_Msk, PORT2_PDR1_PD8_Pos, 0U);    
 338              		.loc 2 211 0
 339 0052 4FF40243 		mov	r3, #33280
 340 0056 C4F60203 		movt	r3, 18434
 341 005a 4FF40242 		mov	r2, #33280
 342 005e C4F60202 		movt	r2, 18434
 343 0062 526C     		ldr	r2, [r2, #68]
 344 0064 22F00702 		bic	r2, r2, #7
 345 0068 5A64     		str	r2, [r3, #68]
 212:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Configuration of TXD1 Pin 2.9 based on User configuration */                                  
 213:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   WR_REG(PORT2->PDR1, PORT2_PDR1_PD9_Msk, PORT2_PDR1_PD9_Pos, 0U);    
 346              		.loc 2 213 0
 347 006a 4FF40243 		mov	r3, #33280
 348 006e C4F60203 		movt	r3, 18434
 349 0072 4FF40242 		mov	r2, #33280
 350 0076 C4F60202 		movt	r2, 18434
 351 007a 526C     		ldr	r2, [r2, #68]
 352 007c 22F07002 		bic	r2, r2, #112
 353 0080 5A64     		str	r2, [r3, #68]
 214:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Configuration of TXD1 Pin 2.5 based on User configuration */
 215:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   WR_REG(PORT2->PDR0, PORT2_PDR0_PD5_Msk, PORT2_PDR0_PD5_Pos, 0U);   
 354              		.loc 2 215 0
 355 0082 4FF40243 		mov	r3, #33280
 356 0086 C4F60203 		movt	r3, 18434
 357 008a 4FF40242 		mov	r2, #33280
 358 008e C4F60202 		movt	r2, 18434
 359 0092 126C     		ldr	r2, [r2, #64]
 360 0094 22F4E002 		bic	r2, r2, #7340032
 361 0098 1A64     		str	r2, [r3, #64]
 216:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_1>>> */
 217:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Attach the device to MAC struct. This will configure all the required base
 218:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    * addresses such as MAC base, Configuration base, PHY base address
 219:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    * (out of 32 possible phys )
 220:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    */
 221:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_attach(synopGMACdev, ETH0_BASE, ETH_BASE, PHY_BASE_ADDRESS);  
 362              		.loc 2 221 0
 363 009a 40F20003 		movw	r3, #:lower16:synopGMACdev
 364 009e C0F20003 		movt	r3, #:upper16:synopGMACdev
 365 00a2 1B68     		ldr	r3, [r3, #0]
 366 00a4 1846     		mov	r0, r3
 367 00a6 4FF44041 		mov	r1, #49152
 368 00aa C5F20001 		movt	r1, 20480
 369 00ae 4FF45042 		mov	r2, #53248
 370 00b2 C5F20002 		movt	r2, 20480
 371 00b6 4FF00003 		mov	r3, #0
 372 00ba FFF7FEFF 		bl	synopGMAC_attach
 222:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Reset the GMAC */
 223:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_reset(synopGMACdev);
 373              		.loc 2 223 0
 374 00be 40F20003 		movw	r3, #:lower16:synopGMACdev
 375 00c2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 376 00c6 1B68     		ldr	r3, [r3, #0]
 377 00c8 1846     		mov	r0, r3
 378 00ca FFF7FEFF 		bl	synopGMAC_reset
 224:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   
 225:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   DBG002_INFO(APP_GID, ETH_INIT_SUCCESS, 0, NULL);
 226:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return DAVEApp_SUCCESS;
 379              		.loc 2 226 0
 380 00ce 4FF00003 		mov	r3, #0
 227:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 381              		.loc 2 227 0
 382 00d2 1846     		mov	r0, r3
 383 00d4 80BD     		pop	{r7, pc}
 384              		.cfi_endproc
 385              	.LFE118:
 387 00d6 00BF     		.section	.text.Eth_ExitNetworkInterface,"ax",%progbits
 388              		.align	2
 389              		.global	Eth_ExitNetworkInterface
 390              		.thumb
 391              		.thumb_func
 393              	Eth_ExitNetworkInterface:
 394              	.LFB119:
 228:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 229:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 230:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** void Eth_ExitNetworkInterface(void)
 231:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 395              		.loc 2 231 0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 1, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 400 0000 80B4     		push	{r7}
 401              	.LCFI16:
 402              		.cfi_def_cfa_offset 4
 403              		.cfi_offset 7, -4
 404 0002 00AF     		add	r7, sp, #0
 405              	.LCFI17:
 406              		.cfi_def_cfa_register 7
 232:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_2>>> */
 233:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* This function is an empty function kept for uniformity */
 234:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   DBG002_INFO(APP_GID, ETH_EXIT_SUCCESS, 0, NULL);
 235:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 407              		.loc 2 235 0
 408 0004 BD46     		mov	sp, r7
 409 0006 80BC     		pop	{r7}
 410 0008 7047     		bx	lr
 411              		.cfi_endproc
 412              	.LFE119:
 414 000a 00BF     		.section	.text.Eth_OpenNetworkInterface,"ax",%progbits
 415              		.align	2
 416              		.global	Eth_OpenNetworkInterface
 417              		.thumb
 418              		.thumb_func
 420              	Eth_OpenNetworkInterface:
 421              	.LFB120:
 236:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 237:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 238:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_OpenNetworkInterface(void)
 239:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 422              		.loc 2 239 0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 16
 425              		@ frame_needed = 1, uses_anonymous_args = 0
 426 0000 90B5     		push	{r4, r7, lr}
 427              	.LCFI18:
 428              		.cfi_def_cfa_offset 12
 429              		.cfi_offset 4, -12
 430              		.cfi_offset 7, -8
 431              		.cfi_offset 14, -4
 432 0002 89B0     		sub	sp, sp, #36
 433              	.LCFI19:
 434              		.cfi_def_cfa_offset 48
 435 0004 04AF     		add	r7, sp, #16
 436              	.LCFI20:
 437              		.cfi_def_cfa 7, 32
 240:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_3>>> */
 241:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   status_t Status = ETH_OPEN_ERROR;
 438              		.loc 2 241 0
 439 0006 4FF00203 		mov	r3, #2
 440 000a FB60     		str	r3, [r7, #12]
 242:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t DescCount = 0;
 441              		.loc 2 242 0
 442 000c 4FF00003 		mov	r3, #0
 443 0010 BB60     		str	r3, [r7, #8]
 243:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   int32_t DescStatus = -1;
 444              		.loc 2 243 0
 445 0012 4FF0FF33 		mov	r3, #-1
 446 0016 7B60     		str	r3, [r7, #4]
 244:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 245:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   do
 246:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 247:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Now platform dependent initialization.*/
 248:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 249:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Attach the device to MAC struct. This will configure all the required base
 250:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * addresses such as MAC base, Configuration base, PHY base address(out of 32
 251:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * possible PHYs)
 252:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 253:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 254:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_attach(synopGMACdev, ETH0_BASE, ETH_BASE, PHY_BASE_ADDRESS);
 447              		.loc 2 254 0
 448 0018 40F20003 		movw	r3, #:lower16:synopGMACdev
 449 001c C0F20003 		movt	r3, #:upper16:synopGMACdev
 450 0020 1B68     		ldr	r3, [r3, #0]
 451 0022 1846     		mov	r0, r3
 452 0024 4FF44041 		mov	r1, #49152
 453 0028 C5F20001 		movt	r1, 20480
 454 002c 4FF45042 		mov	r2, #53248
 455 0030 C5F20002 		movt	r2, 20480
 456 0034 4FF00003 		mov	r3, #0
 457 0038 FFF7FEFF 		bl	synopGMAC_attach
 255:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 256:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Lets read the version of IP in to device structure*/
 257:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_read_version(synopGMACdev);
 458              		.loc 2 257 0
 459 003c 40F20003 		movw	r3, #:lower16:synopGMACdev
 460 0040 C0F20003 		movt	r3, #:upper16:synopGMACdev
 461 0044 1B68     		ldr	r3, [r3, #0]
 462 0046 1846     		mov	r0, r3
 463 0048 FFF7FEFF 		bl	synopGMAC_read_version
 258:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 259:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Stack should use IOCTL to get the MAC Address */
 260:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_get_mac_addr(synopGMACdev, GmacAddr0High, GmacAddr0Low,
 464              		.loc 2 260 0
 465 004c 40F20003 		movw	r3, #:lower16:synopGMACdev
 466 0050 C0F20003 		movt	r3, #:upper16:synopGMACdev
 467 0054 1A68     		ldr	r2, [r3, #0]
 261:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->MacAddress);
 468              		.loc 2 261 0
 469 0056 40F20003 		movw	r3, #:lower16:synopGMACdev
 470 005a C0F20003 		movt	r3, #:upper16:synopGMACdev
 471 005e 1B68     		ldr	r3, [r3, #0]
 472 0060 03F1BC03 		add	r3, r3, #188
 260:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_get_mac_addr(synopGMACdev, GmacAddr0High, GmacAddr0Low,
 473              		.loc 2 260 0
 474 0064 1046     		mov	r0, r2
 475 0066 4FF04001 		mov	r1, #64
 476 006a 4FF04402 		mov	r2, #68
 477 006e FFF7FEFF 		bl	synopGMAC_get_mac_addr
 262:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 263:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Check for PHY initialization */
 264:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_set_mdc_clk_div(synopGMACdev, GmiiCsrClk3);
 478              		.loc 2 264 0
 479 0072 40F20003 		movw	r3, #:lower16:synopGMACdev
 480 0076 C0F20003 		movt	r3, #:upper16:synopGMACdev
 481 007a 1B68     		ldr	r3, [r3, #0]
 482 007c 1846     		mov	r0, r3
 483 007e 4FF00C01 		mov	r1, #12
 484 0082 FFF7FEFF 		bl	synopGMAC_set_mdc_clk_div
 265:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 266:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMACdev->ClockDivMdc = synopGMAC_get_mdc_clk_div(synopGMACdev);
 485              		.loc 2 266 0
 486 0086 40F20003 		movw	r3, #:lower16:synopGMACdev
 487 008a C0F20003 		movt	r3, #:upper16:synopGMACdev
 488 008e 1C68     		ldr	r4, [r3, #0]
 489 0090 40F20003 		movw	r3, #:lower16:synopGMACdev
 490 0094 C0F20003 		movt	r3, #:upper16:synopGMACdev
 491 0098 1B68     		ldr	r3, [r3, #0]
 492 009a 1846     		mov	r0, r3
 493 009c FFF7FEFF 		bl	synopGMAC_get_mdc_clk_div
 494 00a0 0346     		mov	r3, r0
 495 00a2 C4F8A430 		str	r3, [r4, #164]
 267:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 268:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Initialize Ethernet PHY */
 269:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Status = PHY_InitializeDevice();
 496              		.loc 2 269 0
 497 00a6 FFF7FEFF 		bl	PHY_InitializeDevice
 498 00aa F860     		str	r0, [r7, #12]
 270:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if (Status != DAVEApp_SUCCESS)
 499              		.loc 2 270 0
 500 00ac FB68     		ldr	r3, [r7, #12]
 501 00ae 002B     		cmp	r3, #0
 502 00b0 40F03D81 		bne	.L23
 503              	.L17:
 271:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 272:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DBG002_ERROR(APP_GID, Status, 0, NULL);
 273:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 274:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 275:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 276:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifndef BUILD_UIP  /* UIP polls the packets. Hence no interrupt handler.*/
 277:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* ISR will be registered via NVIC */
 278:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     NVIC_SetPriority(108, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 504              		.loc 2 278 0
 505 00b4 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 506 00b8 0346     		mov	r3, r0
 507 00ba 1846     		mov	r0, r3
 508 00bc 4FF03F01 		mov	r1, #63
 509 00c0 4FF00002 		mov	r2, #0
 510 00c4 FFF7FEFF 		bl	NVIC_EncodePriority
 511 00c8 0346     		mov	r3, r0
 512 00ca 4FF06C00 		mov	r0, #108
 513 00ce 1946     		mov	r1, r3
 514 00d0 FFF7FEFF 		bl	NVIC_SetPriority
 279:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****        			                                    63, 0));
 280:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     NVIC_EnableIRQ(108);
 515              		.loc 2 280 0
 516 00d4 4FF06C00 		mov	r0, #108
 517 00d8 FFF7FEFF 		bl	NVIC_EnableIRQ
 281:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif 
 282:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 283:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Set up the TX descriptor queue/ring */
 284:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Configure the descriptors in RING mode */
 285:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_setup_tx_desc_queue(synopGMACdev, TRANSMIT_DESC_SIZE, RINGMODE);
 518              		.loc 2 285 0
 519 00dc 40F20003 		movw	r3, #:lower16:synopGMACdev
 520 00e0 C0F20003 		movt	r3, #:upper16:synopGMACdev
 521 00e4 1B68     		ldr	r3, [r3, #0]
 522 00e6 1846     		mov	r0, r3
 523 00e8 4FF00601 		mov	r1, #6
 524 00ec 4FF00102 		mov	r2, #1
 525 00f0 FFF7FEFF 		bl	synopGMAC_setup_tx_desc_queue
 286:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 287:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Program the transmit descriptor base address in to DmaTxBase Address */
 288:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_init_tx_desc_base(synopGMACdev);
 526              		.loc 2 288 0
 527 00f4 40F20003 		movw	r3, #:lower16:synopGMACdev
 528 00f8 C0F20003 		movt	r3, #:upper16:synopGMACdev
 529 00fc 1B68     		ldr	r3, [r3, #0]
 530 00fe 1846     		mov	r0, r3
 531 0100 FFF7FEFF 		bl	synopGMAC_init_tx_desc_base
 289:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 290:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Set up the Rx descriptor queue/ring */
 291:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_setup_rx_desc_queue(synopGMACdev, RECEIVE_DESC_SIZE, RINGMODE);
 532              		.loc 2 291 0
 533 0104 40F20003 		movw	r3, #:lower16:synopGMACdev
 534 0108 C0F20003 		movt	r3, #:upper16:synopGMACdev
 535 010c 1B68     		ldr	r3, [r3, #0]
 536 010e 1846     		mov	r0, r3
 537 0110 4FF00601 		mov	r1, #6
 538 0114 4FF00102 		mov	r2, #1
 539 0118 FFF7FEFF 		bl	synopGMAC_setup_rx_desc_queue
 292:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 293:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Program the receive descriptor base address in to DmaTxBase Address */
 294:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_init_rx_desc_base(synopGMACdev);
 540              		.loc 2 294 0
 541 011c 40F20003 		movw	r3, #:lower16:synopGMACdev
 542 0120 C0F20003 		movt	r3, #:upper16:synopGMACdev
 543 0124 1B68     		ldr	r3, [r3, #0]
 544 0126 1846     		mov	r0, r3
 545 0128 FFF7FEFF 		bl	synopGMAC_init_rx_desc_base
 295:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 296:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef ENH_DESC_8W
 297:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Note: Keeping the default values */
 298:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* pbl32 incr with rxthreshold 128 and Desc is 8 Words */
 299:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_dma_bus_mode_init(synopGMACdev, DmaBurstLength32 |
 546              		.loc 2 299 0
 547 012c 40F20003 		movw	r3, #:lower16:synopGMACdev
 548 0130 C0F20003 		movt	r3, #:upper16:synopGMACdev
 549 0134 1B68     		ldr	r3, [r3, #0]
 550 0136 1846     		mov	r0, r3
 551 0138 42F28801 		movw	r1, #8328
 552 013c FFF7FEFF 		bl	synopGMAC_dma_bus_mode_init
 300:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         DmaDescriptorSkip2 | DmaDescriptor8Words );
 301:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 302:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #else
 303:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Note: Keeping the default values */
 304:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* pbl32 incr with rxthreshold 128 */
 305:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_dma_bus_mode_init(synopGMACdev,
 306:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         DmaBurstLength32 | DmaDescriptorSkip2);
 307:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 308:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 309:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Configure Store and forward, OSF, RX threshold control */
 310:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_dma_control_init(synopGMACdev,
 553              		.loc 2 310 0
 554 0140 40F20003 		movw	r3, #:lower16:synopGMACdev
 555 0144 C0F20003 		movt	r3, #:upper16:synopGMACdev
 556 0148 1B68     		ldr	r3, [r3, #0]
 557 014a 1846     		mov	r0, r3
 558 014c 4FF01C01 		mov	r1, #28
 559 0150 C0F22001 		movt	r1, 32
 560 0154 FFF7FEFF 		bl	synopGMAC_dma_control_init
 311:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         DmaStoreAndForward | DmaTxSecondFrame | DmaRxThreshCtrl128);
 312:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		 
 313:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef HALF_DUPLEX
 314:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMACdev->DuplexMode = HALFDUPLEX;
 315:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #else
 316:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMACdev->DuplexMode = FULLDUPLEX;
 561              		.loc 2 316 0
 562 0158 40F20003 		movw	r3, #:lower16:synopGMACdev
 563 015c C0F20003 		movt	r3, #:upper16:synopGMACdev
 564 0160 1B68     		ldr	r3, [r3, #0]
 565 0162 4FF00202 		mov	r2, #2
 566 0166 C3F8AC20 		str	r2, [r3, #172]
 317:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 318:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 319:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef SPEED_100	
 320:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	synopGMAC_rmii_100mbps_enable(synopGMACdev); 
 321:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 322:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 323:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #if AUTO_NEGO
 324:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	synopGMAC_rmii_100mbps_enable(synopGMACdev); 
 567              		.loc 2 324 0
 568 016a 40F20003 		movw	r3, #:lower16:synopGMACdev
 569 016e C0F20003 		movt	r3, #:upper16:synopGMACdev
 570 0172 1B68     		ldr	r3, [r3, #0]
 571 0174 1846     		mov	r0, r3
 572 0176 FFF7FEFF 		bl	synopGMAC_rmii_100mbps_enable
 325:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 326:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Initialize the MAC interface */
 327:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_mac_init(synopGMACdev);
 573              		.loc 2 327 0
 574 017a 40F20003 		movw	r3, #:lower16:synopGMACdev
 575 017e C0F20003 		movt	r3, #:upper16:synopGMACdev
 576 0182 1B68     		ldr	r3, [r3, #0]
 577 0184 1846     		mov	r0, r3
 578 0186 FFF7FEFF 		bl	synopGMAC_mac_init
 328:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 329:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef ENABLE_MULTICAST    
 330:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* To enable Multicast */
 331:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_multicast_enable(synopGMACdev);
 579              		.loc 2 331 0
 580 018a 40F20003 		movw	r3, #:lower16:synopGMACdev
 581 018e C0F20003 		movt	r3, #:upper16:synopGMACdev
 582 0192 1B68     		ldr	r3, [r3, #0]
 583 0194 1846     		mov	r0, r3
 584 0196 FFF7FEFF 		bl	synopGMAC_multicast_enable
 332:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 333:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_multicast_hash_filter_enable(synopGMACdev);
 585              		.loc 2 333 0
 586 019a 40F20003 		movw	r3, #:lower16:synopGMACdev
 587 019e C0F20003 		movt	r3, #:upper16:synopGMACdev
 588 01a2 1B68     		ldr	r3, [r3, #0]
 589 01a4 1846     		mov	r0, r3
 590 01a6 FFF7FEFF 		bl	synopGMAC_multicast_hash_filter_enable
 334:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 335:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     
 336:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    /* To enable Broadcast */
 337:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    synopGMAC_broadcast_enable(synopGMACdev);
 591              		.loc 2 337 0
 592 01aa 40F20003 		movw	r3, #:lower16:synopGMACdev
 593 01ae C0F20003 		movt	r3, #:upper16:synopGMACdev
 594 01b2 1B68     		ldr	r3, [r3, #0]
 595 01b4 1846     		mov	r0, r3
 596 01b6 FFF7FEFF 		bl	synopGMAC_broadcast_enable
 338:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    
 339:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef  ENABLE_PROMISCUOUS
 340:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    /* To enable Promiscuous Mode. */
 341:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    synopGMAC_promisc_enable(synopGMACdev); 
 342:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 343:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    
 344:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifndef HALF_DUPLEX
 345:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* This enables the pause control in Full Duplex mode of operation */
 346:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     //synopGMAC_pause_control(synopGMACdev);
 347:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 348:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 349:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Enable this when Stack allows CHECKSUM OFFLOADING */
 350:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef IPC_OFFLOAD
 351:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_3_1>>> */
 352:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_3_2>>> */
 353:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 354:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* IPC Checksum offloading is enabled for this driver. Should only be used
 355:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * if Full IP checksum offload engine is configured in the hardware
 356:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 357:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 358:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Enable the offload engine in the receive path */
 359:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_rx_chksum_offload(synopGMACdev);
 597              		.loc 2 359 0
 598 01ba 40F20003 		movw	r3, #:lower16:synopGMACdev
 599 01be C0F20003 		movt	r3, #:upper16:synopGMACdev
 600 01c2 1B68     		ldr	r3, [r3, #0]
 601 01c4 1846     		mov	r0, r3
 602 01c6 FFF7FEFF 		bl	synopGMAC_enable_rx_chksum_offload
 360:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 361:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* This is default configuration, DMA drops the packets if error in
 362:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * encapsulated Ethernet payload
 363:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 364:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_rx_tcpip_chksum_drop_enable(synopGMACdev);
 603              		.loc 2 364 0
 604 01ca 40F20003 		movw	r3, #:lower16:synopGMACdev
 605 01ce C0F20003 		movt	r3, #:upper16:synopGMACdev
 606 01d2 1B68     		ldr	r3, [r3, #0]
 607 01d4 1846     		mov	r0, r3
 608 01d6 FFF7FEFF 		bl	synopGMAC_rx_tcpip_chksum_drop_enable
 609              	.L20:
 365:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 366:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* The FEF bit in DMA control register is configured to 0 indicating DMA to
 367:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * drop the errored frames.
 368:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 369:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 370:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 371:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     do
 372:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 373:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescStatus = synopGMAC_set_rx_qptr(synopGMACdev,
 610              		.loc 2 373 0 discriminator 1
 611 01da 40F20003 		movw	r3, #:lower16:synopGMACdev
 612 01de C0F20003 		movt	r3, #:upper16:synopGMACdev
 613 01e2 1968     		ldr	r1, [r3, #0]
 374:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                  (uint32_t)&Eth_RxBuffer[DescCount * ETH_PACKET_SIZE],
 614              		.loc 2 374 0 discriminator 1
 615 01e4 BB68     		ldr	r3, [r7, #8]
 616 01e6 40F2DC52 		movw	r2, #1500
 617 01ea 02FB03F3 		mul	r3, r2, r3
 618 01ee 03F11402 		add	r2, r3, #20
 619 01f2 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 620 01f6 C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 621 01fa D318     		adds	r3, r2, r3
 373:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescStatus = synopGMAC_set_rx_qptr(synopGMACdev,
 622              		.loc 2 373 0 discriminator 1
 623 01fc 1A46     		mov	r2, r3
 375:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                  ETH_PACKET_SIZE,
 376:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                  (uint32_t)&Eth_RxBuffer[DescCount * ETH_PACKET_SIZE],
 624              		.loc 2 376 0 discriminator 1
 625 01fe BB68     		ldr	r3, [r7, #8]
 626 0200 40F2DC50 		movw	r0, #1500
 627 0204 00FB03F3 		mul	r3, r0, r3
 628 0208 03F11400 		add	r0, r3, #20
 629 020c 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 630 0210 C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 631 0214 C318     		adds	r3, r0, r3
 373:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescStatus = synopGMAC_set_rx_qptr(synopGMACdev,
 632              		.loc 2 373 0 discriminator 1
 633 0216 4FF00000 		mov	r0, #0
 634 021a 0090     		str	r0, [sp, #0]
 635 021c 4FF00000 		mov	r0, #0
 636 0220 0190     		str	r0, [sp, #4]
 637 0222 4FF00000 		mov	r0, #0
 638 0226 0290     		str	r0, [sp, #8]
 639 0228 0846     		mov	r0, r1
 640 022a 1146     		mov	r1, r2
 641 022c 4FF4BE62 		mov	r2, #1520
 642 0230 FFF7FEFF 		bl	synopGMAC_set_rx_qptr
 643 0234 7860     		str	r0, [r7, #4]
 377:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                  0,0,0);
 378:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 379:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 380:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescStatus = synopGMAC_set_tx_address(synopGMACdev, DescCount,
 644              		.loc 2 380 0 discriminator 1
 645 0236 40F20003 		movw	r3, #:lower16:synopGMACdev
 646 023a C0F20003 		movt	r3, #:upper16:synopGMACdev
 647 023e 1A68     		ldr	r2, [r3, #0]
 381:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                             (uint32_t)&Eth_TxBuffer[DescCount * ETH_PACKET_SIZE]
 648              		.loc 2 381 0 discriminator 1
 649 0240 BB68     		ldr	r3, [r7, #8]
 650 0242 40F2DC51 		movw	r1, #1500
 651 0246 01FB03F3 		mul	r3, r1, r3
 652 024a 03F11401 		add	r1, r3, #20
 653 024e 40F20003 		movw	r3, #:lower16:Eth_TxBuffer
 654 0252 C0F20003 		movt	r3, #:upper16:Eth_TxBuffer
 655 0256 CB18     		adds	r3, r1, r3
 380:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescStatus = synopGMAC_set_tx_address(synopGMACdev, DescCount,
 656              		.loc 2 380 0 discriminator 1
 657 0258 1046     		mov	r0, r2
 658 025a B968     		ldr	r1, [r7, #8]
 659 025c 1A46     		mov	r2, r3
 660 025e FFF7FEFF 		bl	synopGMAC_set_tx_address
 661 0262 7860     		str	r0, [r7, #4]
 382:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                             );
 383:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 384:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescCount++;
 662              		.loc 2 384 0 discriminator 1
 663 0264 BB68     		ldr	r3, [r7, #8]
 664 0266 03F10103 		add	r3, r3, #1
 665 026a BB60     		str	r3, [r7, #8]
 385:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }while((DescStatus >= 0) && (DescCount < RECEIVE_DESC_SIZE));
 666              		.loc 2 385 0 discriminator 1
 667 026c 7B68     		ldr	r3, [r7, #4]
 668 026e 002B     		cmp	r3, #0
 669 0270 02DB     		blt	.L19
 670 0272 BB68     		ldr	r3, [r7, #8]
 671 0274 052B     		cmp	r3, #5
 672 0276 B0D9     		bls	.L20
 673              	.L19:
 386:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 387:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DBG002_INFO(APP_GID, ETH_SETUP_RX_DESC, 0, NULL);
 388:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 389:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	if(NULL != SynopGMACPeriodicTimerCallback)
 674              		.loc 2 389 0
 675 0278 40F20003 		movw	r3, #:lower16:SynopGMACPeriodicTimerCallback
 676 027c C0F20003 		movt	r3, #:upper16:SynopGMACPeriodicTimerCallback
 677 0280 1B68     		ldr	r3, [r3, #0]
 678 0282 002B     		cmp	r3, #0
 679 0284 0DD0     		beq	.L21
 390:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	{
 391:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		SynopGMACPeriodicTimerCallback(CABLE_STATUS_PERIOD, synopGMACdev);
 680              		.loc 2 391 0
 681 0286 40F20003 		movw	r3, #:lower16:SynopGMACPeriodicTimerCallback
 682 028a C0F20003 		movt	r3, #:upper16:SynopGMACPeriodicTimerCallback
 683 028e 1A68     		ldr	r2, [r3, #0]
 684 0290 40F20003 		movw	r3, #:lower16:synopGMACdev
 685 0294 C0F20003 		movt	r3, #:upper16:synopGMACdev
 686 0298 1B68     		ldr	r3, [r3, #0]
 687 029a 4FF00500 		mov	r0, #5
 688 029e 1946     		mov	r1, r3
 689 02a0 9047     		blx	r2
 690              	.L21:
 392:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	}
 393:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Clear all the interrupts */
 394:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_clear_interrupt(synopGMACdev);
 691              		.loc 2 394 0
 692 02a2 40F20003 		movw	r3, #:lower16:synopGMACdev
 693 02a6 C0F20003 		movt	r3, #:upper16:synopGMACdev
 694 02aa 1B68     		ldr	r3, [r3, #0]
 695 02ac 1846     		mov	r0, r3
 696 02ae FFF7FEFF 		bl	synopGMAC_clear_interrupt
 395:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 396:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /**
 397:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * Disable the interrupts generated by MMC and IPC counters.
 398:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * If these are not disabled ISR should be modified accordingly to handle
 399:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * these interrupts.
 400:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 401:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_disable_mmc_tx_interrupt(synopGMACdev, 0xFFFFFFFF);
 697              		.loc 2 401 0
 698 02b2 40F20003 		movw	r3, #:lower16:synopGMACdev
 699 02b6 C0F20003 		movt	r3, #:upper16:synopGMACdev
 700 02ba 1B68     		ldr	r3, [r3, #0]
 701 02bc 1846     		mov	r0, r3
 702 02be 4FF0FF31 		mov	r1, #-1
 703 02c2 FFF7FEFF 		bl	synopGMAC_disable_mmc_tx_interrupt
 402:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_disable_mmc_rx_interrupt(synopGMACdev, 0xFFFFFFFF);
 704              		.loc 2 402 0
 705 02c6 40F20003 		movw	r3, #:lower16:synopGMACdev
 706 02ca C0F20003 		movt	r3, #:upper16:synopGMACdev
 707 02ce 1B68     		ldr	r3, [r3, #0]
 708 02d0 1846     		mov	r0, r3
 709 02d2 4FF0FF31 		mov	r1, #-1
 710 02d6 FFF7FEFF 		bl	synopGMAC_disable_mmc_rx_interrupt
 403:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_disable_mmc_ipc_rx_interrupt(synopGMACdev, 0xFFFFFFFF);
 711              		.loc 2 403 0
 712 02da 40F20003 		movw	r3, #:lower16:synopGMACdev
 713 02de C0F20003 		movt	r3, #:upper16:synopGMACdev
 714 02e2 1B68     		ldr	r3, [r3, #0]
 715 02e4 1846     		mov	r0, r3
 716 02e6 4FF0FF31 		mov	r1, #-1
 717 02ea FFF7FEFF 		bl	synopGMAC_disable_mmc_ipc_rx_interrupt
 404:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 405:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /** Configure DMA Interrupts */
 406:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_interrupt(synopGMACdev, DmaIntEnable);
 718              		.loc 2 406 0
 719 02ee 40F20003 		movw	r3, #:lower16:synopGMACdev
 720 02f2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 721 02f6 1B68     		ldr	r3, [r3, #0]
 722 02f8 1846     		mov	r0, r3
 723 02fa 4AF2E311 		movw	r1, #41443
 724 02fe C0F20101 		movt	r1, 1
 725 0302 FFF7FEFF 		bl	synopGMAC_enable_interrupt
 407:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_dma_rx(synopGMACdev);
 726              		.loc 2 407 0
 727 0306 40F20003 		movw	r3, #:lower16:synopGMACdev
 728 030a C0F20003 		movt	r3, #:upper16:synopGMACdev
 729 030e 1B68     		ldr	r3, [r3, #0]
 730 0310 1846     		mov	r0, r3
 731 0312 FFF7FEFF 		bl	synopGMAC_enable_dma_rx
 408:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_dma_tx(synopGMACdev);
 732              		.loc 2 408 0
 733 0316 40F20003 		movw	r3, #:lower16:synopGMACdev
 734 031a C0F20003 		movt	r3, #:upper16:synopGMACdev
 735 031e 1B68     		ldr	r3, [r3, #0]
 736 0320 1846     		mov	r0, r3
 737 0322 FFF7FEFF 		bl	synopGMAC_enable_dma_tx
 409:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 410:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Status = DAVEApp_SUCCESS;
 738              		.loc 2 410 0
 739 0326 4FF00003 		mov	r3, #0
 740 032a FB60     		str	r3, [r7, #12]
 741 032c 00E0     		b	.L18
 742              	.L23:
 273:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 743              		.loc 2 273 0
 744 032e 00BF     		nop
 745              	.L18:
 411:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }while (0);
 412:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 413:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Status;
 746              		.loc 2 413 0
 747 0330 FB68     		ldr	r3, [r7, #12]
 414:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 748              		.loc 2 414 0
 749 0332 1846     		mov	r0, r3
 750 0334 07F11407 		add	r7, r7, #20
 751 0338 BD46     		mov	sp, r7
 752 033a 90BD     		pop	{r4, r7, pc}
 753              		.cfi_endproc
 754              	.LFE120:
 756              		.section	.text.Eth_CloseNetworkInterface,"ax",%progbits
 757              		.align	2
 758              		.global	Eth_CloseNetworkInterface
 759              		.thumb
 760              		.thumb_func
 762              	Eth_CloseNetworkInterface:
 763              	.LFB121:
 415:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 416:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 417:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_CloseNetworkInterface (void)
 418:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 764              		.loc 2 418 0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 8
 767              		@ frame_needed = 1, uses_anonymous_args = 0
 768 0000 80B5     		push	{r7, lr}
 769              	.LCFI21:
 770              		.cfi_def_cfa_offset 8
 771              		.cfi_offset 7, -8
 772              		.cfi_offset 14, -4
 773 0002 82B0     		sub	sp, sp, #8
 774              	.LCFI22:
 775              		.cfi_def_cfa_offset 16
 776 0004 00AF     		add	r7, sp, #0
 777              	.LCFI23:
 778              		.cfi_def_cfa_register 7
 419:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_4>>> */
 420:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   status_t Status = ETH_CLOSE_ERROR;
 779              		.loc 2 420 0
 780 0006 4FF00303 		mov	r3, #3
 781 000a 7B60     		str	r3, [r7, #4]
 421:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 422:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Disable all the interrupts*/
 423:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_disable_interrupt_all(synopGMACdev);
 782              		.loc 2 423 0
 783 000c 40F20003 		movw	r3, #:lower16:synopGMACdev
 784 0010 C0F20003 		movt	r3, #:upper16:synopGMACdev
 785 0014 1B68     		ldr	r3, [r3, #0]
 786 0016 1846     		mov	r0, r3
 787 0018 FFF7FEFF 		bl	synopGMAC_disable_interrupt_all
 424:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 425:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   DBG002_INFO(APP_GID, ETH_INTR_DISABLED, 0, NULL);
 426:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 427:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Disable the reception */
 428:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_disable_dma_rx(synopGMACdev);
 788              		.loc 2 428 0
 789 001c 40F20003 		movw	r3, #:lower16:synopGMACdev
 790 0020 C0F20003 		movt	r3, #:upper16:synopGMACdev
 791 0024 1B68     		ldr	r3, [r3, #0]
 792 0026 1846     		mov	r0, r3
 793 0028 FFF7FEFF 		bl	synopGMAC_disable_dma_rx
 429:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_take_desc_ownership_rx(synopGMACdev);
 794              		.loc 2 429 0
 795 002c 40F20003 		movw	r3, #:lower16:synopGMACdev
 796 0030 C0F20003 		movt	r3, #:upper16:synopGMACdev
 797 0034 1B68     		ldr	r3, [r3, #0]
 798 0036 1846     		mov	r0, r3
 799 0038 FFF7FEFF 		bl	synopGMAC_take_desc_ownership_rx
 430:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 431:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   DBG002_INFO(APP_GID, ETH_RX_DISABLED, 0, NULL);
 432:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 433:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Disable the transmission */
 434:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_disable_dma_tx(synopGMACdev);
 800              		.loc 2 434 0
 801 003c 40F20003 		movw	r3, #:lower16:synopGMACdev
 802 0040 C0F20003 		movt	r3, #:upper16:synopGMACdev
 803 0044 1B68     		ldr	r3, [r3, #0]
 804 0046 1846     		mov	r0, r3
 805 0048 FFF7FEFF 		bl	synopGMAC_disable_dma_tx
 435:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_take_desc_ownership_tx(synopGMACdev);
 806              		.loc 2 435 0
 807 004c 40F20003 		movw	r3, #:lower16:synopGMACdev
 808 0050 C0F20003 		movt	r3, #:upper16:synopGMACdev
 809 0054 1B68     		ldr	r3, [r3, #0]
 810 0056 1846     		mov	r0, r3
 811 0058 FFF7FEFF 		bl	synopGMAC_take_desc_ownership_tx
 436:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 437:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   DBG002_INFO(APP_GID, ETH_TX_DISABLED, 0, NULL);
 438:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 439:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Free the Rx Descriptor contents */
 440:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_giveup_rx_desc_queue(synopGMACdev, RINGMODE);
 812              		.loc 2 440 0
 813 005c 40F20003 		movw	r3, #:lower16:synopGMACdev
 814 0060 C0F20003 		movt	r3, #:upper16:synopGMACdev
 815 0064 1B68     		ldr	r3, [r3, #0]
 816 0066 1846     		mov	r0, r3
 817 0068 4FF00101 		mov	r1, #1
 818 006c FFF7FEFF 		bl	synopGMAC_giveup_rx_desc_queue
 441:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 442:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Free the Tx Descriptor contents */
 443:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_giveup_tx_desc_queue(synopGMACdev, RINGMODE);
 819              		.loc 2 443 0
 820 0070 40F20003 		movw	r3, #:lower16:synopGMACdev
 821 0074 C0F20003 		movt	r3, #:upper16:synopGMACdev
 822 0078 1B68     		ldr	r3, [r3, #0]
 823 007a 1846     		mov	r0, r3
 824 007c 4FF00101 		mov	r1, #1
 825 0080 FFF7FEFF 		bl	synopGMAC_giveup_tx_desc_queue
 444:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 445:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Delete the Cable plug/unplug Timer*/
 446:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(NULL != SynopGMACDeletePeriodicTimer)
 826              		.loc 2 446 0
 827 0084 40F20003 		movw	r3, #:lower16:SynopGMACDeletePeriodicTimer
 828 0088 C0F20003 		movt	r3, #:upper16:SynopGMACDeletePeriodicTimer
 829 008c 1B68     		ldr	r3, [r3, #0]
 830 008e 002B     		cmp	r3, #0
 831 0090 05D0     		beq	.L25
 447:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 448:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	SynopGMACDeletePeriodicTimer();
 832              		.loc 2 448 0
 833 0092 40F20003 		movw	r3, #:lower16:SynopGMACDeletePeriodicTimer
 834 0096 C0F20003 		movt	r3, #:upper16:SynopGMACDeletePeriodicTimer
 835 009a 1B68     		ldr	r3, [r3, #0]
 836 009c 9847     		blx	r3
 837              	.L25:
 449:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 450:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if (Status != DAVEApp_SUCCESS)
 451:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 452:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DBG002_WARNING(APP_GID, ETH_CLOSE_ERROR, 0, NULL);
 453:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 454:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   Status = DAVEApp_SUCCESS;
 838              		.loc 2 454 0
 839 009e 4FF00003 		mov	r3, #0
 840 00a2 7B60     		str	r3, [r7, #4]
 455:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Status;
 841              		.loc 2 455 0
 842 00a4 7B68     		ldr	r3, [r7, #4]
 456:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 843              		.loc 2 456 0
 844 00a6 1846     		mov	r0, r3
 845 00a8 07F10807 		add	r7, r7, #8
 846 00ac BD46     		mov	sp, r7
 847 00ae 80BD     		pop	{r7, pc}
 848              		.cfi_endproc
 849              	.LFE121:
 851              		.section	.text.Eth_TransmitFrames,"ax",%progbits
 852              		.align	2
 853              		.global	Eth_TransmitFrames
 854              		.thumb
 855              		.thumb_func
 857              	Eth_TransmitFrames:
 858              	.LFB122:
 457:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 458:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 459:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_TransmitFrames
 460:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** (
 461:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint8_t *PacketBuffer,
 462:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t PacketLength
 463:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** )
 464:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 859              		.loc 2 464 0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 24
 862              		@ frame_needed = 1, uses_anonymous_args = 0
 863 0000 80B5     		push	{r7, lr}
 864              	.LCFI24:
 865              		.cfi_def_cfa_offset 8
 866              		.cfi_offset 7, -8
 867              		.cfi_offset 14, -4
 868 0002 8AB0     		sub	sp, sp, #40
 869              	.LCFI25:
 870              		.cfi_def_cfa_offset 48
 871 0004 04AF     		add	r7, sp, #16
 872              	.LCFI26:
 873              		.cfi_def_cfa 7, 32
 874 0006 7860     		str	r0, [r7, #4]
 875 0008 3960     		str	r1, [r7, #0]
 465:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_5>>> */
 466:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Status = ETH_XMIT_ERROR;
 876              		.loc 2 466 0
 877 000a 4FF00403 		mov	r3, #4
 878 000e 7B61     		str	r3, [r7, #20]
 467:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t OffloadNeeded = 0;
 879              		.loc 2 467 0
 880 0010 4FF00003 		mov	r3, #0
 881 0014 3B61     		str	r3, [r7, #16]
 468:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   int32_t DescStatus = -1;
 882              		.loc 2 468 0
 883 0016 4FF0FF33 		mov	r3, #-1
 884 001a FB60     		str	r3, [r7, #12]
 469:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* extern uint8_t Eth_TxBuffer[2048]; */
 470:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   
 471:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   do
 472:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 473:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	if(NULL == PacketBuffer)
 885              		.loc 2 473 0
 886 001c 7B68     		ldr	r3, [r7, #4]
 887 001e 002B     		cmp	r3, #0
 888 0020 29D0     		beq	.L32
 889              	.L28:
 474:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 475:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DBG002_ERROR(APP_GID, ETH_NULL_PARAM, 0, NULL);
 476:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 477:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 478:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 479:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 480:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef IPC_OFFLOAD
 481:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 482:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Checksum offloading is required */
 483:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     OffloadNeeded = 0x00000001;
 890              		.loc 2 483 0
 891 0022 4FF00103 		mov	r3, #1
 892 0026 3B61     		str	r3, [r7, #16]
 484:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 485:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 486:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 487:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /*
 488:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * Now we have packet ready and stack invoked this function.
 489:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * Lets make our DMA know about this
 490:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 491:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /*DescStatus = synopGMAC_set_tx_qptr(synopGMACdev, (uint32_t)PacketBuffer,
 492:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         PacketLength, (uint32_t)PacketBuffer,0,0,0, OffloadNeeded); */
 493:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 494:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	DescStatus = synopGMAC_set_tx_qptr(synopGMACdev, (uint32_t)PacketBuffer,
 893              		.loc 2 494 0
 894 0028 40F20003 		movw	r3, #:lower16:synopGMACdev
 895 002c C0F20003 		movt	r3, #:upper16:synopGMACdev
 896 0030 1968     		ldr	r1, [r3, #0]
 897 0032 7A68     		ldr	r2, [r7, #4]
 898 0034 7B68     		ldr	r3, [r7, #4]
 899 0036 4FF00000 		mov	r0, #0
 900 003a 0090     		str	r0, [sp, #0]
 901 003c 4FF00000 		mov	r0, #0
 902 0040 0190     		str	r0, [sp, #4]
 903 0042 4FF00000 		mov	r0, #0
 904 0046 0290     		str	r0, [sp, #8]
 905 0048 3869     		ldr	r0, [r7, #16]
 906 004a 0390     		str	r0, [sp, #12]
 907 004c 0846     		mov	r0, r1
 908 004e 1146     		mov	r1, r2
 909 0050 3A68     		ldr	r2, [r7, #0]
 910 0052 FFF7FEFF 		bl	synopGMAC_set_tx_qptr
 911 0056 F860     		str	r0, [r7, #12]
 495:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         PacketLength, (uint32_t)PacketBuffer,0,0,0, OffloadNeeded);
 496:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 497:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(DescStatus < 0)
 912              		.loc 2 497 0
 913 0058 FB68     		ldr	r3, [r7, #12]
 914 005a 002B     		cmp	r3, #0
 915 005c 0DDB     		blt	.L33
 916              	.L30:
 498:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 499:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DBG002_ERROR(APP_GID, ETH_TX_SETUP_ERROR, 0, NULL);
 500:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 501:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 502:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 503:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Now force the DMA to start transmission*/
 504:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_resume_dma_tx(synopGMACdev);
 917              		.loc 2 504 0
 918 005e 40F20003 		movw	r3, #:lower16:synopGMACdev
 919 0062 C0F20003 		movt	r3, #:upper16:synopGMACdev
 920 0066 1B68     		ldr	r3, [r3, #0]
 921 0068 1846     		mov	r0, r3
 922 006a FFF7FEFF 		bl	synopGMAC_resume_dma_tx
 505:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 506:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Status = DAVEApp_SUCCESS;
 923              		.loc 2 506 0
 924 006e 4FF00003 		mov	r3, #0
 925 0072 7B61     		str	r3, [r7, #20]
 926 0074 02E0     		b	.L29
 927              	.L32:
 476:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 928              		.loc 2 476 0
 929 0076 00BF     		nop
 930 0078 00E0     		b	.L29
 931              	.L33:
 500:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 932              		.loc 2 500 0
 933 007a 00BF     		nop
 934              	.L29:
 507:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   } while (0);
 508:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 509:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Status;
 935              		.loc 2 509 0
 936 007c 7B69     		ldr	r3, [r7, #20]
 510:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 937              		.loc 2 510 0
 938 007e 1846     		mov	r0, r3
 939 0080 07F11807 		add	r7, r7, #24
 940 0084 BD46     		mov	sp, r7
 941 0086 80BD     		pop	{r7, pc}
 942              		.cfi_endproc
 943              	.LFE122:
 945              		.section	.text.Eth_ReceiveData,"ax",%progbits
 946              		.align	2
 947              		.global	Eth_ReceiveData
 948              		.thumb
 949              		.thumb_func
 951              	Eth_ReceiveData:
 952              	.LFB123:
 511:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 512:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef BUILD_UIP
 513:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** uint32_t Eth_ReceiveData(void *buf)
 514:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 515:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_6>>> */
 516:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   int32_t DescIndex = 0;
 517:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Data1 = 0 ;
 518:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Data2 = 0;
 519:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Length = 0;
 520:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Status = ETH_RECV_ERROR;
 521:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t dma_addr1 = 0;
 522:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t dma_addr2 = 0;
 523:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 524:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef ENH_DESC_8W
 525:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 ext_status;
 526:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u16 time_stamp_higher;
 527:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 time_stamp_high;
 528:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 time_stamp_low;
 529:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 530:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 531:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Handle the Receive Descriptors*/
 532:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   do */
 533:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 534:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DmaDesc *rxdesc = synopGMACdev->RxBusyDesc;
 535:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 536:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DescIndex = synopGMAC_get_rx_qptr(synopGMACdev,
 537:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Status,
 538:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &dma_addr1,
 539:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          NULL,
 540:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Data1,
 541:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &dma_addr2,
 542:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          NULL,
 543:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Data2);
 544:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(DescIndex >= 0 && Data1 != 0)
 545:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 546:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       //TR("Received Data at Rx Descriptor %d for skb 0x%08x whose Status is %08x\n",DescIndex,Data
 547:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 548:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       if(synopGMAC_is_rx_desc_valid(Status))
 549:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 550:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     	  /** Not interested in Ethernet CRC bytes */
 551:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Length =  synopGMAC_get_rx_desc_frame_length(Status) - 4;
 552:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 553:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef IPC_OFFLOAD
 554:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* Now lets check for the IPC offloading */
 555:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         TR("Checksum Offloading will be done now\n");
 556:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 557:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 558:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxNoChkError )
 559:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 560:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed <Chk Status = 4>\n");
 561:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 562:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 563:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 564:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxIpHdrChkError )
 565:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 566:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Error in 16bit IPV4 Header Checksum <Chk Status = 6>  \n");
 567:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 568:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 569:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status) == RxLenLT600)
 570:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 571:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("IEEE 802.3 type frame with Length field Lesss than 0x0600 \
 572:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 0>\n");
 573:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 574:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 575:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 576:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxIpHdrPayLoadChkBypass )
 577:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 578:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed \
 579:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 1>");
 580:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 581:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 582:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status) == RxChkBypass)
 583:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 584:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed \
 585:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 3>");
 586:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 587:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 588:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if(synopGMAC_is_rx_checksum_error(synopGMACdev, Status) ==
 589:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		RxPayLoadChkError)
 590:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 591:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("TCP/UDP payload checksum Error <Chk Status = 5>");
 592:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 593:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 594:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if(synopGMAC_is_rx_checksum_error(synopGMACdev, Status) ==
 595:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		RxIpHdrChkError)
 596:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 597:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Both IP header and Payload Checksum Error <Chk Status = 7>");
 598:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 599:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif /* IPC_OFFLOAD */
 600:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 601:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxPackets++;
 602:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxBytes += Length;
 603:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 604:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         buf = rxdesc->buffer1;
 605:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 606:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* Copy the packet to uIP buffer */
 607:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         for(offset=0; rxdesc->length; offset++)       
 608:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 609:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           (*(buf + offset)) = (*( uint8_t *)((rxdesc->Buffer1Addr) + offset));
 610:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 611:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 612:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       else
 613:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 614:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     	  synopGMACdev->NetStatistics.RxErrors++;
 615:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.Collisions     +=
 616:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_frame_collision(Status);
 617:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxCrcErrors    +=
 618:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_crc(Status);
 619:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxFrameErrors  +=
 620:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_frame_dribbling_errors(Status);
 621:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxLengthErrors +=
 622:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_frame_length_errors(Status);
 623:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 624:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 625:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* Return the descriptor back to DMA */
 626:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescIndex = synopGMAC_set_rx_qptr(synopGMACdev,
 627:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            rxdesc->buffer1,
 628:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            ETH_PACKET_SIZE,
 629:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            rxdesc->buffer1,
 630:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            0,0,0);
 631:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       if(DescIndex < 0)
 632:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 633:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         TR("Cannot set Rx Descriptor\n");
 634:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 635:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 636:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Status = DAVEApp_SUCCESS;
 637:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 638:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* while(DescIndex >= 0); */
 639:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 640:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Return the packet length */
 641:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Length;
 642:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 643:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 644:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #else  /* BUILD_UIP */
 645:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_ReceiveData(void)
 646:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 953              		.loc 2 646 0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 48
 956              		@ frame_needed = 1, uses_anonymous_args = 0
 957 0000 B0B5     		push	{r4, r5, r7, lr}
 958              	.LCFI27:
 959              		.cfi_def_cfa_offset 16
 960              		.cfi_offset 4, -16
 961              		.cfi_offset 5, -12
 962              		.cfi_offset 7, -8
 963              		.cfi_offset 14, -4
 964 0002 94B0     		sub	sp, sp, #80
 965              	.LCFI28:
 966              		.cfi_def_cfa_offset 96
 967 0004 08AF     		add	r7, sp, #32
 968              	.LCFI29:
 969              		.cfi_def_cfa 7, 64
 647:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_6>>> */
 648:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   int32_t DescIndex = 0;
 970              		.loc 2 648 0
 971 0006 4FF00003 		mov	r3, #0
 972 000a FB62     		str	r3, [r7, #44]
 649:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Data1 = 0 ;
 973              		.loc 2 649 0
 974 000c 4FF00003 		mov	r3, #0
 975 0010 3B62     		str	r3, [r7, #32]
 650:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Data2 = 0;
 976              		.loc 2 650 0
 977 0012 4FF00003 		mov	r3, #0
 978 0016 FB61     		str	r3, [r7, #28]
 651:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Length = 0;
 979              		.loc 2 651 0
 980 0018 4FF00003 		mov	r3, #0
 981 001c BB62     		str	r3, [r7, #40]
 652:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Status = ETH_RECV_ERROR;
 982              		.loc 2 652 0
 983 001e 4FF00503 		mov	r3, #5
 984 0022 BB61     		str	r3, [r7, #24]
 653:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t dma_addr1 = 0;
 985              		.loc 2 653 0
 986 0024 4FF00003 		mov	r3, #0
 987 0028 7B61     		str	r3, [r7, #20]
 654:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t dma_addr2 = 0;
 988              		.loc 2 654 0
 989 002a 4FF00003 		mov	r3, #0
 990 002e 3B61     		str	r3, [r7, #16]
 991              	.L41:
 992              	.LBB2:
 655:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   
 656:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef ENH_DESC_8W
 657:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 ext_status;
 658:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 time_stamp_high;
 659:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   u32 time_stamp_low;
 660:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif
 661:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 662:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Handle the Receive Descriptors*/
 663:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   do
 664:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 665:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DmaDesc *rxdesc = synopGMACdev->RxBusyDesc;
 993              		.loc 2 665 0
 994 0030 40F20003 		movw	r3, #:lower16:synopGMACdev
 995 0034 C0F20003 		movt	r3, #:upper16:synopGMACdev
 996 0038 1B68     		ldr	r3, [r3, #0]
 997 003a 9B6C     		ldr	r3, [r3, #72]
 998 003c 7B62     		str	r3, [r7, #36]
 666:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 667:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DescIndex = synopGMAC_get_rx_qptr(synopGMACdev,
 999              		.loc 2 667 0
 1000 003e 40F20003 		movw	r3, #:lower16:synopGMACdev
 1001 0042 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1002 0046 1968     		ldr	r1, [r3, #0]
 668:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Status,
 1003              		.loc 2 668 0
 1004 0048 07F11802 		add	r2, r7, #24
 669:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &dma_addr1,
 1005              		.loc 2 669 0
 1006 004c 07F11403 		add	r3, r7, #20
 670:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          NULL,
 671:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Data1,
 1007              		.loc 2 671 0
 1008 0050 07F12000 		add	r0, r7, #32
 667:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DescIndex = synopGMAC_get_rx_qptr(synopGMACdev,
 1009              		.loc 2 667 0
 1010 0054 0090     		str	r0, [sp, #0]
 672:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &dma_addr2,
 1011              		.loc 2 672 0
 1012 0056 07F11000 		add	r0, r7, #16
 667:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DescIndex = synopGMAC_get_rx_qptr(synopGMACdev,
 1013              		.loc 2 667 0
 1014 005a 0190     		str	r0, [sp, #4]
 1015 005c 4FF00000 		mov	r0, #0
 1016 0060 0290     		str	r0, [sp, #8]
 673:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          NULL,
 674:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                          &Data2,&ext_status,&time_stamp_high,&time_stamp_low);
 1017              		.loc 2 674 0
 1018 0062 07F11C00 		add	r0, r7, #28
 667:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DescIndex = synopGMAC_get_rx_qptr(synopGMACdev,
 1019              		.loc 2 667 0
 1020 0066 0390     		str	r0, [sp, #12]
 1021 0068 07F10C00 		add	r0, r7, #12
 1022 006c 0490     		str	r0, [sp, #16]
 1023 006e 07F10800 		add	r0, r7, #8
 1024 0072 0590     		str	r0, [sp, #20]
 1025 0074 07F10400 		add	r0, r7, #4
 1026 0078 0690     		str	r0, [sp, #24]
 1027 007a 0846     		mov	r0, r1
 1028 007c 1146     		mov	r1, r2
 1029 007e 1A46     		mov	r2, r3
 1030 0080 4FF00003 		mov	r3, #0
 1031 0084 FFF7FEFF 		bl	synopGMAC_get_rx_qptr
 1032 0088 F862     		str	r0, [r7, #44]
 675:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(DescIndex >= 0 && Data1 != 0)
 1033              		.loc 2 675 0
 1034 008a FB6A     		ldr	r3, [r7, #44]
 1035 008c 002B     		cmp	r3, #0
 1036 008e C0F23781 		blt	.L35
 1037              		.loc 2 675 0 is_stmt 0 discriminator 1
 1038 0092 3B6A     		ldr	r3, [r7, #32]
 1039 0094 002B     		cmp	r3, #0
 1040 0096 00F03381 		beq	.L35
 676:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 677:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       //TR("Received Data at Rx Descriptor %d for skb 0x%08x whose Status is %08x\n",DescIndex,Data
 678:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 679:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       if(synopGMAC_is_rx_desc_valid(Status))
 1041              		.loc 2 679 0 is_stmt 1
 1042 009a BB69     		ldr	r3, [r7, #24]
 1043 009c 1846     		mov	r0, r3
 1044 009e FFF7FEFF 		bl	synopGMAC_is_rx_desc_valid
 1045 00a2 0346     		mov	r3, r0
 1046 00a4 002B     		cmp	r3, #0
 1047 00a6 00F0A880 		beq	.L36
 680:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 681:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     	  /** Not interested in Ethernet CRC bytes */
 682:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Length =  synopGMAC_get_rx_desc_frame_length(Status) - 4;
 1048              		.loc 2 682 0
 1049 00aa BB69     		ldr	r3, [r7, #24]
 1050 00ac 1846     		mov	r0, r3
 1051 00ae FFF7FEFF 		bl	synopGMAC_get_rx_desc_frame_length
 1052 00b2 0346     		mov	r3, r0
 1053 00b4 A3F10403 		sub	r3, r3, #4
 1054 00b8 BB62     		str	r3, [r7, #40]
 683:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 684:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #ifdef IPC_OFFLOAD
 685:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* Now lets check for the IPC offloading */
 686:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         TR("Checksum Offloading will be done now\n");
 687:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 688:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 1055              		.loc 2 688 0
 1056 00ba 40F20003 		movw	r3, #:lower16:synopGMACdev
 1057 00be C0F20003 		movt	r3, #:upper16:synopGMACdev
 1058 00c2 1A68     		ldr	r2, [r3, #0]
 1059 00c4 BB69     		ldr	r3, [r7, #24]
 1060 00c6 1046     		mov	r0, r2
 1061 00c8 1946     		mov	r1, r3
 1062 00ca FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 689:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxNoChkError )
 690:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 691:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed <Chk Status = 4>\n");
 692:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 693:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 694:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 1063              		.loc 2 694 0
 1064 00ce 40F20003 		movw	r3, #:lower16:synopGMACdev
 1065 00d2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1066 00d6 1A68     		ldr	r2, [r3, #0]
 1067 00d8 BB69     		ldr	r3, [r7, #24]
 1068 00da 1046     		mov	r0, r2
 1069 00dc 1946     		mov	r1, r3
 1070 00de FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 695:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxIpHdrChkError )
 696:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 697:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Error in 16bit IPV4 Header Checksum <Chk Status = 6>  \n");
 698:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 699:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 700:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status) == RxLenLT600)
 1071              		.loc 2 700 0
 1072 00e2 40F20003 		movw	r3, #:lower16:synopGMACdev
 1073 00e6 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1074 00ea 1A68     		ldr	r2, [r3, #0]
 1075 00ec BB69     		ldr	r3, [r7, #24]
 1076 00ee 1046     		mov	r0, r2
 1077 00f0 1946     		mov	r1, r3
 1078 00f2 FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 701:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 702:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("IEEE 802.3 type frame with Length field Lesss than 0x0600 \
 703:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 0>\n");
 704:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 705:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 706:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status)
 1079              		.loc 2 706 0
 1080 00f6 40F20003 		movw	r3, #:lower16:synopGMACdev
 1081 00fa C0F20003 		movt	r3, #:upper16:synopGMACdev
 1082 00fe 1A68     		ldr	r2, [r3, #0]
 1083 0100 BB69     		ldr	r3, [r7, #24]
 1084 0102 1046     		mov	r0, r2
 1085 0104 1946     		mov	r1, r3
 1086 0106 FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 707:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		== RxIpHdrPayLoadChkBypass )
 708:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 709:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed \
 710:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 1>");
 711:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 712:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 713:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (synopGMAC_is_rx_checksum_error(synopGMACdev, Status) == RxChkBypass)
 1087              		.loc 2 713 0
 1088 010a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1089 010e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1090 0112 1A68     		ldr	r2, [r3, #0]
 1091 0114 BB69     		ldr	r3, [r7, #24]
 1092 0116 1046     		mov	r0, r2
 1093 0118 1946     		mov	r1, r3
 1094 011a FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 714:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 715:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Ip header and TCP/UDP payload checksum Bypassed \
 716:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		  <Chk Status = 3>");
 717:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 718:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 719:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if(synopGMAC_is_rx_checksum_error(synopGMACdev, Status) ==
 1095              		.loc 2 719 0
 1096 011e 40F20003 		movw	r3, #:lower16:synopGMACdev
 1097 0122 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1098 0126 1A68     		ldr	r2, [r3, #0]
 1099 0128 BB69     		ldr	r3, [r7, #24]
 1100 012a 1046     		mov	r0, r2
 1101 012c 1946     		mov	r1, r3
 1102 012e FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 720:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		RxPayLoadChkError)
 721:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 722:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("TCP/UDP payload checksum Error <Chk Status = 5>");
 723:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 724:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 725:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if(synopGMAC_is_rx_checksum_error(synopGMACdev, Status) ==
 1103              		.loc 2 725 0
 1104 0132 40F20003 		movw	r3, #:lower16:synopGMACdev
 1105 0136 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1106 013a 1A68     		ldr	r2, [r3, #0]
 1107 013c BB69     		ldr	r3, [r7, #24]
 1108 013e 1046     		mov	r0, r2
 1109 0140 1946     		mov	r1, r3
 1110 0142 FFF7FEFF 		bl	synopGMAC_is_rx_checksum_error
 726:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		RxIpHdrChkError)
 727:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 728:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("Both IP header and Payload Checksum Error <Chk Status = 7>");
 729:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 730:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif /* IPC_OFFLOAD */
 731:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 732:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxPackets++;
 1111              		.loc 2 732 0
 1112 0146 40F20003 		movw	r3, #:lower16:synopGMACdev
 1113 014a C0F20003 		movt	r3, #:upper16:synopGMACdev
 1114 014e 1B68     		ldr	r3, [r3, #0]
 1115 0150 1A6D     		ldr	r2, [r3, #80]
 1116 0152 02F10102 		add	r2, r2, #1
 1117 0156 1A65     		str	r2, [r3, #80]
 733:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxBytes += Length;
 1118              		.loc 2 733 0
 1119 0158 40F20003 		movw	r3, #:lower16:synopGMACdev
 1120 015c C0F20003 		movt	r3, #:upper16:synopGMACdev
 1121 0160 1A68     		ldr	r2, [r3, #0]
 1122 0162 40F20003 		movw	r3, #:lower16:synopGMACdev
 1123 0166 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1124 016a 1B68     		ldr	r3, [r3, #0]
 1125 016c 996D     		ldr	r1, [r3, #88]
 1126 016e BB6A     		ldr	r3, [r7, #40]
 1127 0170 CB18     		adds	r3, r1, r3
 1128 0172 9365     		str	r3, [r2, #88]
 734:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 735:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* Send the packet buffer to Eth_Received_Data_Handler for processing */
 736:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Eth_Received_Data_Handler(rxdesc->buffer1, Length);
 1129              		.loc 2 736 0
 1130 0174 7B6A     		ldr	r3, [r7, #36]
 1131 0176 9B68     		ldr	r3, [r3, #8]
 1132 0178 1846     		mov	r0, r3
 1133 017a B96A     		ldr	r1, [r7, #40]
 1134 017c FFF7FEFF 		bl	Eth_Received_Data_Handler
 737:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 738:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		if(synopGMAC_is_rx_desc_chained(rxdesc))
 1135              		.loc 2 738 0
 1136 0180 786A     		ldr	r0, [r7, #36]
 1137 0182 FFF7FEFF 		bl	synopGMAC_is_rx_desc_chained
 1138 0186 0346     		mov	r3, r0
 1139 0188 002B     		cmp	r3, #0
 1140 018a 0BD0     		beq	.L37
 739:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		{
 740:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	   		synopGMACdev->RxBusyDesc = (DmaDesc *)rxdesc->data2;
 1141              		.loc 2 740 0
 1142 018c 40F20003 		movw	r3, #:lower16:synopGMACdev
 1143 0190 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1144 0194 1B68     		ldr	r3, [r3, #0]
 1145 0196 7A6A     		ldr	r2, [r7, #36]
 1146 0198 526A     		ldr	r2, [r2, #36]
 1147 019a 9A64     		str	r2, [r3, #72]
 741:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 			synopGMAC_rx_desc_init_chain(rxdesc);
 1148              		.loc 2 741 0
 1149 019c 786A     		ldr	r0, [r7, #36]
 1150 019e FFF7FEFF 		bl	synopGMAC_rx_desc_init_chain
 1151 01a2 7FE0     		b	.L38
 1152              	.L37:
 742:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 			//synopGMAC_rx_desc_init_chain(rxdesc, synopGMAC_is_last_rx_desc(synopGMACdev,rxdesc),0,0);
 743:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		}
 744:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		else
 745:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		{
 746:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 			synopGMACdev->RxBusyDesc = synopGMAC_is_last_rx_desc(synopGMACdev,rxdesc) ? synopGMACdev->RxDesc
 1153              		.loc 2 746 0
 1154 01a4 40F20003 		movw	r3, #:lower16:synopGMACdev
 1155 01a8 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1156 01ac 1C68     		ldr	r4, [r3, #0]
 1157 01ae 40F20003 		movw	r3, #:lower16:synopGMACdev
 1158 01b2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1159 01b6 1B68     		ldr	r3, [r3, #0]
 1160 01b8 1846     		mov	r0, r3
 1161 01ba 796A     		ldr	r1, [r7, #36]
 1162 01bc FFF7FEFF 		bl	synopGMAC_is_last_rx_desc
 1163 01c0 0346     		mov	r3, r0
 1164 01c2 002B     		cmp	r3, #0
 1165 01c4 06D0     		beq	.L39
 1166              		.loc 2 746 0 is_stmt 0 discriminator 1
 1167 01c6 40F20003 		movw	r3, #:lower16:synopGMACdev
 1168 01ca C0F20003 		movt	r3, #:upper16:synopGMACdev
 1169 01ce 1B68     		ldr	r3, [r3, #0]
 1170 01d0 DB69     		ldr	r3, [r3, #28]
 1171 01d2 02E0     		b	.L40
 1172              	.L39:
 1173              		.loc 2 746 0 discriminator 2
 1174 01d4 7B6A     		ldr	r3, [r7, #36]
 1175 01d6 03F12803 		add	r3, r3, #40
 1176              	.L40:
 1177              		.loc 2 746 0 discriminator 3
 1178 01da A364     		str	r3, [r4, #72]
 747:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 			synopGMAC_rx_desc_init_ring(rxdesc, synopGMAC_is_last_rx_desc(synopGMACdev,rxdesc));
 1179              		.loc 2 747 0 is_stmt 1 discriminator 3
 1180 01dc 40F20003 		movw	r3, #:lower16:synopGMACdev
 1181 01e0 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1182 01e4 1B68     		ldr	r3, [r3, #0]
 1183 01e6 1846     		mov	r0, r3
 1184 01e8 796A     		ldr	r1, [r7, #36]
 1185 01ea FFF7FEFF 		bl	synopGMAC_is_last_rx_desc
 1186 01ee 0346     		mov	r3, r0
 1187 01f0 786A     		ldr	r0, [r7, #36]
 1188 01f2 1946     		mov	r1, r3
 1189 01f4 FFF7FEFF 		bl	synopGMAC_rx_desc_init_ring
 1190 01f8 54E0     		b	.L38
 1191              	.L36:
 748:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 		}
 749:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 750:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       else
 751:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 752:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     	  synopGMACdev->NetStatistics.RxErrors++;
 1192              		.loc 2 752 0
 1193 01fa 40F20003 		movw	r3, #:lower16:synopGMACdev
 1194 01fe C0F20003 		movt	r3, #:upper16:synopGMACdev
 1195 0202 1B68     		ldr	r3, [r3, #0]
 1196 0204 1A6E     		ldr	r2, [r3, #96]
 1197 0206 02F10102 		add	r2, r2, #1
 1198 020a 1A66     		str	r2, [r3, #96]
 753:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.Collisions     +=
 1199              		.loc 2 753 0
 1200 020c 40F20003 		movw	r3, #:lower16:synopGMACdev
 1201 0210 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1202 0214 1C68     		ldr	r4, [r3, #0]
 1203 0216 40F20003 		movw	r3, #:lower16:synopGMACdev
 1204 021a C0F20003 		movt	r3, #:upper16:synopGMACdev
 1205 021e 1B68     		ldr	r3, [r3, #0]
 1206 0220 5D6F     		ldr	r5, [r3, #116]
 754:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_frame_collision(Status);
 1207              		.loc 2 754 0
 1208 0222 BB69     		ldr	r3, [r7, #24]
 1209 0224 1846     		mov	r0, r3
 1210 0226 FFF7FEFF 		bl	synopGMAC_is_rx_frame_collision
 1211 022a 0346     		mov	r3, r0
 753:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.Collisions     +=
 1212              		.loc 2 753 0
 1213 022c EB18     		adds	r3, r5, r3
 1214 022e 6367     		str	r3, [r4, #116]
 755:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxCrcErrors    +=
 1215              		.loc 2 755 0
 1216 0230 40F20003 		movw	r3, #:lower16:synopGMACdev
 1217 0234 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1218 0238 1C68     		ldr	r4, [r3, #0]
 1219 023a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1220 023e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1221 0242 1B68     		ldr	r3, [r3, #0]
 1222 0244 D3F88050 		ldr	r5, [r3, #128]
 756:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_crc(Status);
 1223              		.loc 2 756 0
 1224 0248 BB69     		ldr	r3, [r7, #24]
 1225 024a 1846     		mov	r0, r3
 1226 024c FFF7FEFF 		bl	synopGMAC_is_rx_crc
 1227 0250 0346     		mov	r3, r0
 755:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxCrcErrors    +=
 1228              		.loc 2 755 0
 1229 0252 EB18     		adds	r3, r5, r3
 1230 0254 C4F88030 		str	r3, [r4, #128]
 757:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxFrameErrors  +=
 1231              		.loc 2 757 0
 1232 0258 40F20003 		movw	r3, #:lower16:synopGMACdev
 1233 025c C0F20003 		movt	r3, #:upper16:synopGMACdev
 1234 0260 1C68     		ldr	r4, [r3, #0]
 1235 0262 40F20003 		movw	r3, #:lower16:synopGMACdev
 1236 0266 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1237 026a 1B68     		ldr	r3, [r3, #0]
 1238 026c D3F88450 		ldr	r5, [r3, #132]
 758:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_frame_dribbling_errors(Status);
 1239              		.loc 2 758 0
 1240 0270 BB69     		ldr	r3, [r7, #24]
 1241 0272 1846     		mov	r0, r3
 1242 0274 FFF7FEFF 		bl	synopGMAC_is_frame_dribbling_errors
 1243 0278 0346     		mov	r3, r0
 757:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxFrameErrors  +=
 1244              		.loc 2 757 0
 1245 027a EB18     		adds	r3, r5, r3
 1246 027c C4F88430 		str	r3, [r4, #132]
 759:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxLengthErrors +=
 1247              		.loc 2 759 0
 1248 0280 40F20003 		movw	r3, #:lower16:synopGMACdev
 1249 0284 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1250 0288 1C68     		ldr	r4, [r3, #0]
 1251 028a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1252 028e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1253 0292 1B68     		ldr	r3, [r3, #0]
 1254 0294 9D6F     		ldr	r5, [r3, #120]
 760:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMAC_is_rx_frame_length_errors(Status);
 1255              		.loc 2 760 0
 1256 0296 BB69     		ldr	r3, [r7, #24]
 1257 0298 1846     		mov	r0, r3
 1258 029a FFF7FEFF 		bl	synopGMAC_is_rx_frame_length_errors
 1259 029e 0346     		mov	r3, r0
 759:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMACdev->NetStatistics.RxLengthErrors +=
 1260              		.loc 2 759 0
 1261 02a0 EB18     		adds	r3, r5, r3
 1262 02a2 A367     		str	r3, [r4, #120]
 1263              	.L38:
 761:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 762:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 763:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* Return the descriptor back to DMA */
 764:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescIndex = synopGMAC_set_rx_qptr(synopGMACdev,
 1264              		.loc 2 764 0
 1265 02a4 40F20003 		movw	r3, #:lower16:synopGMACdev
 1266 02a8 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1267 02ac 1968     		ldr	r1, [r3, #0]
 765:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                         (uint32_t)&Eth_RxBuffer[DescIndex * ETH_PACKET_SIZE],
 1268              		.loc 2 765 0
 1269 02ae FB6A     		ldr	r3, [r7, #44]
 1270 02b0 40F2DC52 		movw	r2, #1500
 1271 02b4 02FB03F3 		mul	r3, r2, r3
 1272 02b8 03F11402 		add	r2, r3, #20
 1273 02bc 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 1274 02c0 C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 1275 02c4 D318     		adds	r3, r2, r3
 764:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescIndex = synopGMAC_set_rx_qptr(synopGMACdev,
 1276              		.loc 2 764 0
 1277 02c6 1A46     		mov	r2, r3
 766:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            ETH_PACKET_SIZE,
 767:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                         (uint32_t)&Eth_RxBuffer[DescIndex * ETH_PACKET_SIZE],
 1278              		.loc 2 767 0
 1279 02c8 FB6A     		ldr	r3, [r7, #44]
 1280 02ca 40F2DC50 		movw	r0, #1500
 1281 02ce 00FB03F3 		mul	r3, r0, r3
 1282 02d2 03F11400 		add	r0, r3, #20
 1283 02d6 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 1284 02da C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 1285 02de C318     		adds	r3, r0, r3
 764:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DescIndex = synopGMAC_set_rx_qptr(synopGMACdev,
 1286              		.loc 2 764 0
 1287 02e0 4FF00000 		mov	r0, #0
 1288 02e4 0090     		str	r0, [sp, #0]
 1289 02e6 4FF00000 		mov	r0, #0
 1290 02ea 0190     		str	r0, [sp, #4]
 1291 02ec 4FF00000 		mov	r0, #0
 1292 02f0 0290     		str	r0, [sp, #8]
 1293 02f2 0846     		mov	r0, r1
 1294 02f4 1146     		mov	r1, r2
 1295 02f6 4FF4BE62 		mov	r2, #1520
 1296 02fa FFF7FEFF 		bl	synopGMAC_set_rx_qptr
 1297 02fe F862     		str	r0, [r7, #44]
 1298              	.L35:
 768:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                            0,0,0);
 769:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       if(DescIndex < 0)
 770:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 771:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         TR("Cannot set Rx Descriptor\n");
 772:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
 773:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 774:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Status = DAVEApp_SUCCESS;
 1299              		.loc 2 774 0
 1300 0300 4FF00003 		mov	r3, #0
 1301 0304 BB61     		str	r3, [r7, #24]
 1302              	.LBE2:
 775:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }while(DescIndex >= 0);
 1303              		.loc 2 775 0
 1304 0306 FB6A     		ldr	r3, [r7, #44]
 1305 0308 002B     		cmp	r3, #0
 1306 030a BFF691AE 		bge	.L41
 776:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 777:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Status;
 1307              		.loc 2 777 0
 1308 030e BB69     		ldr	r3, [r7, #24]
 778:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 1309              		.loc 2 778 0
 1310 0310 1846     		mov	r0, r3
 1311 0312 07F13007 		add	r7, r7, #48
 1312 0316 BD46     		mov	sp, r7
 1313 0318 B0BD     		pop	{r4, r5, r7, pc}
 1314              		.cfi_endproc
 1315              	.LFE123:
 1317 031a 00BF     		.section	.rodata
 1318              		.align	2
 1319              	.LC0:
 1320 0000 00       		.byte	0
 1321 0001 03       		.byte	3
 1322 0002 19       		.byte	25
 1323 0003 45       		.byte	69
 1324 0004 00       		.byte	0
 1325 0005 00       		.byte	0
 1326 0006 0000     		.section	.text.ETH0_0_IRQHandler,"ax",%progbits
 1327              		.align	2
 1328              		.global	ETH0_0_IRQHandler
 1329              		.thumb
 1330              		.thumb_func
 1332              	ETH0_0_IRQHandler:
 1333              	.LFB124:
 779:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** #endif  /* BUILD_UIP */
 780:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 781:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** void IRQ_Hdlr_108(void)
 782:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 1334              		.loc 2 782 0
 1335              		.cfi_startproc
 1336              		@ args = 0, pretend = 0, frame = 24
 1337              		@ frame_needed = 1, uses_anonymous_args = 0
 1338 0000 80B5     		push	{r7, lr}
 1339              	.LCFI30:
 1340              		.cfi_def_cfa_offset 8
 1341              		.cfi_offset 7, -8
 1342              		.cfi_offset 14, -4
 1343 0002 8AB0     		sub	sp, sp, #40
 1344              	.LCFI31:
 1345              		.cfi_def_cfa_offset 48
 1346 0004 04AF     		add	r7, sp, #16
 1347              	.LCFI32:
 1348              		.cfi_def_cfa 7, 32
 783:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_7>>> */
 784:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t interrupt, dma_status_reg;
 785:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t status;
 786:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 787:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Read the Dma interrupt status to know whether the interrupt got generated
 788:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    * by our device or not
 789:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    *  <<<DD_ETH_PORT_7_1>>>
 790:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    */
 791:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   dma_status_reg = synopGMACReadReg((uint32_t *)ETH_BASE, DmaStatus);
 1349              		.loc 2 791 0
 1350 0006 4FF45040 		mov	r0, #53248
 1351 000a C5F20000 		movt	r0, 20480
 1352 000e 4FF01401 		mov	r1, #20
 1353 0012 FFF7FEFF 		bl	synopGMACReadReg
 1354 0016 3861     		str	r0, [r7, #16]
 792:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 793:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(dma_status_reg == 0)
 1355              		.loc 2 793 0
 1356 0018 3B69     		ldr	r3, [r7, #16]
 1357 001a 002B     		cmp	r3, #0
 1358 001c 00F08D81 		beq	.L55
 1359              	.L44:
 794:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 795:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     DBG002_ERROR(APP_GID, ETH_NO_INTERRUPT, 0, NULL);
 796:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     return;
 797:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 798:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 799:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Disable all interrupts */
 800:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_disable_interrupt_all(synopGMACdev);
 1360              		.loc 2 800 0
 1361 0020 40F20003 		movw	r3, #:lower16:synopGMACdev
 1362 0024 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1363 0028 1B68     		ldr	r3, [r3, #0]
 1364 002a 1846     		mov	r0, r3
 1365 002c FFF7FEFF 		bl	synopGMAC_disable_interrupt_all
 801:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 802:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(dma_status_reg & GmacPmtIntr)
 1366              		.loc 2 802 0
 1367 0030 3B69     		ldr	r3, [r7, #16]
 1368 0032 03F08053 		and	r3, r3, #268435456
 1369 0036 002B     		cmp	r3, #0
 1370 0038 07D0     		beq	.L46
 803:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 804:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Interrupt due to PMT module\n");
 805:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_powerup_mac(synopGMACdev);
 1371              		.loc 2 805 0
 1372 003a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1373 003e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1374 0042 1B68     		ldr	r3, [r3, #0]
 1375 0044 1846     		mov	r0, r3
 1376 0046 FFF7FEFF 		bl	synopGMAC_powerup_mac
 1377              	.L46:
 806:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 807:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 808:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(dma_status_reg & GmacMmcIntr)
 809:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 810:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Interrupt due to MMC module\n");
 811:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****  }
 812:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 813:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(dma_status_reg & GmacLineIntfIntr)
 814:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 815:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Interrupt due to GMAC LINE module\n");
 816:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 817:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 818:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Now lets handle the DMA interrupts*/
 819:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   interrupt = synopGMAC_get_interrupt_type(synopGMACdev);
 1378              		.loc 2 819 0
 1379 004a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1380 004e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1381 0052 1B68     		ldr	r3, [r3, #0]
 1382 0054 1846     		mov	r0, r3
 1383 0056 FFF7FEFF 		bl	synopGMAC_get_interrupt_type
 1384 005a F860     		str	r0, [r7, #12]
 820:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 821:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaError)
 1385              		.loc 2 821 0
 1386 005c FB68     		ldr	r3, [r7, #12]
 1387 005e 03F08003 		and	r3, r3, #128
 1388 0062 002B     		cmp	r3, #0
 1389 0064 00F09C80 		beq	.L47
 1390              	.LBB3:
 822:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 823:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_7_2>>> */
 824:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* after soft reset, configure the MAC address to default value */
 825:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     uint8_t mac_addr0[6] = DEFAULT_MAC_ADDRESS;
 1391              		.loc 2 825 0
 1392 0068 40F20003 		movw	r3, #:lower16:.LC0
 1393 006c C0F20003 		movt	r3, #:upper16:.LC0
 1394 0070 3A46     		mov	r2, r7
 1395 0072 1868     		ldr	r0, [r3, #0]	@ unaligned
 1396 0074 1060     		str	r0, [r2, #0]	@ unaligned
 1397 0076 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 1398 0078 9380     		strh	r3, [r2, #4]	@ unaligned
 826:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 827:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Fatal Bus Error Interrupt Seen\n");
 828:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 829:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_disable_dma_tx(synopGMACdev);
 1399              		.loc 2 829 0
 1400 007a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1401 007e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1402 0082 1B68     		ldr	r3, [r3, #0]
 1403 0084 1846     		mov	r0, r3
 1404 0086 FFF7FEFF 		bl	synopGMAC_disable_dma_tx
 830:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_disable_dma_rx(synopGMACdev);
 1405              		.loc 2 830 0
 1406 008a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1407 008e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1408 0092 1B68     		ldr	r3, [r3, #0]
 1409 0094 1846     		mov	r0, r3
 1410 0096 FFF7FEFF 		bl	synopGMAC_disable_dma_rx
 831:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 832:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_take_desc_ownership_tx(synopGMACdev);
 1411              		.loc 2 832 0
 1412 009a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1413 009e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1414 00a2 1B68     		ldr	r3, [r3, #0]
 1415 00a4 1846     		mov	r0, r3
 1416 00a6 FFF7FEFF 		bl	synopGMAC_take_desc_ownership_tx
 833:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_take_desc_ownership_rx(synopGMACdev);
 1417              		.loc 2 833 0
 1418 00aa 40F20003 		movw	r3, #:lower16:synopGMACdev
 1419 00ae C0F20003 		movt	r3, #:upper16:synopGMACdev
 1420 00b2 1B68     		ldr	r3, [r3, #0]
 1421 00b4 1846     		mov	r0, r3
 1422 00b6 FFF7FEFF 		bl	synopGMAC_take_desc_ownership_rx
 834:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 835:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_init_tx_rx_desc_queue(synopGMACdev);
 1423              		.loc 2 835 0
 1424 00ba 40F20003 		movw	r3, #:lower16:synopGMACdev
 1425 00be C0F20003 		movt	r3, #:upper16:synopGMACdev
 1426 00c2 1B68     		ldr	r3, [r3, #0]
 1427 00c4 1846     		mov	r0, r3
 1428 00c6 FFF7FEFF 		bl	synopGMAC_init_tx_rx_desc_queue
 836:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 837:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* reset the DMA engine and the GMAC IP */
 838:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_reset(synopGMACdev);
 1429              		.loc 2 838 0
 1430 00ca 40F20003 		movw	r3, #:lower16:synopGMACdev
 1431 00ce C0F20003 		movt	r3, #:upper16:synopGMACdev
 1432 00d2 1B68     		ldr	r3, [r3, #0]
 1433 00d4 1846     		mov	r0, r3
 1434 00d6 FFF7FEFF 		bl	synopGMAC_reset
 839:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 840:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_set_mac_addr(synopGMACdev, GmacAddr0High, GmacAddr0Low, mac_addr0);
 1435              		.loc 2 840 0
 1436 00da 40F20003 		movw	r3, #:lower16:synopGMACdev
 1437 00de C0F20003 		movt	r3, #:upper16:synopGMACdev
 1438 00e2 1A68     		ldr	r2, [r3, #0]
 1439 00e4 3B46     		mov	r3, r7
 1440 00e6 1046     		mov	r0, r2
 1441 00e8 4FF04001 		mov	r1, #64
 1442 00ec 4FF04402 		mov	r2, #68
 1443 00f0 FFF7FEFF 		bl	synopGMAC_set_mac_addr
 841:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 842:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_dma_bus_mode_init(synopGMACdev, DmaFixedBurstEnable|
 1444              		.loc 2 842 0
 1445 00f4 40F20003 		movw	r3, #:lower16:synopGMACdev
 1446 00f8 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1447 00fc 1B68     		ldr	r3, [r3, #0]
 1448 00fe 1846     		mov	r0, r3
 1449 0100 40F60801 		movw	r1, #2056
 1450 0104 C0F20101 		movt	r1, 1
 1451 0108 FFF7FEFF 		bl	synopGMAC_dma_bus_mode_init
 843:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     		                    DmaBurstLength8 | DmaDescriptorSkip2 );
 844:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 845:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_dma_control_init(synopGMACdev, DmaStoreAndForward);
 1452              		.loc 2 845 0
 1453 010c 40F20003 		movw	r3, #:lower16:synopGMACdev
 1454 0110 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1455 0114 1B68     		ldr	r3, [r3, #0]
 1456 0116 1846     		mov	r0, r3
 1457 0118 4FF40011 		mov	r1, #2097152
 1458 011c FFF7FEFF 		bl	synopGMAC_dma_control_init
 846:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 847:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_init_rx_desc_base(synopGMACdev);
 1459              		.loc 2 847 0
 1460 0120 40F20003 		movw	r3, #:lower16:synopGMACdev
 1461 0124 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1462 0128 1B68     		ldr	r3, [r3, #0]
 1463 012a 1846     		mov	r0, r3
 1464 012c FFF7FEFF 		bl	synopGMAC_init_rx_desc_base
 848:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 849:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_init_tx_desc_base(synopGMACdev);
 1465              		.loc 2 849 0
 1466 0130 40F20003 		movw	r3, #:lower16:synopGMACdev
 1467 0134 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1468 0138 1B68     		ldr	r3, [r3, #0]
 1469 013a 1846     		mov	r0, r3
 1470 013c FFF7FEFF 		bl	synopGMAC_init_tx_desc_base
 850:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 851:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_mac_init(synopGMACdev);
 1471              		.loc 2 851 0
 1472 0140 40F20003 		movw	r3, #:lower16:synopGMACdev
 1473 0144 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1474 0148 1B68     		ldr	r3, [r3, #0]
 1475 014a 1846     		mov	r0, r3
 1476 014c FFF7FEFF 		bl	synopGMAC_mac_init
 852:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 853:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* To enable Multicast */
 854:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_multicast_enable(synopGMACdev);
 1477              		.loc 2 854 0
 1478 0150 40F20003 		movw	r3, #:lower16:synopGMACdev
 1479 0154 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1480 0158 1B68     		ldr	r3, [r3, #0]
 1481 015a 1846     		mov	r0, r3
 1482 015c FFF7FEFF 		bl	synopGMAC_multicast_enable
 855:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 856:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_multicast_hash_filter_enable(synopGMACdev);
 1483              		.loc 2 856 0
 1484 0160 40F20003 		movw	r3, #:lower16:synopGMACdev
 1485 0164 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1486 0168 1B68     		ldr	r3, [r3, #0]
 1487 016a 1846     		mov	r0, r3
 1488 016c FFF7FEFF 		bl	synopGMAC_multicast_hash_filter_enable
 857:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****    /* To enable Broadcast */
 858:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_broadcast_enable(synopGMACdev);
 1489              		.loc 2 858 0
 1490 0170 40F20003 		movw	r3, #:lower16:synopGMACdev
 1491 0174 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1492 0178 1B68     		ldr	r3, [r3, #0]
 1493 017a 1846     		mov	r0, r3
 1494 017c FFF7FEFF 		bl	synopGMAC_broadcast_enable
 859:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 860:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_dma_rx(synopGMACdev);
 1495              		.loc 2 860 0
 1496 0180 40F20003 		movw	r3, #:lower16:synopGMACdev
 1497 0184 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1498 0188 1B68     		ldr	r3, [r3, #0]
 1499 018a 1846     		mov	r0, r3
 1500 018c FFF7FEFF 		bl	synopGMAC_enable_dma_rx
 861:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 862:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synopGMAC_enable_dma_tx(synopGMACdev);
 1501              		.loc 2 862 0
 1502 0190 40F20003 		movw	r3, #:lower16:synopGMACdev
 1503 0194 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1504 0198 1B68     		ldr	r3, [r3, #0]
 1505 019a 1846     		mov	r0, r3
 1506 019c FFF7FEFF 		bl	synopGMAC_enable_dma_tx
 1507              	.L47:
 1508              	.LBE3:
 863:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 864:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 865:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaRxNormal)
 1509              		.loc 2 865 0
 1510 01a0 FB68     		ldr	r3, [r7, #12]
 1511 01a2 03F00103 		and	r3, r3, #1
 1512 01a6 002B     		cmp	r3, #0
 1513 01a8 01D0     		beq	.L48
 866:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 867:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Rx Normal \n");
 868:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 869:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_7_3>>>
 870:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * Send the packet to the TCP/IP stack.
 871:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * This receive function retrieves packet from descriptor and delivers to
 872:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      * the TCP/IP stack.
 873:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****      */
 874:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     Eth_ReceiveData();
 1514              		.loc 2 874 0
 1515 01aa FFF7FEFF 		bl	Eth_ReceiveData
 1516              	.L48:
 875:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 876:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 877:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaRxAbnormal)
 1517              		.loc 2 877 0
 1518 01ae FB68     		ldr	r3, [r7, #12]
 1519 01b0 03F00203 		and	r3, r3, #2
 1520 01b4 002B     		cmp	r3, #0
 1521 01b6 17D0     		beq	.L49
 878:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 879:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Abnormal Rx Interrupt Seen\n");
 880:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 881:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(GMAC_Power_down == 0)
 1522              		.loc 2 881 0
 1523 01b8 40F20003 		movw	r3, #:lower16:GMAC_Power_down
 1524 01bc C0F20003 		movt	r3, #:upper16:GMAC_Power_down
 1525 01c0 1B68     		ldr	r3, [r3, #0]
 1526 01c2 002B     		cmp	r3, #0
 1527 01c4 10D1     		bne	.L49
 882:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 883:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* If Mac is not in powerdown */
 884:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACdev->NetStatistics.RxOverErrors++;
 1528              		.loc 2 884 0
 1529 01c6 40F20003 		movw	r3, #:lower16:synopGMACdev
 1530 01ca C0F20003 		movt	r3, #:upper16:synopGMACdev
 1531 01ce 1B68     		ldr	r3, [r3, #0]
 1532 01d0 DA6F     		ldr	r2, [r3, #124]
 1533 01d2 02F10102 		add	r2, r2, #1
 1534 01d6 DA67     		str	r2, [r3, #124]
 885:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 886:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* Now Descriptors have been created in synop_handle_received_data(). 
 887:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****        * Just issue a poll demand to resume DMA operation
 888:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****        */
 889:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMAC_resume_dma_rx(synopGMACdev);
 1535              		.loc 2 889 0
 1536 01d8 40F20003 		movw	r3, #:lower16:synopGMACdev
 1537 01dc C0F20003 		movt	r3, #:upper16:synopGMACdev
 1538 01e0 1B68     		ldr	r3, [r3, #0]
 1539 01e2 1846     		mov	r0, r3
 1540 01e4 FFF7FEFF 		bl	synopGMAC_resume_dma_rx
 1541              	.L49:
 890:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 891:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 892:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 893:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaRxStopped)
 1542              		.loc 2 893 0
 1543 01e8 FB68     		ldr	r3, [r7, #12]
 1544 01ea 03F00403 		and	r3, r3, #4
 1545 01ee 002B     		cmp	r3, #0
 1546 01f0 50D0     		beq	.L50
 1547              	.LBB4:
 894:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 895:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_7_4>>> */
 896:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	  uint32_t DescCount = 0;
 1548              		.loc 2 896 0
 1549 01f2 4FF00003 		mov	r3, #0
 1550 01f6 7B61     		str	r3, [r7, #20]
 897:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 898:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	  /* Receiver gone in to stopped state */
 899:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Receiver stopped seeing Rx interrupts\n");
 900:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 901:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(GMAC_Power_down == 0)
 1551              		.loc 2 901 0
 1552 01f8 40F20003 		movw	r3, #:lower16:GMAC_Power_down
 1553 01fc C0F20003 		movt	r3, #:upper16:GMAC_Power_down
 1554 0200 1B68     		ldr	r3, [r3, #0]
 1555 0202 002B     		cmp	r3, #0
 1556 0204 46D1     		bne	.L50
 902:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 903:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* If Mac is not in powerdown */
 904:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACdev->NetStatistics.RxOverErrors++;
 1557              		.loc 2 904 0
 1558 0206 40F20003 		movw	r3, #:lower16:synopGMACdev
 1559 020a C0F20003 		movt	r3, #:upper16:synopGMACdev
 1560 020e 1B68     		ldr	r3, [r3, #0]
 1561 0210 DA6F     		ldr	r2, [r3, #124]
 1562 0212 02F10102 		add	r2, r2, #1
 1563 0216 DA67     		str	r2, [r3, #124]
 1564              	.L51:
 905:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       do
 906:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 907:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           /* Set Rx Q Pointer */
 908:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           status = synopGMAC_set_rx_qptr(synopGMACdev,
 1565              		.loc 2 908 0 discriminator 1
 1566 0218 40F20003 		movw	r3, #:lower16:synopGMACdev
 1567 021c C0F20003 		movt	r3, #:upper16:synopGMACdev
 1568 0220 1968     		ldr	r1, [r3, #0]
 909:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         		                 (uint32_t)&Eth_RxBuffer[DescCount * ETH_PACKET_SIZE],
 1569              		.loc 2 909 0 discriminator 1
 1570 0222 7B69     		ldr	r3, [r7, #20]
 1571 0224 40F2DC52 		movw	r2, #1500
 1572 0228 02FB03F3 		mul	r3, r2, r3
 1573 022c 03F11402 		add	r2, r3, #20
 1574 0230 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 1575 0234 C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 1576 0238 D318     		adds	r3, r2, r3
 908:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           status = synopGMAC_set_rx_qptr(synopGMACdev,
 1577              		.loc 2 908 0 discriminator 1
 1578 023a 1A46     		mov	r2, r3
 910:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               		             ETH_PACKET_SIZE,
 911:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               		             (uint32_t)&Eth_RxBuffer[DescCount * ETH_PACKET_SIZE],
 1579              		.loc 2 911 0 discriminator 1
 1580 023c 7B69     		ldr	r3, [r7, #20]
 1581 023e 40F2DC50 		movw	r0, #1500
 1582 0242 00FB03F3 		mul	r3, r0, r3
 1583 0246 03F11400 		add	r0, r3, #20
 1584 024a 40F20003 		movw	r3, #:lower16:Eth_RxBuffer
 1585 024e C0F20003 		movt	r3, #:upper16:Eth_RxBuffer
 1586 0252 C318     		adds	r3, r0, r3
 908:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           status = synopGMAC_set_rx_qptr(synopGMACdev,
 1587              		.loc 2 908 0 discriminator 1
 1588 0254 4FF00000 		mov	r0, #0
 1589 0258 0090     		str	r0, [sp, #0]
 1590 025a 4FF00000 		mov	r0, #0
 1591 025e 0190     		str	r0, [sp, #4]
 1592 0260 4FF00000 		mov	r0, #0
 1593 0264 0290     		str	r0, [sp, #8]
 1594 0266 0846     		mov	r0, r1
 1595 0268 1146     		mov	r1, r2
 1596 026a 4FF4BE62 		mov	r2, #1520
 1597 026e FFF7FEFF 		bl	synopGMAC_set_rx_qptr
 1598 0272 0346     		mov	r3, r0
 1599 0274 BB60     		str	r3, [r7, #8]
 912:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               		             0,0,0);
 913:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 914:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           //TR("Set Rx Descriptor no %08x \n",status);
 915:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 916:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           DescCount++;
 1600              		.loc 2 916 0 discriminator 1
 1601 0276 7B69     		ldr	r3, [r7, #20]
 1602 0278 03F10103 		add	r3, r3, #1
 1603 027c 7B61     		str	r3, [r7, #20]
 917:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }while(status >= 0 && (DescCount < TRANSMIT_DESC_SIZE));
 1604              		.loc 2 917 0 discriminator 1
 1605 027e 7B69     		ldr	r3, [r7, #20]
 1606 0280 052B     		cmp	r3, #5
 1607 0282 C9D9     		bls	.L51
 918:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 919:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMAC_enable_dma_rx(synopGMACdev);
 1608              		.loc 2 919 0
 1609 0284 40F20003 		movw	r3, #:lower16:synopGMACdev
 1610 0288 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1611 028c 1B68     		ldr	r3, [r3, #0]
 1612 028e 1846     		mov	r0, r3
 1613 0290 FFF7FEFF 		bl	synopGMAC_enable_dma_rx
 1614              	.L50:
 1615              	.LBE4:
 920:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 921:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 922:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 923:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaTxNormal)
 1616              		.loc 2 923 0
 1617 0294 FB68     		ldr	r3, [r7, #12]
 1618 0296 03F00803 		and	r3, r3, #8
 1619 029a 002B     		cmp	r3, #0
 1620 029c 07D0     		beq	.L52
 924:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 925:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     //xmit function has done its job
 926:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Finished Normal Transmission \n");
 927:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 928:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Call function to update statistics. */
 929:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     synop_handle_transmit_over(synopGMACdev);
 1621              		.loc 2 929 0
 1622 029e 40F20003 		movw	r3, #:lower16:synopGMACdev
 1623 02a2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1624 02a6 1B68     		ldr	r3, [r3, #0]
 1625 02a8 1846     		mov	r0, r3
 1626 02aa FFF7FEFF 		bl	synop_handle_transmit_over
 1627              	.L52:
 930:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 931:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 932:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaTxAbnormal)
 1628              		.loc 2 932 0
 1629 02ae FB68     		ldr	r3, [r7, #12]
 1630 02b0 03F01003 		and	r3, r3, #16
 1631 02b4 002B     		cmp	r3, #0
 1632 02b6 0ED0     		beq	.L53
 933:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 934:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Abnormal Tx Interrupt Seen\n");
 935:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 936:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(GMAC_Power_down == 0)
 1633              		.loc 2 936 0
 1634 02b8 40F20003 		movw	r3, #:lower16:GMAC_Power_down
 1635 02bc C0F20003 		movt	r3, #:upper16:GMAC_Power_down
 1636 02c0 1B68     		ldr	r3, [r3, #0]
 1637 02c2 002B     		cmp	r3, #0
 1638 02c4 07D1     		bne	.L53
 937:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 938:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* If Mac is not in powerdown */
 939:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synop_handle_transmit_over(synopGMACdev);
 1639              		.loc 2 939 0
 1640 02c6 40F20003 		movw	r3, #:lower16:synopGMACdev
 1641 02ca C0F20003 		movt	r3, #:upper16:synopGMACdev
 1642 02ce 1B68     		ldr	r3, [r3, #0]
 1643 02d0 1846     		mov	r0, r3
 1644 02d2 FFF7FEFF 		bl	synop_handle_transmit_over
 1645              	.L53:
 940:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 941:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 942:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 943:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   if(interrupt & synopGMACDmaTxStopped)
 1646              		.loc 2 943 0
 1647 02d6 FB68     		ldr	r3, [r7, #12]
 1648 02d8 03F02003 		and	r3, r3, #32
 1649 02dc 002B     		cmp	r3, #0
 1650 02de 1ED0     		beq	.L54
 944:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 945:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* <<<DD_ETH_PORT_7_5>>> */
 946:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     TR("Transmitter stopped sending the packets\n");
 947:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 948:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(GMAC_Power_down == 0)
 1651              		.loc 2 948 0
 1652 02e0 40F20003 		movw	r3, #:lower16:GMAC_Power_down
 1653 02e4 C0F20003 		movt	r3, #:upper16:GMAC_Power_down
 1654 02e8 1B68     		ldr	r3, [r3, #0]
 1655 02ea 002B     		cmp	r3, #0
 1656 02ec 17D1     		bne	.L54
 949:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 950:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       /* If Mac is not in powerdown */
 951:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMAC_disable_dma_tx(synopGMACdev);
 1657              		.loc 2 951 0
 1658 02ee 40F20003 		movw	r3, #:lower16:synopGMACdev
 1659 02f2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1660 02f6 1B68     		ldr	r3, [r3, #0]
 1661 02f8 1846     		mov	r0, r3
 1662 02fa FFF7FEFF 		bl	synopGMAC_disable_dma_tx
 952:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 953:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMAC_take_desc_ownership_tx(synopGMACdev);
 1663              		.loc 2 953 0
 1664 02fe 40F20003 		movw	r3, #:lower16:synopGMACdev
 1665 0302 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1666 0306 1B68     		ldr	r3, [r3, #0]
 1667 0308 1846     		mov	r0, r3
 1668 030a FFF7FEFF 		bl	synopGMAC_take_desc_ownership_tx
 954:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 955:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMAC_enable_dma_tx(synopGMACdev);
 1669              		.loc 2 955 0
 1670 030e 40F20003 		movw	r3, #:lower16:synopGMACdev
 1671 0312 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1672 0316 1B68     		ldr	r3, [r3, #0]
 1673 0318 1846     		mov	r0, r3
 1674 031a FFF7FEFF 		bl	synopGMAC_enable_dma_tx
 1675              	.L54:
 956:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 957:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       TR("Transmission Resumed\n");
 958:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 959:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }
 960:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 961:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* Enable the Interrupts before returning from ISR */
 962:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   synopGMAC_enable_interrupt(synopGMACdev, DmaIntEnable);
 1676              		.loc 2 962 0
 1677 031e 40F20003 		movw	r3, #:lower16:synopGMACdev
 1678 0322 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1679 0326 1B68     		ldr	r3, [r3, #0]
 1680 0328 1846     		mov	r0, r3
 1681 032a 4AF2E311 		movw	r1, #41443
 1682 032e C0F20101 		movt	r1, 1
 1683 0332 FFF7FEFF 		bl	synopGMAC_enable_interrupt
 963:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 964:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return;
 1684              		.loc 2 964 0
 1685 0336 00BF     		nop
 1686 0338 00E0     		b	.L43
 1687              	.L55:
 796:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     return;
 1688              		.loc 2 796 0
 1689 033a 00BF     		nop
 1690              	.L43:
 965:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 1691              		.loc 2 965 0
 1692 033c 07F11807 		add	r7, r7, #24
 1693 0340 BD46     		mov	sp, r7
 1694 0342 80BD     		pop	{r7, pc}
 1695              		.cfi_endproc
 1696              	.LFE124:
 1698              		.section	.text.Eth_PerformIoctl,"ax",%progbits
 1699              		.align	2
 1700              		.global	Eth_PerformIoctl
 1701              		.thumb
 1702              		.thumb_func
 1704              	Eth_PerformIoctl:
 1705              	.LFB125:
 966:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 967:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** status_t Eth_PerformIoctl(uint32_t Cmd, Eth_IoctlParamType *Eth_IoctlParam)
 968:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 1706              		.loc 2 968 0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 16
 1709              		@ frame_needed = 1, uses_anonymous_args = 0
 1710 0000 80B5     		push	{r7, lr}
 1711              	.LCFI33:
 1712              		.cfi_def_cfa_offset 8
 1713              		.cfi_offset 7, -8
 1714              		.cfi_offset 14, -4
 1715 0002 84B0     		sub	sp, sp, #16
 1716              	.LCFI34:
 1717              		.cfi_def_cfa_offset 24
 1718 0004 00AF     		add	r7, sp, #0
 1719              	.LCFI35:
 1720              		.cfi_def_cfa_register 7
 1721 0006 7860     		str	r0, [r7, #4]
 1722 0008 3960     		str	r1, [r7, #0]
 969:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_8_1>>> */
 970:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   uint32_t Status = ETH_IOCTL_ERROR;
 1723              		.loc 2 970 0
 1724 000a 4FF00603 		mov	r3, #6
 1725 000e FB60     		str	r3, [r7, #12]
 971:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 972:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   do
 973:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   {
 974:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     if(NULL == Eth_IoctlParam)
 1726              		.loc 2 974 0
 1727 0010 3B68     		ldr	r3, [r7, #0]
 1728 0012 002B     		cmp	r3, #0
 1729 0014 00F0F880 		beq	.L78
 1730              	.L57:
 975:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 976:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       DBG002_ERROR(APP_GID, ETH_NULL_PARAM, 0, NULL);
 977:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 978:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
 979:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
 980:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     /* Check the command and take action */
 981:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     switch(Cmd)
 1731              		.loc 2 981 0
 1732 0018 7B68     		ldr	r3, [r7, #4]
 1733 001a 092B     		cmp	r3, #9
 1734 001c 00F2F680 		bhi	.L79
 1735 0020 01A2     		adr	r2, .L70
 1736 0022 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1737 0026 00BF     		.align	2
 1738              	.L70:
 1739 0028 51000000 		.word	.L60+1
 1740 002c 9B000000 		.word	.L61+1
 1741 0030 E5000000 		.word	.L62+1
 1742 0034 11010000 		.word	.L63+1
 1743 0038 37010000 		.word	.L64+1
 1744 003c 5D010000 		.word	.L65+1
 1745 0040 71010000 		.word	.L66+1
 1746 0044 9B010000 		.word	.L67+1
 1747 0048 B9010000 		.word	.L68+1
 1748 004c E1010000 		.word	.L69+1
 1749              	.L60:
 982:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     {
 983:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_READ_REGISTER:
 984:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
 985:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_2>>> */
 986:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for reading IP registers : Read Registers */
 987:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (Eth_IoctlParam->Unit== 0)
 1750              		.loc 2 987 0
 1751 0050 3B68     		ldr	r3, [r7, #0]
 1752 0052 1B68     		ldr	r3, [r3, #0]
 1753 0054 002B     		cmp	r3, #0
 1754 0056 0CD1     		bne	.L71
 988:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 989:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           /* Read Mac Register */
 990:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           Eth_IoctlParam->Data = synopGMACReadReg((uint32_t *)ETH0_BASE,
 991:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                                   Eth_IoctlParam->Address);
 1755              		.loc 2 991 0
 1756 0058 3B68     		ldr	r3, [r7, #0]
 990:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           Eth_IoctlParam->Data = synopGMACReadReg((uint32_t *)ETH0_BASE,
 1757              		.loc 2 990 0
 1758 005a 5B68     		ldr	r3, [r3, #4]
 1759 005c 4FF44040 		mov	r0, #49152
 1760 0060 C5F20000 		movt	r0, 20480
 1761 0064 1946     		mov	r1, r3
 1762 0066 FFF7FEFF 		bl	synopGMACReadReg
 1763 006a 0246     		mov	r2, r0
 1764 006c 3B68     		ldr	r3, [r7, #0]
 1765 006e 9A60     		str	r2, [r3, #8]
 1766 0070 0FE0     		b	.L72
 1767              	.L71:
 992:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 993:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         else if (Eth_IoctlParam->Unit == 1)
 1768              		.loc 2 993 0
 1769 0072 3B68     		ldr	r3, [r7, #0]
 1770 0074 1B68     		ldr	r3, [r3, #0]
 1771 0076 012B     		cmp	r3, #1
 1772 0078 0BD1     		bne	.L72
 994:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
 995:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           /* Read DMA Register */
 996:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           Eth_IoctlParam->Data = synopGMACReadReg((uint32_t *)ETH_BASE,
 997:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                                                   Eth_IoctlParam->Address);
 1773              		.loc 2 997 0
 1774 007a 3B68     		ldr	r3, [r7, #0]
 996:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           Eth_IoctlParam->Data = synopGMACReadReg((uint32_t *)ETH_BASE,
 1775              		.loc 2 996 0
 1776 007c 5B68     		ldr	r3, [r3, #4]
 1777 007e 4FF45040 		mov	r0, #53248
 1778 0082 C5F20000 		movt	r0, 20480
 1779 0086 1946     		mov	r1, r3
 1780 0088 FFF7FEFF 		bl	synopGMACReadReg
 1781 008c 0246     		mov	r2, r0
 1782 008e 3B68     		ldr	r3, [r7, #0]
 1783 0090 9A60     		str	r2, [r3, #8]
 1784              	.L72:
 998:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
 999:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1785              		.loc 2 999 0
 1786 0092 4FF00003 		mov	r3, #0
 1787 0096 FB60     		str	r3, [r7, #12]
1000:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1788              		.loc 2 1000 0
 1789 0098 BBE0     		b	.L58
 1790              	.L61:
1001:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1002:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1003:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_WRITE_REGISTER:
1004:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1005:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_3>>> */
1006:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for writing registers : Write Registers */
1007:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (Eth_IoctlParam->Unit == 0)
 1791              		.loc 2 1007 0
 1792 009a 3B68     		ldr	r3, [r7, #0]
 1793 009c 1B68     		ldr	r3, [r3, #0]
 1794 009e 002B     		cmp	r3, #0
 1795 00a0 0CD1     		bne	.L73
1008:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
1009:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           /* Write Mac Register */
1010:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           synopGMACWriteReg((uint32_t *)ETH0_BASE,Eth_IoctlParam->Address,
 1796              		.loc 2 1010 0
 1797 00a2 3B68     		ldr	r3, [r7, #0]
 1798 00a4 5A68     		ldr	r2, [r3, #4]
1011:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               Eth_IoctlParam->Data);
 1799              		.loc 2 1011 0
 1800 00a6 3B68     		ldr	r3, [r7, #0]
1010:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           synopGMACWriteReg((uint32_t *)ETH0_BASE,Eth_IoctlParam->Address,
 1801              		.loc 2 1010 0
 1802 00a8 9B68     		ldr	r3, [r3, #8]
 1803 00aa 4FF44040 		mov	r0, #49152
 1804 00ae C5F20000 		movt	r0, 20480
 1805 00b2 1146     		mov	r1, r2
 1806 00b4 1A46     		mov	r2, r3
 1807 00b6 FFF7FEFF 		bl	synopGMACWriteReg
 1808 00ba 0FE0     		b	.L74
 1809              	.L73:
1012:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
1013:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         else if (Eth_IoctlParam->Unit == 1)
 1810              		.loc 2 1013 0
 1811 00bc 3B68     		ldr	r3, [r7, #0]
 1812 00be 1B68     		ldr	r3, [r3, #0]
 1813 00c0 012B     		cmp	r3, #1
 1814 00c2 0BD1     		bne	.L74
1014:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
1015:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           /* Write DMA Register */
1016:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           synopGMACWriteReg((uint32_t *)ETH_BASE, Eth_IoctlParam->Address,
 1815              		.loc 2 1016 0
 1816 00c4 3B68     		ldr	r3, [r7, #0]
 1817 00c6 5A68     		ldr	r2, [r3, #4]
1017:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****               Eth_IoctlParam->Data);
 1818              		.loc 2 1017 0
 1819 00c8 3B68     		ldr	r3, [r7, #0]
1016:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           synopGMACWriteReg((uint32_t *)ETH_BASE, Eth_IoctlParam->Address,
 1820              		.loc 2 1016 0
 1821 00ca 9B68     		ldr	r3, [r3, #8]
 1822 00cc 4FF45040 		mov	r0, #53248
 1823 00d0 C5F20000 		movt	r0, 20480
 1824 00d4 1146     		mov	r1, r2
 1825 00d6 1A46     		mov	r2, r3
 1826 00d8 FFF7FEFF 		bl	synopGMACWriteReg
 1827              	.L74:
1018:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
1019:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1828              		.loc 2 1019 0
 1829 00dc 4FF00003 		mov	r3, #0
 1830 00e0 FB60     		str	r3, [r7, #12]
1020:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1831              		.loc 2 1020 0
 1832 00e2 96E0     		b	.L58
 1833              	.L62:
1021:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1022:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1023:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_READ_IPSTRUCT:
1024:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1025:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_4>>> */
1026:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for reading ETH0 DEVICE IP private structure */
1027:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (Eth_IoctlParam->Unit == 0)
 1834              		.loc 2 1027 0
 1835 00e4 3B68     		ldr	r3, [r7, #0]
 1836 00e6 1B68     		ldr	r3, [r3, #0]
 1837 00e8 002B     		cmp	r3, #0
 1838 00ea 0DD1     		bne	.L75
1028:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
1029:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           memcpy((synopGMACdevice *)Eth_IoctlParam->Address,
 1839              		.loc 2 1029 0
 1840 00ec 3B68     		ldr	r3, [r7, #0]
 1841 00ee 5B68     		ldr	r3, [r3, #4]
 1842 00f0 1A46     		mov	r2, r3
 1843 00f2 40F20003 		movw	r3, #:lower16:synopGMACdev
 1844 00f6 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1845 00fa 1B68     		ldr	r3, [r3, #0]
 1846 00fc 1046     		mov	r0, r2
 1847 00fe 1946     		mov	r1, r3
 1848 0100 4FF0C402 		mov	r2, #196
 1849 0104 FFF7FEFF 		bl	memcpy
 1850              	.L75:
1030:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                         synopGMACdev,
1031:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                         sizeof(synopGMACdevice));
1032:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
1033:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         else
1034:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
1035:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TR("IOCTL_READ_IPSTRUCT failed");
1036:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
1037:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1851              		.loc 2 1037 0
 1852 0108 4FF00003 		mov	r3, #0
 1853 010c FB60     		str	r3, [r7, #12]
1038:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1854              		.loc 2 1038 0
 1855 010e 80E0     		b	.L58
 1856              	.L63:
1039:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1040:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_READ_RXDESC:
1041:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1042:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_5>>> */
1043:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for Reading Rx DMA DESCRIPTOR */ 
1044:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((DmaDesc *)Eth_IoctlParam->Address,
 1857              		.loc 2 1044 0
 1858 0110 3B68     		ldr	r3, [r7, #0]
 1859 0112 5B68     		ldr	r3, [r3, #4]
 1860 0114 1A46     		mov	r2, r3
1045:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 				        synopGMACdev->RxDesc,
 1861              		.loc 2 1045 0
 1862 0116 40F20003 		movw	r3, #:lower16:synopGMACdev
 1863 011a C0F20003 		movt	r3, #:upper16:synopGMACdev
 1864 011e 1B68     		ldr	r3, [r3, #0]
 1865 0120 DB69     		ldr	r3, [r3, #28]
1044:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((DmaDesc *)Eth_IoctlParam->Address,
 1866              		.loc 2 1044 0
 1867 0122 1046     		mov	r0, r2
 1868 0124 1946     		mov	r1, r3
 1869 0126 4FF02802 		mov	r2, #40
 1870 012a FFF7FEFF 		bl	memcpy
1046:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                sizeof(DmaDesc));
1047:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1871              		.loc 2 1047 0
 1872 012e 4FF00003 		mov	r3, #0
 1873 0132 FB60     		str	r3, [r7, #12]
1048:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1874              		.loc 2 1048 0
 1875 0134 6DE0     		b	.L58
 1876              	.L64:
1049:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1050:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_READ_TXDESC:
1051:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1052:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_6>>> */
1053:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for Reading Tx DMA DESCRIPTOR */
1054:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((DmaDesc *)Eth_IoctlParam->Address,
 1877              		.loc 2 1054 0
 1878 0136 3B68     		ldr	r3, [r7, #0]
 1879 0138 5B68     		ldr	r3, [r3, #4]
 1880 013a 1A46     		mov	r2, r3
1055:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                 synopGMACdev->TxDesc,
 1881              		.loc 2 1055 0
 1882 013c 40F20003 		movw	r3, #:lower16:synopGMACdev
 1883 0140 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1884 0144 1B68     		ldr	r3, [r3, #0]
 1885 0146 9B69     		ldr	r3, [r3, #24]
1054:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((DmaDesc *)Eth_IoctlParam->Address,
 1886              		.loc 2 1054 0
 1887 0148 1046     		mov	r0, r2
 1888 014a 1946     		mov	r1, r3
 1889 014c 4FF02802 		mov	r2, #40
 1890 0150 FFF7FEFF 		bl	memcpy
1056:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****                 sizeof(DmaDesc));
1057:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1891              		.loc 2 1057 0
 1892 0154 4FF00003 		mov	r3, #0
 1893 0158 FB60     		str	r3, [r7, #12]
1058:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1894              		.loc 2 1058 0
 1895 015a 5AE0     		b	.L58
 1896              	.L65:
 1897              	.LBB5:
1059:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1060:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_READ_RMON_COUNTERS:
1061:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1062:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_7>>> */
1063:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Eth_StructRMONCountersType *RMONCounters =
1064:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             (Eth_StructRMONCountersType *) Eth_IoctlParam->Address;
 1898              		.loc 2 1064 0
 1899 015c 3B68     		ldr	r3, [r7, #0]
 1900 015e 5B68     		ldr	r3, [r3, #4]
1063:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Eth_StructRMONCountersType *RMONCounters =
 1901              		.loc 2 1063 0
 1902 0160 BB60     		str	r3, [r7, #8]
1065:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1066:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Eth_lGetRMONCounters(RMONCounters);
 1903              		.loc 2 1066 0
 1904 0162 B868     		ldr	r0, [r7, #8]
 1905 0164 FFF7FEFF 		bl	Eth_lGetRMONCounters
1067:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1906              		.loc 2 1067 0
 1907 0168 4FF00003 		mov	r3, #0
 1908 016c FB60     		str	r3, [r7, #12]
1068:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1909              		.loc 2 1068 0
 1910 016e 50E0     		b	.L58
 1911              	.L66:
 1912              	.LBE5:
1069:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1070:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_CHANGE_MTU:
1071:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1072:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_8>>> */
1073:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL for changing the MTU size */
1074:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         if (Eth_IoctlParam->Data > MAX_MTU_SIZE)
 1913              		.loc 2 1074 0
 1914 0170 3B68     		ldr	r3, [r7, #0]
 1915 0172 9A68     		ldr	r2, [r3, #8]
 1916 0174 40F2DC53 		movw	r3, #1500
 1917 0178 9A42     		cmp	r2, r3
 1918 017a 49D8     		bhi	.L80
 1919              	.L76:
1075:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         {
1076:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           DBG002_ERROR(APP_GID, ETH_IOCTL_ERROR, sizeof("Invalid MTU size"), "Invalid MTU size");
1077:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           break;
1078:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         }
1079:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMAC_change_mtu(synopGMACdev, Eth_IoctlParam->Data);
 1920              		.loc 2 1079 0
 1921 017c 40F20003 		movw	r3, #:lower16:synopGMACdev
 1922 0180 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1923 0184 1A68     		ldr	r2, [r3, #0]
 1924 0186 3B68     		ldr	r3, [r7, #0]
 1925 0188 9B68     		ldr	r3, [r3, #8]
 1926 018a 1046     		mov	r0, r2
 1927 018c 1946     		mov	r1, r3
 1928 018e FFF7FEFF 		bl	synopGMAC_change_mtu
1080:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1929              		.loc 2 1080 0
 1930 0192 4FF00003 		mov	r3, #0
 1931 0196 FB60     		str	r3, [r7, #12]
1081:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1932              		.loc 2 1081 0
 1933 0198 3BE0     		b	.L58
 1934              	.L67:
1082:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1083:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_SET_MAC_ADDRESS:
1084:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1085:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_9>>> */
1086:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL to set MAC Address */
1087:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         synopGMAC_set_mac_address(synopGMACdev, (void *)Eth_IoctlParam->Address);
 1935              		.loc 2 1087 0
 1936 019a 40F20003 		movw	r3, #:lower16:synopGMACdev
 1937 019e C0F20003 		movt	r3, #:upper16:synopGMACdev
 1938 01a2 1A68     		ldr	r2, [r3, #0]
 1939 01a4 3B68     		ldr	r3, [r7, #0]
 1940 01a6 5B68     		ldr	r3, [r3, #4]
 1941 01a8 1046     		mov	r0, r2
 1942 01aa 1946     		mov	r1, r3
 1943 01ac FFF7FEFF 		bl	synopGMAC_set_mac_address
1088:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1944              		.loc 2 1088 0
 1945 01b0 4FF00003 		mov	r3, #0
 1946 01b4 FB60     		str	r3, [r7, #12]
1089:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1947              		.loc 2 1089 0
 1948 01b6 2CE0     		b	.L58
 1949              	.L68:
1090:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1091:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_GET_MAC_ADDRESS:
1092:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1093:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_10>>> */
1094:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL to get Eth MAC Address */
1095:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((uint8_t *)Eth_IoctlParam->Address,
 1950              		.loc 2 1095 0
 1951 01b8 3B68     		ldr	r3, [r7, #0]
 1952 01ba 5B68     		ldr	r3, [r3, #4]
 1953 01bc 1A46     		mov	r2, r3
1096:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMACdev->MacAddress, MAC_ADDR_LEN);
 1954              		.loc 2 1096 0
 1955 01be 40F20003 		movw	r3, #:lower16:synopGMACdev
 1956 01c2 C0F20003 		movt	r3, #:upper16:synopGMACdev
 1957 01c6 1B68     		ldr	r3, [r3, #0]
 1958 01c8 03F1BC03 		add	r3, r3, #188
1095:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((uint8_t *)Eth_IoctlParam->Address,
 1959              		.loc 2 1095 0
 1960 01cc 1046     		mov	r0, r2
 1961 01ce 1946     		mov	r1, r3
 1962 01d0 4FF00602 		mov	r2, #6
 1963 01d4 FFF7FEFF 		bl	memcpy
1097:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1964              		.loc 2 1097 0
 1965 01d8 4FF00003 		mov	r3, #0
 1966 01dc FB60     		str	r3, [r7, #12]
1098:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1967              		.loc 2 1098 0
 1968 01de 18E0     		b	.L58
 1969              	.L69:
1099:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1100:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       case IOCTL_GET_NET_STATS:
1101:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1102:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /* <<<DD_ETH_PORT_8_11>>> */
1103:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         /** IOCTL to get network statistics */
1104:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         memcpy((void *)Eth_IoctlParam->Address, &(synopGMACdev->NetStatistics),
 1970              		.loc 2 1104 0
 1971 01e0 3B68     		ldr	r3, [r7, #0]
 1972 01e2 5B68     		ldr	r3, [r3, #4]
 1973 01e4 1A46     		mov	r2, r3
 1974 01e6 40F20003 		movw	r3, #:lower16:synopGMACdev
 1975 01ea C0F20003 		movt	r3, #:upper16:synopGMACdev
 1976 01ee 1B68     		ldr	r3, [r3, #0]
 1977 01f0 03F15003 		add	r3, r3, #80
 1978 01f4 1046     		mov	r0, r2
 1979 01f6 1946     		mov	r1, r3
 1980 01f8 4FF05402 		mov	r2, #84
 1981 01fc FFF7FEFF 		bl	memcpy
1105:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             sizeof(Eth_NetStatisticsType));
1106:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         Status  = DAVEApp_SUCCESS;
 1982              		.loc 2 1106 0
 1983 0200 4FF00003 		mov	r3, #0
 1984 0204 FB60     		str	r3, [r7, #12]
1107:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1985              		.loc 2 1107 0
 1986 0206 04E0     		b	.L58
 1987              	.L78:
 977:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       break;
 1988              		.loc 2 977 0
 1989 0208 00BF     		nop
 1990 020a 02E0     		b	.L58
 1991              	.L79:
1108:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1109:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       default:
1110:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       {
1111:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         DBG002_ERROR(APP_GID, ETH_IOCTL_ERROR, sizeof("INVALID option"),
1112:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             "INVALID option");
1113:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****         break;
 1992              		.loc 2 1113 0
 1993 020c 00BF     		nop
 1994 020e 00E0     		b	.L58
 1995              	.L80:
1077:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           break;
 1996              		.loc 2 1077 0
 1997 0210 00BF     		nop
 1998              	.L58:
1114:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       }
1115:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****     }
1116:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   }while(0);
1117:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1118:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   return Status;
 1999              		.loc 2 1118 0
 2000 0212 FB68     		ldr	r3, [r7, #12]
1119:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 2001              		.loc 2 1119 0
 2002 0214 1846     		mov	r0, r3
 2003 0216 07F11007 		add	r7, r7, #16
 2004 021a BD46     		mov	sp, r7
 2005 021c 80BD     		pop	{r7, pc}
 2006              		.cfi_endproc
 2007              	.LFE125:
 2009 021e 00BF     		.section	.text.Eth_lGetRMONCounters,"ax",%progbits
 2010              		.align	2
 2011              		.thumb
 2012              		.thumb_func
 2014              	Eth_lGetRMONCounters:
 2015              	.LFB126:
1120:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1121:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** /*******************************************************************************
1122:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** **                      Private Function Definitions                          **
1123:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** *******************************************************************************/
1124:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** static void Eth_lGetRMONCounters(Eth_StructRMONCountersType *RMONCounters)
1125:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 2016              		.loc 2 1125 0
 2017              		.cfi_startproc
 2018              		@ args = 0, pretend = 0, frame = 8
 2019              		@ frame_needed = 1, uses_anonymous_args = 0
 2020 0000 80B5     		push	{r7, lr}
 2021              	.LCFI36:
 2022              		.cfi_def_cfa_offset 8
 2023              		.cfi_offset 7, -8
 2024              		.cfi_offset 14, -4
 2025 0002 82B0     		sub	sp, sp, #8
 2026              	.LCFI37:
 2027              		.cfi_def_cfa_offset 16
 2028 0004 00AF     		add	r7, sp, #0
 2029              	.LCFI38:
 2030              		.cfi_def_cfa_register 7
 2031 0006 7860     		str	r0, [r7, #4]
1126:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   /* <<<DD_ETH_PORT_14>>> */
1127:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TXOCtetCountGB = synopGMACReadReg((uint32_t *)ETH0_BASE,
 2032              		.loc 2 1127 0
 2033 0008 4FF44040 		mov	r0, #49152
 2034 000c C5F20000 		movt	r0, 20480
 2035 0010 4FF48C71 		mov	r1, #280
 2036 0014 FFF7FEFF 		bl	synopGMACReadReg
 2037 0018 0246     		mov	r2, r0
 2038 001a 7B68     		ldr	r3, [r7, #4]
 2039 001c 1A60     		str	r2, [r3, #0]
1128:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       TXFRAMECOUNTGB_OFFSET);
1129:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1130:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxFrameCountGB = synopGMACReadReg((uint32_t *)ETH0_BASE,
 2040              		.loc 2 1130 0
 2041 001e 4FF44040 		mov	r0, #49152
 2042 0022 C5F20000 		movt	r0, 20480
 2043 0026 4FF48C71 		mov	r1, #280
 2044 002a FFF7FEFF 		bl	synopGMACReadReg
 2045 002e 0246     		mov	r2, r0
 2046 0030 7B68     		ldr	r3, [r7, #4]
 2047 0032 5A60     		str	r2, [r3, #4]
1131:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       TXFRAMECOUNTGB_OFFSET);
1132:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1133:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxBroadcastFramesG =
1134:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2048              		.loc 2 1134 0
 2049 0034 4FF44040 		mov	r0, #49152
 2050 0038 C5F20000 		movt	r0, 20480
 2051 003c 4FF48E71 		mov	r1, #284
 2052 0040 FFF7FEFF 		bl	synopGMACReadReg
 2053 0044 0246     		mov	r2, r0
1133:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxBroadcastFramesG =
 2054              		.loc 2 1133 0
 2055 0046 7B68     		ldr	r3, [r7, #4]
 2056 0048 9A60     		str	r2, [r3, #8]
1135:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXBROADCASTFRAMESG_OFFSET);
1136:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1137:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxMulticastFramesG =
1138:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2057              		.loc 2 1138 0
 2058 004a 4FF44040 		mov	r0, #49152
 2059 004e C5F20000 		movt	r0, 20480
 2060 0052 4FF49071 		mov	r1, #288
 2061 0056 FFF7FEFF 		bl	synopGMACReadReg
 2062 005a 0246     		mov	r2, r0
1137:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxMulticastFramesG =
 2063              		.loc 2 1137 0
 2064 005c 7B68     		ldr	r3, [r7, #4]
 2065 005e DA60     		str	r2, [r3, #12]
1139:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXMULTICASTFRAMESG_OFFSET);
1140:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1141:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx64OctetsGB = synopGMACReadReg((uint32_t *)ETH0_BASE,
 2066              		.loc 2 1141 0
 2067 0060 4FF44040 		mov	r0, #49152
 2068 0064 C5F20000 		movt	r0, 20480
 2069 0068 4FF49271 		mov	r1, #292
 2070 006c FFF7FEFF 		bl	synopGMACReadReg
 2071 0070 0246     		mov	r2, r0
 2072 0072 7B68     		ldr	r3, [r7, #4]
 2073 0074 1A61     		str	r2, [r3, #16]
1142:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       TX64OCTETSGB_OFFSET);
1143:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1144:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx65To127OctetsGB =
1145:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2074              		.loc 2 1145 0
 2075 0076 4FF44040 		mov	r0, #49152
 2076 007a C5F20000 		movt	r0, 20480
 2077 007e 4FF49471 		mov	r1, #296
 2078 0082 FFF7FEFF 		bl	synopGMACReadReg
 2079 0086 0246     		mov	r2, r0
1144:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx65To127OctetsGB =
 2080              		.loc 2 1144 0
 2081 0088 7B68     		ldr	r3, [r7, #4]
 2082 008a 5A61     		str	r2, [r3, #20]
1146:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TX65TO127OCTETSGB_OFFSET);
1147:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1148:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx128To255OctetsGB =
1149:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2083              		.loc 2 1149 0
 2084 008c 4FF44040 		mov	r0, #49152
 2085 0090 C5F20000 		movt	r0, 20480
 2086 0094 4FF49671 		mov	r1, #300
 2087 0098 FFF7FEFF 		bl	synopGMACReadReg
 2088 009c 0246     		mov	r2, r0
1148:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx128To255OctetsGB =
 2089              		.loc 2 1148 0
 2090 009e 7B68     		ldr	r3, [r7, #4]
 2091 00a0 9A61     		str	r2, [r3, #24]
1150:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TX128TO255OCTETSGB_OFFSET);
1151:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1152:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx256To511OctetsGB =
1153:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2092              		.loc 2 1153 0
 2093 00a2 4FF44040 		mov	r0, #49152
 2094 00a6 C5F20000 		movt	r0, 20480
 2095 00aa 4FF03001 		mov	r1, #48
 2096 00ae FFF7FEFF 		bl	synopGMACReadReg
 2097 00b2 0246     		mov	r2, r0
1152:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx256To511OctetsGB =
 2098              		.loc 2 1152 0
 2099 00b4 7B68     		ldr	r3, [r7, #4]
 2100 00b6 DA61     		str	r2, [r3, #28]
1154:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TX256TO511OCTETSGB_OFFSET);
1155:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1156:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx512To1023ctetsGB =
1157:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2101              		.loc 2 1157 0
 2102 00b8 4FF44040 		mov	r0, #49152
 2103 00bc C5F20000 		movt	r0, 20480
 2104 00c0 4FF49A71 		mov	r1, #308
 2105 00c4 FFF7FEFF 		bl	synopGMACReadReg
 2106 00c8 0246     		mov	r2, r0
1156:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx512To1023ctetsGB =
 2107              		.loc 2 1156 0
 2108 00ca 7B68     		ldr	r3, [r7, #4]
 2109 00cc 1A62     		str	r2, [r3, #32]
1158:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TX512TO1023CTETSGB_OFFSET);
1159:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1160:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx1024ToMaxOctetsGB =
1161:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2110              		.loc 2 1161 0
 2111 00ce 4FF44040 		mov	r0, #49152
 2112 00d2 C5F20000 		movt	r0, 20480
 2113 00d6 4FF49C71 		mov	r1, #312
 2114 00da FFF7FEFF 		bl	synopGMACReadReg
 2115 00de 0246     		mov	r2, r0
1160:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Tx1024ToMaxOctetsGB =
 2116              		.loc 2 1160 0
 2117 00e0 7B68     		ldr	r3, [r7, #4]
 2118 00e2 5A62     		str	r2, [r3, #36]
1162:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TX1024TOMAXOCTETSGB_OFFSET);
1163:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1164:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxUnicastFramesGB =
1165:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2119              		.loc 2 1165 0
 2120 00e4 4FF44040 		mov	r0, #49152
 2121 00e8 C5F20000 		movt	r0, 20480
 2122 00ec 4FF49E71 		mov	r1, #316
 2123 00f0 FFF7FEFF 		bl	synopGMACReadReg
 2124 00f4 0246     		mov	r2, r0
1164:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxUnicastFramesGB =
 2125              		.loc 2 1164 0
 2126 00f6 7B68     		ldr	r3, [r7, #4]
 2127 00f8 9A62     		str	r2, [r3, #40]
1166:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXUNICASTFRAMESGB_OFFSET);
1167:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1168:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxMulticastFramesGB =
1169:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2128              		.loc 2 1169 0
 2129 00fa 4FF44040 		mov	r0, #49152
 2130 00fe C5F20000 		movt	r0, 20480
 2131 0102 4FF4A071 		mov	r1, #320
 2132 0106 FFF7FEFF 		bl	synopGMACReadReg
 2133 010a 0246     		mov	r2, r0
1168:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxMulticastFramesGB =
 2134              		.loc 2 1168 0
 2135 010c 7B68     		ldr	r3, [r7, #4]
 2136 010e DA62     		str	r2, [r3, #44]
1170:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXMULTICASTFRAMESGB_OFFSET);
1171:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1172:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxBroadcastFramesGB =
1173:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2137              		.loc 2 1173 0
 2138 0110 4FF44040 		mov	r0, #49152
 2139 0114 C5F20000 		movt	r0, 20480
 2140 0118 4FF4A271 		mov	r1, #324
 2141 011c FFF7FEFF 		bl	synopGMACReadReg
 2142 0120 0246     		mov	r2, r0
1172:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxBroadcastFramesGB =
 2143              		.loc 2 1172 0
 2144 0122 7B68     		ldr	r3, [r7, #4]
 2145 0124 1A63     		str	r2, [r3, #48]
1174:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXBROADCASTFRAMESGB_OFFSET);
1175:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1176:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->UnderFlowError =
1177:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2146              		.loc 2 1177 0
 2147 0126 4FF44040 		mov	r0, #49152
 2148 012a C5F20000 		movt	r0, 20480
 2149 012e 4FF4A471 		mov	r1, #328
 2150 0132 FFF7FEFF 		bl	synopGMACReadReg
 2151 0136 0246     		mov	r2, r0
1176:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->UnderFlowError =
 2152              		.loc 2 1176 0
 2153 0138 7B68     		ldr	r3, [r7, #4]
 2154 013a 5A63     		str	r2, [r3, #52]
1178:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           UNDERFLOWERROR_OFFSET);
1179:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1180:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->SingleCollisionG =
1181:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2155              		.loc 2 1181 0
 2156 013c 4FF44040 		mov	r0, #49152
 2157 0140 C5F20000 		movt	r0, 20480
 2158 0144 4FF4A671 		mov	r1, #332
 2159 0148 FFF7FEFF 		bl	synopGMACReadReg
 2160 014c 0246     		mov	r2, r0
1180:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->SingleCollisionG =
 2161              		.loc 2 1180 0
 2162 014e 7B68     		ldr	r3, [r7, #4]
 2163 0150 9A63     		str	r2, [r3, #56]
1182:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           SINGLECOLLISIONG_OFFSET);
1183:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1184:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->MultiCollisionG =
1185:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2164              		.loc 2 1185 0
 2165 0152 4FF44040 		mov	r0, #49152
 2166 0156 C5F20000 		movt	r0, 20480
 2167 015a 4FF4A871 		mov	r1, #336
 2168 015e FFF7FEFF 		bl	synopGMACReadReg
 2169 0162 0246     		mov	r2, r0
1184:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->MultiCollisionG =
 2170              		.loc 2 1184 0
 2171 0164 7B68     		ldr	r3, [r7, #4]
 2172 0166 DA63     		str	r2, [r3, #60]
1186:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           MULTICOLLISIONG_OFFSET);
1187:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1188:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxDeferred =
1189:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2173              		.loc 2 1189 0
 2174 0168 4FF44040 		mov	r0, #49152
 2175 016c C5F20000 		movt	r0, 20480
 2176 0170 4FF4AA71 		mov	r1, #340
 2177 0174 FFF7FEFF 		bl	synopGMACReadReg
 2178 0178 0246     		mov	r2, r0
1188:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxDeferred =
 2179              		.loc 2 1188 0
 2180 017a 7B68     		ldr	r3, [r7, #4]
 2181 017c 1A64     		str	r2, [r3, #64]
1190:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXDEFERRED_OFFSET);
1191:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1192:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxLateCollision =
1193:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2182              		.loc 2 1193 0
 2183 017e 4FF44040 		mov	r0, #49152
 2184 0182 C5F20000 		movt	r0, 20480
 2185 0186 4FF4AC71 		mov	r1, #344
 2186 018a FFF7FEFF 		bl	synopGMACReadReg
 2187 018e 0246     		mov	r2, r0
1192:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxLateCollision =
 2188              		.loc 2 1192 0
 2189 0190 7B68     		ldr	r3, [r7, #4]
 2190 0192 5A64     		str	r2, [r3, #68]
1194:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXLATECOLLISION_OFFSET);
1195:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1196:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->ExcessCollision =
1197:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2191              		.loc 2 1197 0
 2192 0194 4FF44040 		mov	r0, #49152
 2193 0198 C5F20000 		movt	r0, 20480
 2194 019c 4FF4AE71 		mov	r1, #348
 2195 01a0 FFF7FEFF 		bl	synopGMACReadReg
 2196 01a4 0246     		mov	r2, r0
1196:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->ExcessCollision =
 2197              		.loc 2 1196 0
 2198 01a6 7B68     		ldr	r3, [r7, #4]
 2199 01a8 9A64     		str	r2, [r3, #72]
1198:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           EXCESSCOLLISION_OFFSET);
1199:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1200:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxCarrierError =
1201:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2200              		.loc 2 1201 0
 2201 01aa 4FF44040 		mov	r0, #49152
 2202 01ae C5F20000 		movt	r0, 20480
 2203 01b2 4FF4B071 		mov	r1, #352
 2204 01b6 FFF7FEFF 		bl	synopGMACReadReg
 2205 01ba 0246     		mov	r2, r0
1200:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxCarrierError =
 2206              		.loc 2 1200 0
 2207 01bc 7B68     		ldr	r3, [r7, #4]
 2208 01be DA64     		str	r2, [r3, #76]
1202:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXCARRIERERROR_OFFSET);
1203:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1204:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxOctetCount =
1205:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2209              		.loc 2 1205 0
 2210 01c0 4FF44040 		mov	r0, #49152
 2211 01c4 C5F20000 		movt	r0, 20480
 2212 01c8 4FF4B271 		mov	r1, #356
 2213 01cc FFF7FEFF 		bl	synopGMACReadReg
 2214 01d0 0246     		mov	r2, r0
1204:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxOctetCount =
 2215              		.loc 2 1204 0
 2216 01d2 7B68     		ldr	r3, [r7, #4]
 2217 01d4 1A65     		str	r2, [r3, #80]
1206:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXOCTETCOUNT_OFFSET);
1207:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1208:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxFrameCount =
1209:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2218              		.loc 2 1209 0
 2219 01d6 4FF44040 		mov	r0, #49152
 2220 01da C5F20000 		movt	r0, 20480
 2221 01de 4FF4B471 		mov	r1, #360
 2222 01e2 FFF7FEFF 		bl	synopGMACReadReg
 2223 01e6 0246     		mov	r2, r0
1208:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxFrameCount =
 2224              		.loc 2 1208 0
 2225 01e8 7B68     		ldr	r3, [r7, #4]
 2226 01ea 5A65     		str	r2, [r3, #84]
1210:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXFRAMECOUNT_OFFSET);
1211:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1212:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxExcessDef =
1213:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2227              		.loc 2 1213 0
 2228 01ec 4FF44040 		mov	r0, #49152
 2229 01f0 C5F20000 		movt	r0, 20480
 2230 01f4 4FF4B671 		mov	r1, #364
 2231 01f8 FFF7FEFF 		bl	synopGMACReadReg
 2232 01fc 0246     		mov	r2, r0
1212:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxExcessDef =
 2233              		.loc 2 1212 0
 2234 01fe 7B68     		ldr	r3, [r7, #4]
 2235 0200 9A65     		str	r2, [r3, #88]
1214:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXEXCESSDEF_OFFSET);
1215:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1216:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxPauseFrames =
1217:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2236              		.loc 2 1217 0
 2237 0202 4FF44040 		mov	r0, #49152
 2238 0206 C5F20000 		movt	r0, 20480
 2239 020a 4FF4B871 		mov	r1, #368
 2240 020e FFF7FEFF 		bl	synopGMACReadReg
 2241 0212 0246     		mov	r2, r0
1216:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxPauseFrames =
 2242              		.loc 2 1216 0
 2243 0214 7B68     		ldr	r3, [r7, #4]
 2244 0216 DA65     		str	r2, [r3, #92]
1218:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXPAUSEFRAMES_OFFSET);
1219:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1220:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxVLANFrames =
1221:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2245              		.loc 2 1221 0
 2246 0218 4FF44040 		mov	r0, #49152
 2247 021c C5F20000 		movt	r0, 20480
 2248 0220 4FF4BA71 		mov	r1, #372
 2249 0224 FFF7FEFF 		bl	synopGMACReadReg
 2250 0228 0246     		mov	r2, r0
1220:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->TxVLANFrames =
 2251              		.loc 2 1220 0
 2252 022a 7B68     		ldr	r3, [r7, #4]
 2253 022c 1A66     		str	r2, [r3, #96]
1222:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           TXVLANFRAMES_OFFSET);
1223:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1224:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxFrameCountGB =
1225:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2254              		.loc 2 1225 0
 2255 022e 4FF44040 		mov	r0, #49152
 2256 0232 C5F20000 		movt	r0, 20480
 2257 0236 4FF4C071 		mov	r1, #384
 2258 023a FFF7FEFF 		bl	synopGMACReadReg
 2259 023e 0246     		mov	r2, r0
1224:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxFrameCountGB =
 2260              		.loc 2 1224 0
 2261 0240 7B68     		ldr	r3, [r7, #4]
 2262 0242 5A66     		str	r2, [r3, #100]
1226:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXFRAMECOUNTGB_OFFSET);
1227:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1228:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOctetCountGB =
1229:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2263              		.loc 2 1229 0
 2264 0244 4FF44040 		mov	r0, #49152
 2265 0248 C5F20000 		movt	r0, 20480
 2266 024c 4FF4C271 		mov	r1, #388
 2267 0250 FFF7FEFF 		bl	synopGMACReadReg
 2268 0254 0246     		mov	r2, r0
1228:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOctetCountGB =
 2269              		.loc 2 1228 0
 2270 0256 7B68     		ldr	r3, [r7, #4]
 2271 0258 9A66     		str	r2, [r3, #104]
1230:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXOCTETCOUNTGB_OFFSET);
1231:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1232:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOctetCountG =
1233:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2272              		.loc 2 1233 0
 2273 025a 4FF44040 		mov	r0, #49152
 2274 025e C5F20000 		movt	r0, 20480
 2275 0262 4FF4C471 		mov	r1, #392
 2276 0266 FFF7FEFF 		bl	synopGMACReadReg
 2277 026a 0246     		mov	r2, r0
1232:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOctetCountG =
 2278              		.loc 2 1232 0
 2279 026c 7B68     		ldr	r3, [r7, #4]
 2280 026e DA66     		str	r2, [r3, #108]
1234:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXOCTETCOUNTG_OFFSET);
1235:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1236:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxBroadcastFramesG =
1237:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2281              		.loc 2 1237 0
 2282 0270 4FF44040 		mov	r0, #49152
 2283 0274 C5F20000 		movt	r0, 20480
 2284 0278 4FF4C671 		mov	r1, #396
 2285 027c FFF7FEFF 		bl	synopGMACReadReg
 2286 0280 0246     		mov	r2, r0
1236:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxBroadcastFramesG =
 2287              		.loc 2 1236 0
 2288 0282 7B68     		ldr	r3, [r7, #4]
 2289 0284 1A67     		str	r2, [r3, #112]
1238:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXBROADCASTFRAMESG_OFFSET);
1239:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1240:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxMulticastFramesG =
1241:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2290              		.loc 2 1241 0
 2291 0286 4FF44040 		mov	r0, #49152
 2292 028a C5F20000 		movt	r0, 20480
 2293 028e 4FF4C871 		mov	r1, #400
 2294 0292 FFF7FEFF 		bl	synopGMACReadReg
 2295 0296 0246     		mov	r2, r0
1240:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxMulticastFramesG =
 2296              		.loc 2 1240 0
 2297 0298 7B68     		ldr	r3, [r7, #4]
 2298 029a 5A67     		str	r2, [r3, #116]
1242:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXMULTICASTFRAMESG_OFFSET);
1243:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1244:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxCRCError =
1245:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2299              		.loc 2 1245 0
 2300 029c 4FF44040 		mov	r0, #49152
 2301 02a0 C5F20000 		movt	r0, 20480
 2302 02a4 4FF4CA71 		mov	r1, #404
 2303 02a8 FFF7FEFF 		bl	synopGMACReadReg
 2304 02ac 0246     		mov	r2, r0
1244:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxCRCError =
 2305              		.loc 2 1244 0
 2306 02ae 7B68     		ldr	r3, [r7, #4]
 2307 02b0 9A67     		str	r2, [r3, #120]
1246:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXCRCERROR_OFFSET);
1247:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1248:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxAlignmentError =
1249:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2308              		.loc 2 1249 0
 2309 02b2 4FF44040 		mov	r0, #49152
 2310 02b6 C5F20000 		movt	r0, 20480
 2311 02ba 4FF4CC71 		mov	r1, #408
 2312 02be FFF7FEFF 		bl	synopGMACReadReg
 2313 02c2 0246     		mov	r2, r0
1248:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxAlignmentError =
 2314              		.loc 2 1248 0
 2315 02c4 7B68     		ldr	r3, [r7, #4]
 2316 02c6 DA67     		str	r2, [r3, #124]
1250:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXALIGNMENTERROR_OFFSET);
1251:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1252:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxRuntError =
1253:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2317              		.loc 2 1253 0
 2318 02c8 4FF44040 		mov	r0, #49152
 2319 02cc C5F20000 		movt	r0, 20480
 2320 02d0 4FF4CE71 		mov	r1, #412
 2321 02d4 FFF7FEFF 		bl	synopGMACReadReg
 2322 02d8 0246     		mov	r2, r0
1252:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxRuntError =
 2323              		.loc 2 1252 0
 2324 02da 7B68     		ldr	r3, [r7, #4]
 2325 02dc C3F88020 		str	r2, [r3, #128]
1254:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXRUNTERROR_OFFSET);
1255:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1256:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxJabberError =
1257:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2326              		.loc 2 1257 0
 2327 02e0 4FF44040 		mov	r0, #49152
 2328 02e4 C5F20000 		movt	r0, 20480
 2329 02e8 4FF4D071 		mov	r1, #416
 2330 02ec FFF7FEFF 		bl	synopGMACReadReg
 2331 02f0 0246     		mov	r2, r0
1256:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxJabberError =
 2332              		.loc 2 1256 0
 2333 02f2 7B68     		ldr	r3, [r7, #4]
 2334 02f4 C3F88420 		str	r2, [r3, #132]
1258:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXJABBERERROR_OFFSET);
1259:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1260:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxUndersizeG =
1261:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             synopGMACReadReg((uint32_t *)ETH0_BASE,
 2335              		.loc 2 1261 0
 2336 02f8 4FF44040 		mov	r0, #49152
 2337 02fc C5F20000 		movt	r0, 20480
 2338 0300 4FF4D271 		mov	r1, #420
 2339 0304 FFF7FEFF 		bl	synopGMACReadReg
 2340 0308 0246     		mov	r2, r0
1260:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxUndersizeG =
 2341              		.loc 2 1260 0
 2342 030a 7B68     		ldr	r3, [r7, #4]
 2343 030c C3F88820 		str	r2, [r3, #136]
1262:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****             RXUNDERSIZEG_OFFSET);
1263:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1264:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOverSizeG =
1265:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2344              		.loc 2 1265 0
 2345 0310 4FF44040 		mov	r0, #49152
 2346 0314 C5F20000 		movt	r0, 20480
 2347 0318 4FF4D471 		mov	r1, #424
 2348 031c FFF7FEFF 		bl	synopGMACReadReg
 2349 0320 0246     		mov	r2, r0
1264:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOverSizeG =
 2350              		.loc 2 1264 0
 2351 0322 7B68     		ldr	r3, [r7, #4]
 2352 0324 C3F88C20 		str	r2, [r3, #140]
1266:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXOVERSIZEG_OFFSET);
1267:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1268:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx64OctetsGB =
1269:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2353              		.loc 2 1269 0
 2354 0328 4FF44040 		mov	r0, #49152
 2355 032c C5F20000 		movt	r0, 20480
 2356 0330 4FF4D671 		mov	r1, #428
 2357 0334 FFF7FEFF 		bl	synopGMACReadReg
 2358 0338 0246     		mov	r2, r0
1268:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx64OctetsGB =
 2359              		.loc 2 1268 0
 2360 033a 7B68     		ldr	r3, [r7, #4]
 2361 033c C3F89020 		str	r2, [r3, #144]
1270:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX64OCTETSGB_OFFSET);
1271:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1272:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx65To127OctetsGB =
1273:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2362              		.loc 2 1273 0
 2363 0340 4FF44040 		mov	r0, #49152
 2364 0344 C5F20000 		movt	r0, 20480
 2365 0348 4FF4D871 		mov	r1, #432
 2366 034c FFF7FEFF 		bl	synopGMACReadReg
 2367 0350 0246     		mov	r2, r0
1272:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx65To127OctetsGB =
 2368              		.loc 2 1272 0
 2369 0352 7B68     		ldr	r3, [r7, #4]
 2370 0354 C3F89420 		str	r2, [r3, #148]
1274:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX65TO127OCTETSGB_OFFSET);
1275:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1276:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx127To255OctetsGB =
1277:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2371              		.loc 2 1277 0
 2372 0358 4FF44040 		mov	r0, #49152
 2373 035c C5F20000 		movt	r0, 20480
 2374 0360 4FF4DA71 		mov	r1, #436
 2375 0364 FFF7FEFF 		bl	synopGMACReadReg
 2376 0368 0246     		mov	r2, r0
1276:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx127To255OctetsGB =
 2377              		.loc 2 1276 0
 2378 036a 7B68     		ldr	r3, [r7, #4]
 2379 036c C3F89820 		str	r2, [r3, #152]
1278:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX127TO255OCTETSGB_OFFSET);
1279:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1280:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx256To511OctetsGB =
1281:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2380              		.loc 2 1281 0
 2381 0370 4FF44040 		mov	r0, #49152
 2382 0374 C5F20000 		movt	r0, 20480
 2383 0378 4FF4DC71 		mov	r1, #440
 2384 037c FFF7FEFF 		bl	synopGMACReadReg
 2385 0380 0246     		mov	r2, r0
1280:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx256To511OctetsGB =
 2386              		.loc 2 1280 0
 2387 0382 7B68     		ldr	r3, [r7, #4]
 2388 0384 C3F89C20 		str	r2, [r3, #156]
1282:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX256TO511OCTETSGB_OFFSET);
1283:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1284:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx512To1023OctetsGB =
1285:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2389              		.loc 2 1285 0
 2390 0388 4FF44040 		mov	r0, #49152
 2391 038c C5F20000 		movt	r0, 20480
 2392 0390 4FF4DE71 		mov	r1, #444
 2393 0394 FFF7FEFF 		bl	synopGMACReadReg
 2394 0398 0246     		mov	r2, r0
1284:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx512To1023OctetsGB =
 2395              		.loc 2 1284 0
 2396 039a 7B68     		ldr	r3, [r7, #4]
 2397 039c C3F8A020 		str	r2, [r3, #160]
1286:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX512TO1023OCTETSGB_OFFSET);
1287:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1288:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx1023ToMaxOctetsGB =
1289:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2398              		.loc 2 1289 0
 2399 03a0 4FF44040 		mov	r0, #49152
 2400 03a4 C5F20000 		movt	r0, 20480
 2401 03a8 4FF4E071 		mov	r1, #448
 2402 03ac FFF7FEFF 		bl	synopGMACReadReg
 2403 03b0 0246     		mov	r2, r0
1288:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->Rx1023ToMaxOctetsGB =
 2404              		.loc 2 1288 0
 2405 03b2 7B68     		ldr	r3, [r7, #4]
 2406 03b4 C3F8A420 		str	r2, [r3, #164]
1290:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RX1023TOMAXOCTETSGB_OFFSET);
1291:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1292:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxUnicastFramesG =
1293:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2407              		.loc 2 1293 0
 2408 03b8 4FF44040 		mov	r0, #49152
 2409 03bc C5F20000 		movt	r0, 20480
 2410 03c0 4FF4E271 		mov	r1, #452
 2411 03c4 FFF7FEFF 		bl	synopGMACReadReg
 2412 03c8 0246     		mov	r2, r0
1292:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxUnicastFramesG =
 2413              		.loc 2 1292 0
 2414 03ca 7B68     		ldr	r3, [r7, #4]
 2415 03cc C3F8A820 		str	r2, [r3, #168]
1294:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXUNICASTFRAMESG_OFFSET);
1295:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1296:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxLengthError =
1297:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2416              		.loc 2 1297 0
 2417 03d0 4FF44040 		mov	r0, #49152
 2418 03d4 C5F20000 		movt	r0, 20480
 2419 03d8 4FF4E471 		mov	r1, #456
 2420 03dc FFF7FEFF 		bl	synopGMACReadReg
 2421 03e0 0246     		mov	r2, r0
1296:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxLengthError =
 2422              		.loc 2 1296 0
 2423 03e2 7B68     		ldr	r3, [r7, #4]
 2424 03e4 C3F8AC20 		str	r2, [r3, #172]
1298:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXLENGTHERROR_OFFSET);
1299:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1300:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOutofRangeType =
1301:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2425              		.loc 2 1301 0
 2426 03e8 4FF44040 		mov	r0, #49152
 2427 03ec C5F20000 		movt	r0, 20480
 2428 03f0 4FF4E671 		mov	r1, #460
 2429 03f4 FFF7FEFF 		bl	synopGMACReadReg
 2430 03f8 0246     		mov	r2, r0
1300:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxOutofRangeType =
 2431              		.loc 2 1300 0
 2432 03fa 7B68     		ldr	r3, [r7, #4]
 2433 03fc C3F8B020 		str	r2, [r3, #176]
1302:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXOUTOFRANGETYPE_OFFSET);
1303:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1304:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxPauseFrames =
1305:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2434              		.loc 2 1305 0
 2435 0400 4FF44040 		mov	r0, #49152
 2436 0404 C5F20000 		movt	r0, 20480
 2437 0408 4FF4E871 		mov	r1, #464
 2438 040c FFF7FEFF 		bl	synopGMACReadReg
 2439 0410 0246     		mov	r2, r0
1304:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxPauseFrames =
 2440              		.loc 2 1304 0
 2441 0412 7B68     		ldr	r3, [r7, #4]
 2442 0414 C3F8B420 		str	r2, [r3, #180]
1306:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXPAUSEFRAMES_OFFSET);
1307:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1308:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxFifoOverflow =
1309:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2443              		.loc 2 1309 0
 2444 0418 4FF44040 		mov	r0, #49152
 2445 041c C5F20000 		movt	r0, 20480
 2446 0420 4FF4EA71 		mov	r1, #468
 2447 0424 FFF7FEFF 		bl	synopGMACReadReg
 2448 0428 0246     		mov	r2, r0
1308:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxFifoOverflow =
 2449              		.loc 2 1308 0
 2450 042a 7B68     		ldr	r3, [r7, #4]
 2451 042c C3F8B820 		str	r2, [r3, #184]
1310:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXFIFOOVERFLOW_OFFSET);
1311:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1312:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxVLANFrameGB =
1313:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2452              		.loc 2 1313 0
 2453 0430 4FF44040 		mov	r0, #49152
 2454 0434 C5F20000 		movt	r0, 20480
 2455 0438 4FF4EC71 		mov	r1, #472
 2456 043c FFF7FEFF 		bl	synopGMACReadReg
 2457 0440 0246     		mov	r2, r0
1312:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxVLANFrameGB =
 2458              		.loc 2 1312 0
 2459 0442 7B68     		ldr	r3, [r7, #4]
 2460 0444 C3F8BC20 		str	r2, [r3, #188]
1314:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXVLANFRAMEGB_OFFSET);
1315:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1316:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxWatchDOGError =
1317:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****       synopGMACReadReg((uint32_t *)ETH0_BASE,
 2461              		.loc 2 1317 0
 2462 0448 4FF44040 		mov	r0, #49152
 2463 044c C5F20000 		movt	r0, 20480
 2464 0450 4FF4EE71 		mov	r1, #476
 2465 0454 FFF7FEFF 		bl	synopGMACReadReg
 2466 0458 0246     		mov	r2, r0
1316:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****   RMONCounters->RxWatchDOGError =
 2467              		.loc 2 1316 0
 2468 045a 7B68     		ldr	r3, [r7, #4]
 2469 045c C3F8C020 		str	r2, [r3, #192]
1318:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c ****           RXWATCHDOGERROR_OFFSET);
1319:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 2470              		.loc 2 1319 0
 2471 0460 07F10807 		add	r7, r7, #8
 2472 0464 BD46     		mov	sp, r7
 2473 0466 80BD     		pop	{r7, pc}
 2474              		.cfi_endproc
 2475              	.LFE126:
 2477              		.section	.text.synopGMAC_RegisterPeriodicTimerCallback,"ax",%progbits
 2478              		.align	2
 2479              		.global	synopGMAC_RegisterPeriodicTimerCallback
 2480              		.thumb
 2481              		.thumb_func
 2483              	synopGMAC_RegisterPeriodicTimerCallback:
 2484              	.LFB127:
1320:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1321:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** void synopGMAC_RegisterPeriodicTimerCallback(SynopGMACPeriodicTimerCallbackType Callback)
1322:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 2485              		.loc 2 1322 0
 2486              		.cfi_startproc
 2487              		@ args = 0, pretend = 0, frame = 8
 2488              		@ frame_needed = 1, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
 2490 0000 80B4     		push	{r7}
 2491              	.LCFI39:
 2492              		.cfi_def_cfa_offset 4
 2493              		.cfi_offset 7, -4
 2494 0002 83B0     		sub	sp, sp, #12
 2495              	.LCFI40:
 2496              		.cfi_def_cfa_offset 16
 2497 0004 00AF     		add	r7, sp, #0
 2498              	.LCFI41:
 2499              		.cfi_def_cfa_register 7
 2500 0006 7860     		str	r0, [r7, #4]
1323:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	SynopGMACPeriodicTimerCallback = Callback;
 2501              		.loc 2 1323 0
 2502 0008 40F20003 		movw	r3, #:lower16:SynopGMACPeriodicTimerCallback
 2503 000c C0F20003 		movt	r3, #:upper16:SynopGMACPeriodicTimerCallback
 2504 0010 7A68     		ldr	r2, [r7, #4]
 2505 0012 1A60     		str	r2, [r3, #0]
1324:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 2506              		.loc 2 1324 0
 2507 0014 07F10C07 		add	r7, r7, #12
 2508 0018 BD46     		mov	sp, r7
 2509 001a 80BC     		pop	{r7}
 2510 001c 7047     		bx	lr
 2511              		.cfi_endproc
 2512              	.LFE127:
 2514 001e 00BF     		.section	.text.synopGMAC_RegisterDeleteTimerCallback,"ax",%progbits
 2515              		.align	2
 2516              		.global	synopGMAC_RegisterDeleteTimerCallback
 2517              		.thumb
 2518              		.thumb_func
 2520              	synopGMAC_RegisterDeleteTimerCallback:
 2521              	.LFB128:
1325:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1326:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** void synopGMAC_RegisterDeleteTimerCallback(SynopGMACDeletePeriodicTimerType Callback)
1327:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 2522              		.loc 2 1327 0
 2523              		.cfi_startproc
 2524              		@ args = 0, pretend = 0, frame = 8
 2525              		@ frame_needed = 1, uses_anonymous_args = 0
 2526              		@ link register save eliminated.
 2527 0000 80B4     		push	{r7}
 2528              	.LCFI42:
 2529              		.cfi_def_cfa_offset 4
 2530              		.cfi_offset 7, -4
 2531 0002 83B0     		sub	sp, sp, #12
 2532              	.LCFI43:
 2533              		.cfi_def_cfa_offset 16
 2534 0004 00AF     		add	r7, sp, #0
 2535              	.LCFI44:
 2536              		.cfi_def_cfa_register 7
 2537 0006 7860     		str	r0, [r7, #4]
1328:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	SynopGMACDeletePeriodicTimer = Callback;
 2538              		.loc 2 1328 0
 2539 0008 40F20003 		movw	r3, #:lower16:SynopGMACDeletePeriodicTimer
 2540 000c C0F20003 		movt	r3, #:upper16:SynopGMACDeletePeriodicTimer
 2541 0010 7A68     		ldr	r2, [r7, #4]
 2542 0012 1A60     		str	r2, [r3, #0]
1329:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 2543              		.loc 2 1329 0
 2544 0014 07F10C07 		add	r7, r7, #12
 2545 0018 BD46     		mov	sp, r7
 2546 001a 80BC     		pop	{r7}
 2547 001c 7047     		bx	lr
 2548              		.cfi_endproc
 2549              	.LFE128:
 2551 001e 00BF     		.section	.text.synopGMAC_periodic_check,"ax",%progbits
 2552              		.align	2
 2553              		.global	synopGMAC_periodic_check
 2554              		.thumb
 2555              		.thumb_func
 2557              	synopGMAC_periodic_check:
 2558              	.LFB129:
1330:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 
1331:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** void synopGMAC_periodic_check()
1332:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** {
 2559              		.loc 2 1332 0
 2560              		.cfi_startproc
 2561              		@ args = 0, pretend = 0, frame = 0
 2562              		@ frame_needed = 1, uses_anonymous_args = 0
 2563 0000 80B5     		push	{r7, lr}
 2564              	.LCFI45:
 2565              		.cfi_def_cfa_offset 8
 2566              		.cfi_offset 7, -8
 2567              		.cfi_offset 14, -4
 2568 0002 00AF     		add	r7, sp, #0
 2569              	.LCFI46:
 2570              		.cfi_def_cfa_register 7
1333:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** 	synopGMAC_cable_unplug_function(synopGMACdev);
 2571              		.loc 2 1333 0
 2572 0004 40F20003 		movw	r3, #:lower16:synopGMACdev
 2573 0008 C0F20003 		movt	r3, #:upper16:synopGMACdev
 2574 000c 1B68     		ldr	r3, [r3, #0]
 2575 000e 1846     		mov	r0, r3
 2576 0010 FFF7FEFF 		bl	synopGMAC_cable_unplug_function
1334:../Dave/Generated/src/ETH001/synopGMAC_stack_interface.c **** }
 2577              		.loc 2 1334 0
 2578 0014 80BD     		pop	{r7, pc}
 2579              		.cfi_endproc
 2580              	.LFE129:
 2582 0016 00BF     		.text
 2583              	.Letext0:
 2584              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2585              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 2586              		.file 5 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2587              		.file 6 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2588              		.file 7 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2589              		.file 8 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2590              		.file 9 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2591              		.file 10 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/
DEFINED SYMBOLS
                            *ABS*:00000000 synopGMAC_stack_interface.c
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:54     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:58     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:96     .text.NVIC_SetPriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:100    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:158    .text.NVIC_EncodePriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:162    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
                            *COM*:000000c4 GMACdevice
                            *COM*:00000004 synopGMACdev
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:240    .bss:00000000 $d
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:241    .bss:00000000 SynopGMACPeriodicTimerCallback
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:244    .bss:00000004 SynopGMACDeletePeriodicTimer
                            *COM*:00000004 GMAC_Power_down
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:248    .text.Eth_GetTxBuffer:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:253    .text.Eth_GetTxBuffer:00000000 Eth_GetTxBuffer
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:293    .text.Eth_InitNetworkInterface:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:298    .text.Eth_InitNetworkInterface:00000000 Eth_InitNetworkInterface
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:388    .text.Eth_ExitNetworkInterface:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:393    .text.Eth_ExitNetworkInterface:00000000 Eth_ExitNetworkInterface
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:415    .text.Eth_OpenNetworkInterface:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:420    .text.Eth_OpenNetworkInterface:00000000 Eth_OpenNetworkInterface
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:757    .text.Eth_CloseNetworkInterface:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:762    .text.Eth_CloseNetworkInterface:00000000 Eth_CloseNetworkInterface
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:852    .text.Eth_TransmitFrames:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:857    .text.Eth_TransmitFrames:00000000 Eth_TransmitFrames
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:946    .text.Eth_ReceiveData:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:951    .text.Eth_ReceiveData:00000000 Eth_ReceiveData
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1318   .rodata:00000000 $d
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1319   .rodata:00000000 .LC0
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1327   .text.ETH0_0_IRQHandler:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1332   .text.ETH0_0_IRQHandler:00000000 ETH0_0_IRQHandler
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1699   .text.Eth_PerformIoctl:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1704   .text.Eth_PerformIoctl:00000000 Eth_PerformIoctl
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1739   .text.Eth_PerformIoctl:00000028 $d
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:1751   .text.Eth_PerformIoctl:00000050 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2014   .text.Eth_lGetRMONCounters:00000000 Eth_lGetRMONCounters
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2010   .text.Eth_lGetRMONCounters:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2478   .text.synopGMAC_RegisterPeriodicTimerCallback:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2483   .text.synopGMAC_RegisterPeriodicTimerCallback:00000000 synopGMAC_RegisterPeriodicTimerCallback
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2515   .text.synopGMAC_RegisterDeleteTimerCallback:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2520   .text.synopGMAC_RegisterDeleteTimerCallback:00000000 synopGMAC_RegisterDeleteTimerCallback
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2552   .text.synopGMAC_periodic_check:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccL8Qmvl.s:2557   .text.synopGMAC_periodic_check:00000000 synopGMAC_periodic_check
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.1791a5ae2e936ca1033c1c44be394cc7
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.55.0006b5fda1d606516f2dcaf4aca92b11
                           .group:00000000 wm4.MULTIPLEXER.h.43.4aa654be3ec80895f631b5281bbb9105
                           .group:00000000 wm4.CCU8PWMLIB.h.70.a5d6a5267902b8b4aea2a0224518259a
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.SYSTM001.h.63.668098b2213d40a5bd0db5fbe813cf05
                           .group:00000000 wm4.ETH002_Conf.h.56.5bd2b085b66f43d51abd69396be7f35f
                           .group:00000000 wm4.EthernetPHY.h.54.7af1709186b21e62a5f1d4049da3988b
                           .group:00000000 wm4.ETH001_Conf.h.71.1e151af1ba54dd023e1f942bdf922819
                           .group:00000000 wm4.synopGMAC_plat.h.78.7a90e072b497857344aea4ba1e994097
                           .group:00000000 wm4.synopGMAC_stack_interface.h.73.6be6aaee0ac6637432f4d0589044479b
                           .group:00000000 wm4.SynopGMAC_Dev.h.72.7c89c07cf666d37f5c9b615720d5e111
                           .group:00000000 wm4.synopGMAC_network_interface.h.73.4dd08316a11bc43c8c4a9da15277fb0f
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.ETH004_Conf.h.56.564c3f309c32b3c742fc91049cf66940
                           .group:00000000 wm4.lwipopts.h.73.a7a63bda1e8216abd1d90275eaaa0027
                           .group:00000000 wm4.arch.h.33.6fa4aa86d33d1490ae882caef7316405
                           .group:00000000 wm4.cpu.h.33.b213c7fd77614ebc3691cef18ad2ff22
                           .group:00000000 wm4.cc.h.66.ec134211c658dcc89de4610e4e7bab46
                           .group:00000000 wm4.arch.h.47.5153c52bfb94ee3b37299920afab6afd
                           .group:00000000 wm4.debug.h.43.557ecd6c90cc70b375bb8a29118be47b
                           .group:00000000 wm4.opt.h.94.d36882acafebb8726bce646fc8b2397b
                           .group:00000000 wm4.err.h.52.37c5d17538f8e8347a9c84196701e92d
                           .group:00000000 wm4.pbuf.h.43.e9a1ad12b97478787a109e22d5306820
                           .group:00000000 wm4.inet.h.46.b516065779826845d16d49f513869a2b
                           .group:00000000 wm4.ip_addr.h.79.9a0ce887ca8c88c22ad7686bcb5105df
                           .group:00000000 wm4.sys.h.65.4a0cd87b9e0d8bb4cd6b30e939b2ca7e
                           .group:00000000 wm4.mem.h.96.20770766e6c9e6c42af6bfa95ef5c63f
                           .group:00000000 wm4.def.h.33.049f911dab26023a266ed46ced0ce4bc
                           .group:00000000 wm4.netif.h.53.c13431a64f0e73a26710e71455725e84
                           .group:00000000 wm4.ip.h.48.ad46847692d4d729760949b27e48a442
                           .group:00000000 wm4.icmp.h.44.450dbf91f594cc26ad19d086cdc83713
                           .group:00000000 wm4.tcp.h.55.5c30b9432fa60afaa85cbdd225b0c683
                           .group:00000000 wm4.udp.h.48.1a8dde095cd0a13580afaba1443e5a3f
                           .group:00000000 wm4.SDMMC003_Conf.h.50.e707c07613fb4e6f2eaec982a892429d
                           .group:00000000 wm4.SDMMC003.h.85.b66055f6032a052f5173e3d123f9c61e
                           .group:00000000 wm4.SDMMC001.h.50.3e2fedc7e5ace33db4121d5cc027e8a4
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.diskio.h.7.93a3c8131d08770c060b04d2180fd09a
                           .group:00000000 wm4.diskio.h.42.a863614abe78d56d18ed7cb292d0028d
                           .group:00000000 wm4.ffconf.h.57.4ab321a2116d35ff7f28236ac31fad7c
                           .group:00000000 wm4.ff.h.82.8f05a37d35a49dba2681a7f047fee4ee
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.LMM001.h.42.c21fe9cbedc336738c3dc89405cad216
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.100.69cb08672bc6ab3f052aa9d5bd6dc5ca
                           .group:00000000 wm4._default_fcntl.h.6.d036cf640d0f9a06bcff1be55acd66be
                           .group:00000000 wm4.stat.h.2.a761b02482a54847ff0d09dfcff24a5c
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.SLTHA001.h.97.d7e87c19a31e3244bdd5839e7cc42a61
                           .group:00000000 wm4.WEBSERVER001_Conf.h.54.cd6d29aaa96a848cbc5321bab5d6cd90
                           .group:00000000 wm4.IO004.h.51.dbf9dd216c57d6a7f14a22b2cb7e5626
                           .group:00000000 wm4.MOTORLIBS.h.59.b2e97de0df555dedfa51e24447b57ab8
                           .group:00000000 wm4.uc_id.h.35.a6c4837fad81477ba31967683332b8cc
                           .group:00000000 wm4.Usic.h.90.22743468abc46f16747d12430b219aaf
                           .group:00000000 wm4.UART001_Conf.h.53.c5c972f6f634bc5116c171852aaab668
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.NVIC002_Conf.h.63.4809ded45954a78aa476d1e9f44d110e
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d

UNDEFINED SYMBOLS
RESET001_DeassertReset
synopGMAC_attach
synopGMAC_reset
synopGMAC_read_version
synopGMAC_get_mac_addr
synopGMAC_set_mdc_clk_div
synopGMAC_get_mdc_clk_div
PHY_InitializeDevice
synopGMAC_setup_tx_desc_queue
synopGMAC_init_tx_desc_base
synopGMAC_setup_rx_desc_queue
synopGMAC_init_rx_desc_base
synopGMAC_dma_bus_mode_init
synopGMAC_dma_control_init
synopGMAC_rmii_100mbps_enable
synopGMAC_mac_init
synopGMAC_multicast_enable
synopGMAC_multicast_hash_filter_enable
synopGMAC_broadcast_enable
synopGMAC_enable_rx_chksum_offload
synopGMAC_rx_tcpip_chksum_drop_enable
Eth_RxBuffer
synopGMAC_set_rx_qptr
Eth_TxBuffer
synopGMAC_set_tx_address
synopGMAC_clear_interrupt
synopGMAC_disable_mmc_tx_interrupt
synopGMAC_disable_mmc_rx_interrupt
synopGMAC_disable_mmc_ipc_rx_interrupt
synopGMAC_enable_interrupt
synopGMAC_enable_dma_rx
synopGMAC_enable_dma_tx
synopGMAC_disable_interrupt_all
synopGMAC_disable_dma_rx
synopGMAC_take_desc_ownership_rx
synopGMAC_disable_dma_tx
synopGMAC_take_desc_ownership_tx
synopGMAC_giveup_rx_desc_queue
synopGMAC_giveup_tx_desc_queue
synopGMAC_set_tx_qptr
synopGMAC_resume_dma_tx
synopGMAC_get_rx_qptr
synopGMAC_is_rx_desc_valid
synopGMAC_get_rx_desc_frame_length
synopGMAC_is_rx_checksum_error
Eth_Received_Data_Handler
synopGMAC_is_rx_desc_chained
synopGMAC_rx_desc_init_chain
synopGMAC_is_last_rx_desc
synopGMAC_rx_desc_init_ring
synopGMAC_is_rx_frame_collision
synopGMAC_is_rx_crc
synopGMAC_is_frame_dribbling_errors
synopGMAC_is_rx_frame_length_errors
synopGMACReadReg
synopGMAC_powerup_mac
synopGMAC_get_interrupt_type
synopGMAC_init_tx_rx_desc_queue
synopGMAC_set_mac_addr
synopGMAC_resume_dma_rx
synop_handle_transmit_over
synopGMACWriteReg
memcpy
synopGMAC_change_mtu
synopGMAC_set_mac_address
synopGMAC_cable_unplug_function
