<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ARM_MCU_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_tri_io_buf_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_tri_io_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_axi_bram_ctrl_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_axi_uartlite_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_xlconstant_1_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_xlconstant_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_util_vector_logic_4_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_util_vector_logic_5_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ARM_MCU_util_vector_logic_4_0_synth_1"/>
	</Run>
	<Run Id="ARM_MCU_util_vector_logic_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_rst_clk_wiz_0_50M_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_rst_clk_wiz_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_util_vector_logic_1_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ARM_MCU_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="ARM_MCU_util_vector_logic_2_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_util_vector_logic_3_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_util_vector_logic_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ARM_MCU_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="ARM_MCU_proc_sys_reset_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ARM_MCU_rst_clk_wiz_0_50M_0_synth_1"/>
	</Run>
	<Run Id="ARM_MCU_CORTEXM3_AXI_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_CORTEXM3_AXI_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_clk_wiz_0_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_xbar_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_auto_pc_1_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARM_MCU_auto_pc_2_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ARM_MCU_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="ARM_MCU_auto_pc_0_synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/ARM_MCU_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/SW/Vivado_Projetcs/ARM_CM3_A7/ARM_CM3_A7.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ARM_MCU_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="ARM_MCU_tri_io_buf_0_0_synth_1"/>
		<Parent Id="ARM_MCU_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="ARM_MCU_axi_uartlite_0_0_synth_1"/>
		<Parent Id="ARM_MCU_xlconstant_1_0_synth_1"/>
		<Parent Id="ARM_MCU_xlconstant_0_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_4_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_5_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_0_0_synth_1"/>
		<Parent Id="ARM_MCU_rst_clk_wiz_0_50M_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_1_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_2_0_synth_1"/>
		<Parent Id="ARM_MCU_util_vector_logic_3_0_synth_1"/>
		<Parent Id="ARM_MCU_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="ARM_MCU_CORTEXM3_AXI_0_0_synth_1"/>
		<Parent Id="ARM_MCU_clk_wiz_0_0_synth_1"/>
		<Parent Id="ARM_MCU_xbar_0_synth_1"/>
		<Parent Id="ARM_MCU_auto_pc_1_synth_1"/>
		<Parent Id="ARM_MCU_auto_pc_2_synth_1"/>
		<Parent Id="ARM_MCU_auto_pc_0_synth_1"/>
	</Run>
</Runs>

