#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Mar  2 14:38:21 2017
# Process ID: 15712
# Log file: /auto/homes/hc475/P35/P35_matrix/vivado.log
# Journal file: /auto/homes/hc475/P35/P35_matrix/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test /auto/homes/hc475/P35/P35_matrix/test -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/data/ip'.
add_files -norecurse {/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v /auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v" into library work [/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v" into library work [/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v:1]
[Thu Mar  2 14:41:18 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/P35_matrix/test/test.runs/synth_1/runme.log
set_property top gray_code_counter_tb [current_fileset]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v" into library work [/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v" into library work [/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v:1]
[Thu Mar  2 14:42:18 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/P35_matrix/test/test.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gray_code_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav'
xvlog -m64 --relax -prj gray_code_counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto e2a470879dbe466f8f279fbc180405c7 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gray_code_counter_tb_behav xil_defaultlib.gray_code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray_code_counter
Compiling module xil_defaultlib.gray_code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gray_code_counter_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/xsim.dir/gray_code_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/xsim.dir/gray_code_counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 14:45:10 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 14:45:10 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gray_code_counter_tb_behav -key {Behavioral:sim_1:Functional:gray_code_counter_tb} -tclbatch {gray_code_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source gray_code_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/gray_code_counter/gray_code_counter/gray_code_counter_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gray_code_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5820.340 ; gain = 45.055 ; free physical = 343 ; free virtual = 4828
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/test/test.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/test/test.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Mar  2 14:47:58 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 14:47:58 2017...
open_project /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/data/ip'.
file mkdir /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new
close [ open /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v w ]
add_files /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
ERROR: [VRFC 10-1280] procedural assignment to a non-register async_reset is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register async_reset is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:28]
ERROR: [VRFC 10-1040] module Mat_mul_TB ignored due to previous errors [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:1]
INFO: [USF-XSim-99] Step results log file:'/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xvlog.log' file for more information.
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library work [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library work [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library work [/auto/homes/hc475/P35/P35_matrix/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/mult_add.v" into library work [/auto/homes/hc475/P35/P35_matrix/mult_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library work [/auto/homes/hc475/P35/P35_matrix/multiplier.v:1]
[Thu Mar  2 14:57:24 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port A [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:12]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port B [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 14:57:48 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 14:57:48 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5842.879 ; gain = 15.781 ; free physical = 287 ; free virtual = 4646
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port clk [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:10]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port reset [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port A [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:12]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port B [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:11:43 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:11:43 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5845.379 ; gain = 0.000 ; free physical = 303 ; free virtual = 4654
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:12]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:18:38 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:18:38 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5846.059 ; gain = 0.000 ; free physical = 332 ; free virtual = 4695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] Res was previously declared with a different range [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:18]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:12]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:13]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 32 for port Res [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:23:44 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:23:44 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5846.059 ; gain = 0.000 ; free physical = 331 ; free virtual = 4694
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] Res was previously declared with a different range [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataa [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:29:03 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:29:03 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5851.473 ; gain = 0.000 ; free physical = 324 ; free virtual = 4688
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 5859.477 ; gain = 8.004 ; free physical = 221 ; free virtual = 4695
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5859.477 ; gain = 0.000 ; free physical = 135 ; free virtual = 4681
INFO: [Common 17-344] 'run' was cancelled
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library work [/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library work [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/adder.v" into library work [/auto/homes/hc475/P35/P35_matrix/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/mult_add.v" into library work [/auto/homes/hc475/P35/P35_matrix/mult_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library work [/auto/homes/hc475/P35/P35_matrix/multiplier.v:1]
[Thu Mar  2 15:48:49 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port dataa [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:49:07 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:49:07 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5859.477 ; gain = 0.000 ; free physical = 609 ; free virtual = 4671
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dataa [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:52:39 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:52:39 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5859.477 ; gain = 0.000 ; free physical = 595 ; free virtual = 4657
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dataa [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:55:17 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:55:17 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5874.668 ; gain = 0.000 ; free physical = 578 ; free virtual = 4642
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/Mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 08324d0b0c1449119d85b639381ce5ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] Res was previously declared with a different range [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:18]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dataa [/auto/homes/hc475/P35/P35_matrix/Mat_mult.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.Mat_mult_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  2 15:58:30 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  2 15:58:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/P35_matrix/matrixMul/matrixMul.srcs/sources_1/new/Mat_mul_TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5874.668 ; gain = 0.000 ; free physical = 577 ; free virtual = 4640
