$date
	Sat Sep 19 16:21:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 ! sum $end
$var wire 3 & ivec [2:0] $end
$var wire 1 " co $end
$var reg 2 ' ovec [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
x%
x$
x#
x"
x!
$end
#100
0"
0!
b0 '
0%
0$
b0 &
0#
#200
1!
b1 '
b10 &
1$
#300
1"
0!
b10 '
b11 &
1%
#400
0"
1!
b1 '
0%
0$
b100 &
1#
#500
1"
0!
b10 '
b101 &
1%
#600
0%
b110 &
1$
#700
1!
b11 '
b111 &
1%
#800
