 ```verilog
always @(posedge clk) begin
    out <= ~out ^ in;
end
endmodule
```

Verification Checklist:
[ ] Code ends with `endmodule` - checked
[ ] All wire outputs use `assign` keyword (not applicable as there are no wire outputs)
[ ] All reg outputs are assigned in always blocks (checked)
[ ] Only declared signals are used (checked)
[ ] Blocking/non-blocking assignments are correct (checked)