module traffic_light_controller(
input clk,rst,
output reg[2:0]light_m1,
output reg[2:0]light_s,
output reg[2:0]light_mt,
output reg[2:0]light_m2
);
parameter s1=0, s2=1, s3=2, s4=3, s5=4, s6=5;
reg [3:0]count;
reg[2:0] ps;
parameter sec7=7, sec5=5, sec2=2, sec3=3;


always@(posedge clk or posedge rst)
begin
	if(rst==1) begin
ps<=s1;
count<=0;
end

else
begin


	case(ps)
s1: if(count<sec7)
begin
ps<=s1;
count<=count+1;
end
else
begin
ps<=s2;
count<=0;
end
s2: if(count<sec2)
begin
ps<=s2;
count<=count+1;
end

else
begin
ps<=s3;
count<=0;
end
s3: if(count<sec5)
begin
ps<=s3;
count<=0;
end

else
begin
count<=0;
end
s4: if(count<sec2)
begin
ps<=s4;
count<=count+1;
end

s4: if(count<=sec2)
begin
ps<=s4;
count<=count+1;
end

else
begin
ps<=s5;
count<=0;
end



s5: if(count<sec3)
begin
ps<=s5;
count<=count+1;
end

else
begin
ps<=s6;
count<=0;
end

s6: if(count<sec2)
begin
ps<=s6;
count<=count+1;
end

else
begin
ps<=s1;
count<=0;
end
default: ps<=s1;
endcase
end
end
always@(ps)
begin

case(ps)

s1:
begin
light_m1<=3'b001;
light_m2<=3'b001;
light_mt<=3'b100;
light_s<=3'b100;
end
s2:
begin
light_m1<=3'b001;
light_m2<=3'b010;
light_mt<=3'b100;
light_s<=3'b100;
end
s3:
begin
light_m1<=3'b001;
light_m2<=3'b100;
light_mt<=3'b001;
light_s<=3'b100;
end
s4:
begin
light_m1<=3'b010;
light_m2<=3'b100;
light_mt<=3'b010;
light_s<=3'b100;
end
s5:
begin
light_m1<=3'b100;
light_m2<=3'b100;
light_mt<=3'b100;
light_s<=3'b001;
end
s6:
begin
light_m1<=3'b100;
light_m2<=3'b100;
light_mt<=3'b100;
light_s<=3'b100;
end
default:
begin
light_m1<=3'b000;
light_m2<=3'b000;
light_mt<=3'b000;
light_s<=3'b000;
end

endcase
end



endmodule

