{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 516,
	"finish__design__instance__area__class:buffer": 33812.4,
	"finish__design__instance__count__class:clock_buffer": 60,
	"finish__design__instance__area__class:clock_buffer": 9246.18,
	"finish__design__instance__count__class:timing_repair_buffer": 144,
	"finish__design__instance__area__class:timing_repair_buffer": 6423.78,
	"finish__design__instance__count__class:inverter": 138,
	"finish__design__instance__area__class:inverter": 2365.17,
	"finish__design__instance__count__class:clock_inverter": 27,
	"finish__design__instance__area__class:clock_inverter": 609.638,
	"finish__design__instance__count__class:sequential_cell": 1088,
	"finish__design__instance__area__class:sequential_cell": 92123.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 3524,
	"finish__design__instance__area__class:multi_input_combinational_cell": 150646,
	"finish__design__instance__count": 5500,
	"finish__design__instance__area": 295243,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.8671,
	"finish__clock__skew__setup": 0.0201242,
	"finish__clock__skew__hold": 0.0201242,
	"finish__timing__drv__max_slew_limit": 0.648537,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.923968,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.16097,
	"finish__power__switching__total": 0.0572813,
	"finish__power__leakage__total": 2.6767e-06,
	"finish__power__total": 0.218254,
	"finish__design__io": 116,
	"finish__design__die__area": 652290,
	"finish__design__core__area": 645319,
	"finish__design__instance__count": 6462,
	"finish__design__instance__area": 300673,
	"finish__design__instance__count__stdcell": 6462,
	"finish__design__instance__area__stdcell": 300673,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.465929,
	"finish__design__instance__utilization__stdcell": 0.465929,
	"finish__design__rows": 159,
	"finish__design__rows:GF018hv5v_green_sc9": 159,
	"finish__design__sites": 228642,
	"finish__design__sites:GF018hv5v_green_sc9": 228642,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}