{"Source Block": ["oh/elink/dv/elink_e16_model.v@1635:1645@HdlStmAssign", "   //# frame signal will be deasserted.\n   //# The number of entries in the FIFO sould be big enough to receive\n   //# all of the transactions sent by the transmitter in that case.\n   //######################################################################\n\n   assign fifo_write = my_tran & frame_reg;\n   \n   always @(posedge rxi_lclk or posedge reset)\n     if(reset)\n       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n     else if(fifo_write)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1640, "   assign fifo_write = my_tran & frame_reg;\n"]], "Add": []}}