<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>PnR Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">PnR Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">PnR Summaries</a></li>-->
<li><a href="#PnR_Details" style=" font-size: 16px;">PnR Details</a>
<li><a href="#Resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#Resource_Usage_Summary" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#I/O_Bank_Usage_Summary" style=" font-size: 14px;">I/O Bank Usage Summary</a></li>
<li><a href="#Global_Clock_Usage_Summary" style=" font-size: 14px;">Clock Resource Usage Summary</a></li>
<li><a href="#Global_Clock_Signals" style=" font-size: 14px;">Global Clock Signals</a></li>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">PnR Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>PnR Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\mipi_dphy_protocol_analyzer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_dphy_protocol_analyzer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_dphy_protocol_analyzer.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9LQ144PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan  1 08:53:17 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="PnR_Details">PnR Details</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<table class="summary_table">
<tr>
<td class="label">Place & Route Process</td>
<td>Running placement:
   Placement Phase 0: CPU time = 0h 0m 0.192s, Elapsed time = 0h 0m 0.192s
   Placement Phase 1: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.005s
   Placement Phase 2: CPU time = 0h 0m 0.027s, Elapsed time = 0h 0m 0.027s
   Placement Phase 3: CPU time = 0h 0m 0.454s, Elapsed time = 0h 0m 0.453s
   Total Placement: CPU time = 0h 0m 0.678s, Elapsed time = 0h 0m 0.677s
Running routing:
   Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
   Routing Phase 1: CPU time = 0h 0m 0.083s, Elapsed time = 0h 0m 0.083s
   Routing Phase 2: CPU time = 0h 0m 0.219s, Elapsed time = 0h 0m 0.219s
   Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
   Total Routing: CPU time = 0h 0m 0.302s, Elapsed time = 0h 0m 0.302s
Generate output files:
   CPU time = 0h 0m 0.792s, Elapsed time = 0h 0m 0.792s
</td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 401MB</td>
</tr>
</table>
<br/>
<h1><a name="Resource">Resource</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<h2><a name="Resource_Usage_Summary">Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>425/8640</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --LUT,ALU,ROM16</td>
<td>425(408 LUT, 17 ALU, 0 ROM16)</td>
<td>-</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --SSRAM(RAM16)</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td class="label">Register</td>
<td>307/6843</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as Latch</td>
<td>0/6480</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as FF</td>
<td>305/6480</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as Latch</td>
<td>0/363</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as FF</td>
<td>2/363</td>
<td><1%</td>
</tr>
<tr>
<td class="label">CLS</td>
<td>326/4320</td>
<td>8%</td>
</tr>
<tr>
<td class="label">I/O Port</td>
<td>29/121</td>
<td>24%</td>
</tr>
<tr>
<td class="label">I/O Buf</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Input Buf</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Output Buf</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Inout Buf</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td class="label">IOLOGIC</td>
<td>2 IDES8<br/></td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 SDPX9B<br/></td>
<td>4%</td>
</tr>
</table>
<h2><a name="I/O_Bank_Usage_Summary">I/O Bank Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Bank</b></td>
<td><b>Usage</b></td><td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">bank 0</td>
<td>8/18</td><td>45%</td>
</tr>
<tr>
<td class="label">bank 1</td>
<td>12/32</td><td>38%</td>
</tr>
<tr>
<td class="label">bank 2</td>
<td>0/40</td><td>0%</td>
</tr>
<tr>
<td class="label">bank 3</td>
<td>6/31</td><td>20%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Usage_Summary">Clock Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Clock Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">PRIMARY</td>
<td>3/8</td>
<td>38%</td>
</tr>
<tr>
<td class="label">LW</td>
<td>2/8</td>
<td>25%</td>
</tr>
<tr>
<td class="label">GCLK_PIN</td>
<td>2/4</td>
<td>50%</td>
</tr>
<tr>
<td class="label">CLKDIV</td>
<td>3/8</td>
<td>38%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Signals">Global Clock Signals:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Signal</b></td>
<td><b>Global Clock</b></td>
<td><b>Location</b></td>
</tr>
<tr>
<td class="label">byte_clk_d</td>
<td>PRIMARY</td>
<td> TR BR BL</td>
</tr>
<tr>
<td class="label">div_clk_d</td>
<td>PRIMARY</td>
<td> BR</td>
</tr>
<tr>
<td class="label">gw_gao_inst_0/control0[0]</td>
<td>PRIMARY</td>
<td> TR TL BR BL</td>
</tr>
<tr>
<td class="label">sys_rst_n_d</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">gw_gao_inst_0/gao_jtag_reset</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">hs_clk</td>
<td>HCLK</td>
<td>BANK0_BANK1_HCLK0 BANK0_BANK1_HCLK1</td>
</tr>
<tr>
<td class="label">div8</td>
<td>HCLK</td>
<td></td>
</tr>
</table>
<br/>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>BankVccio</b></td>
</tr>
<tr>
<td class="label">sys_clk_27</td>
<td>-</td>
<td>98/1</td>
<td>Y</td>
<td>in</td>
<td>IOR9[A]</td>
<td>GCLKT_2</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">sys_rst_n</td>
<td>-</td>
<td>27/3</td>
<td>Y</td>
<td>in</td>
<td>IOL24[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mc20901_hs_c_p</td>
<td>mc20901_hs_c_n</td>
<td>125,124/0</td>
<td>Y</td>
<td>in</td>
<td>IOT27</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_hs_d_p</td>
<td>mc20901_hs_d_n</td>
<td>123,122/0</td>
<td>Y</td>
<td>in</td>
<td>IOT29</td>
<td>GCLKT_1</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_hs_e_p</td>
<td>mc20901_hs_e_n</td>
<td>121,120/0</td>
<td>Y</td>
<td>in</td>
<td>IOT32</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_lp_d_p</td>
<td>-</td>
<td>119/0</td>
<td>Y</td>
<td>in</td>
<td>IOT34[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_lp_d_n</td>
<td>-</td>
<td>118/0</td>
<td>Y</td>
<td>in</td>
<td>IOT34[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_lp_e_p</td>
<td>-</td>
<td>117/1</td>
<td>Y</td>
<td>in</td>
<td>IOT37[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_lp_e_n</td>
<td>-</td>
<td>116/1</td>
<td>Y</td>
<td>in</td>
<td>IOT37[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">key1</td>
<td>-</td>
<td>28/3</td>
<td>Y</td>
<td>in</td>
<td>IOL25[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">tms_pad_i</td>
<td>-</td>
<td>13/3</td>
<td>N</td>
<td>in</td>
<td>IOL11[A]</td>
<td>TMS</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">tck_pad_i</td>
<td>-</td>
<td>14/3</td>
<td>N</td>
<td>in</td>
<td>IOL11[B]</td>
<td>TCK</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">tdi_pad_i</td>
<td>-</td>
<td>16/3</td>
<td>N</td>
<td>in</td>
<td>IOL12[B]</td>
<td>TDI</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">mc20901_gpio[0]</td>
<td>-</td>
<td>115/1</td>
<td>Y</td>
<td>out</td>
<td>IOT39[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_gpio[1]</td>
<td>-</td>
<td>114/1</td>
<td>Y</td>
<td>out</td>
<td>IOT39[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_bta</td>
<td>-</td>
<td>112/1</td>
<td>Y</td>
<td>out</td>
<td>IOT41[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">mc20901_pinswap</td>
<td>-</td>
<td>113/1</td>
<td>Y</td>
<td>out</td>
<td>IOT41[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">div_clk</td>
<td>-</td>
<td>81/1</td>
<td>Y</td>
<td>out</td>
<td>IOR22[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">byte_clk</td>
<td>-</td>
<td>83/1</td>
<td>Y</td>
<td>out</td>
<td>IOR17[B]</td>
<td>GCLKC_3</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">hs_burst_flag</td>
<td>-</td>
<td>79/1</td>
<td>Y</td>
<td>out</td>
<td>IOR24[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">hs_data0</td>
<td>-</td>
<td>106/1</td>
<td>N</td>
<td>out</td>
<td>IOR5[A]</td>
<td>RPLL_T_in</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">hs_data1</td>
<td>-</td>
<td>100/1</td>
<td>N</td>
<td>out</td>
<td>IOR7[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">tdo_pad_o</td>
<td>-</td>
<td>18/3</td>
<td>N</td>
<td>out</td>
<td>IOL13[A]</td>
<td>TDO</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>Bank Vccio</b></td>
</tr>
<tr>
<td class="label">3/3</td>
<td>-</td>
<td>in</td>
<td>IOT2[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">4/3</td>
<td>-</td>
<td>in</td>
<td>IOT2[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">144/3</td>
<td>-</td>
<td>in</td>
<td>IOT5[A]</td>
<td>MODE0</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">143/3</td>
<td>-</td>
<td>in</td>
<td>IOT6[B]</td>
<td>MODE1</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">142/3</td>
<td>-</td>
<td>in</td>
<td>IOT8[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">141/3</td>
<td>-</td>
<td>in</td>
<td>IOT8[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">140/3</td>
<td>-</td>
<td>in</td>
<td>IOT10[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">139/3</td>
<td>-</td>
<td>in</td>
<td>IOT10[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">138/3</td>
<td>-</td>
<td>in</td>
<td>IOT12[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">137/3</td>
<td>-</td>
<td>in</td>
<td>IOT12[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">136/0</td>
<td>-</td>
<td>in</td>
<td>IOT15[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">135/0</td>
<td>-</td>
<td>in</td>
<td>IOT15[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">134/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">133/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">132/0</td>
<td>-</td>
<td>in</td>
<td>IOT20[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">131/0</td>
<td>-</td>
<td>in</td>
<td>IOT20[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">130/0</td>
<td>-</td>
<td>in</td>
<td>IOT22[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">129/0</td>
<td>-</td>
<td>in</td>
<td>IOT22[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">128/0</td>
<td>-</td>
<td>in</td>
<td>IOT24[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">126/0</td>
<td>-</td>
<td>in</td>
<td>IOT24[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">125/0</td>
<td>mc20901_hs_c_p</td>
<td>in</td>
<td>IOT27[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">124/0</td>
<td>mc20901_hs_c_n</td>
<td>in</td>
<td>IOT27[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">123/0</td>
<td>mc20901_hs_d_p</td>
<td>in</td>
<td>IOT29[A]</td>
<td>GCLKT_1</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">122/0</td>
<td>mc20901_hs_d_n</td>
<td>in</td>
<td>IOT29[B]</td>
<td>GCLKC_1</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">121/0</td>
<td>mc20901_hs_e_p</td>
<td>in</td>
<td>IOT32[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">120/0</td>
<td>mc20901_hs_e_n</td>
<td>in</td>
<td>IOT32[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>ON</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">119/0</td>
<td>mc20901_lp_d_p</td>
<td>in</td>
<td>IOT34[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">118/0</td>
<td>mc20901_lp_d_n</td>
<td>in</td>
<td>IOT34[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">117/1</td>
<td>mc20901_lp_e_p</td>
<td>in</td>
<td>IOT37[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">116/1</td>
<td>mc20901_lp_e_n</td>
<td>in</td>
<td>IOT37[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">115/1</td>
<td>mc20901_gpio[0]</td>
<td>out</td>
<td>IOT39[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">114/1</td>
<td>mc20901_gpio[1]</td>
<td>out</td>
<td>IOT39[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">113/1</td>
<td>mc20901_pinswap</td>
<td>out</td>
<td>IOT41[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">112/1</td>
<td>mc20901_bta</td>
<td>out</td>
<td>IOT41[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">111/1</td>
<td>-</td>
<td>in</td>
<td>IOT42[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">110/1</td>
<td>-</td>
<td>in</td>
<td>IOT42[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">29/2</td>
<td>-</td>
<td>in</td>
<td>IOB4[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">30/2</td>
<td>-</td>
<td>in</td>
<td>IOB4[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">32/2</td>
<td>-</td>
<td>in</td>
<td>IOB6[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">34/2</td>
<td>-</td>
<td>in</td>
<td>IOB6[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">38/2</td>
<td>-</td>
<td>in</td>
<td>IOB8[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">39/2</td>
<td>-</td>
<td>in</td>
<td>IOB8[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">40/2</td>
<td>-</td>
<td>in</td>
<td>IOB9[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">41/2</td>
<td>-</td>
<td>in</td>
<td>IOB9[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">42/2</td>
<td>-</td>
<td>in</td>
<td>IOB11[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">43/2</td>
<td>-</td>
<td>in</td>
<td>IOB11[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">44/2</td>
<td>-</td>
<td>in</td>
<td>IOB12[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">45/2</td>
<td>-</td>
<td>in</td>
<td>IOB12[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">46/2</td>
<td>-</td>
<td>in</td>
<td>IOB13[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">47/2</td>
<td>-</td>
<td>in</td>
<td>IOB13[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">48/2</td>
<td>-</td>
<td>in</td>
<td>IOB15[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">49/2</td>
<td>-</td>
<td>in</td>
<td>IOB15[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">50/2</td>
<td>-</td>
<td>in</td>
<td>IOB17[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">51/2</td>
<td>-</td>
<td>in</td>
<td>IOB17[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">52/2</td>
<td>-</td>
<td>in</td>
<td>IOB23[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">54/2</td>
<td>-</td>
<td>in</td>
<td>IOB23[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">56/2</td>
<td>-</td>
<td>in</td>
<td>IOB28[A]</td>
<td>GCLKT_5</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">57/2</td>
<td>-</td>
<td>in</td>
<td>IOB28[B]</td>
<td>GCLKC_5</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">58/2</td>
<td>-</td>
<td>in</td>
<td>IOB29[A]</td>
<td>GCLKT_4</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">59/2</td>
<td>-</td>
<td>in</td>
<td>IOB29[B]</td>
<td>GCLKC_4</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">60/2</td>
<td>-</td>
<td>in</td>
<td>IOB30[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">61/2</td>
<td>-</td>
<td>in</td>
<td>IOB30[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">62/2</td>
<td>-</td>
<td>in</td>
<td>IOB31[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">63/2</td>
<td>-</td>
<td>in</td>
<td>IOB31[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">64/2</td>
<td>-</td>
<td>in</td>
<td>IOB33[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">65/2</td>
<td>-</td>
<td>in</td>
<td>IOB33[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">66/2</td>
<td>-</td>
<td>in</td>
<td>IOB35[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">67/2</td>
<td>-</td>
<td>in</td>
<td>IOB35[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">68/2</td>
<td>-</td>
<td>in</td>
<td>IOB37[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">69/2</td>
<td>-</td>
<td>in</td>
<td>IOB37[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">70/2</td>
<td>-</td>
<td>in</td>
<td>IOB39[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">71/2</td>
<td>-</td>
<td>in</td>
<td>IOB39[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">72/2</td>
<td>-</td>
<td>in</td>
<td>IOB41[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">75/2</td>
<td>-</td>
<td>in</td>
<td>IOB42[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">78/2</td>
<td>-</td>
<td>in</td>
<td>IOB43[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">76/2</td>
<td>-</td>
<td>in</td>
<td>IOB43[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-14/3</td>
<td>-</td>
<td>in</td>
<td>IOL2[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p1-13/3</td>
<td>-</td>
<td>in</td>
<td>IOL2[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p1-12/3</td>
<td>-</td>
<td>in</td>
<td>IOL3[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">5/3</td>
<td>-</td>
<td>in</td>
<td>IOL3[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-11/3</td>
<td>-</td>
<td>in</td>
<td>IOL4[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">6/3</td>
<td>-</td>
<td>in</td>
<td>IOL4[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">7/3</td>
<td>-</td>
<td>in</td>
<td>IOL5[A]</td>
<td>JTAGSEL_N/LPLL_T_in</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">8/3</td>
<td>-</td>
<td>in</td>
<td>IOL5[B]</td>
<td>LPLL_C_in</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-10/3</td>
<td>-</td>
<td>in</td>
<td>IOL6[A]</td>
<td>LPLL_T_fb</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p1-9/3</td>
<td>-</td>
<td>in</td>
<td>IOL6[B]</td>
<td>LPLL_C_fb</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p1-8/3</td>
<td>-</td>
<td>in</td>
<td>IOL7[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">10/3</td>
<td>-</td>
<td>in</td>
<td>IOL7[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-7/3</td>
<td>-</td>
<td>in</td>
<td>IOL8[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">11/3</td>
<td>-</td>
<td>in</td>
<td>IOL8[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-6/3</td>
<td>-</td>
<td>in</td>
<td>IOL9[A]</td>
<td>GCLKT_7</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">12/3</td>
<td>-</td>
<td>in</td>
<td>IOL9[B]</td>
<td>GCLKC_7</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">13/3</td>
<td>tms_pad_i</td>
<td>in</td>
<td>IOL11[A]</td>
<td>TMS</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">14/3</td>
<td>tck_pad_i</td>
<td>in</td>
<td>IOL11[B]</td>
<td>TCK</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">15/3</td>
<td>-</td>
<td>in</td>
<td>IOL12[A]</td>
<td>SCLK</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">16/3</td>
<td>tdi_pad_i</td>
<td>in</td>
<td>IOL12[B]</td>
<td>TDI</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">18/3</td>
<td>tdo_pad_o</td>
<td>out</td>
<td>IOL13[A]</td>
<td>TDO</td>
<td>LVCMOS18</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">20/3</td>
<td>-</td>
<td>in</td>
<td>IOL13[B]</td>
<td>RECONFIG_N</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">21/3</td>
<td>-</td>
<td>in</td>
<td>IOL14[A]</td>
<td>DONE</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">22/3</td>
<td>-</td>
<td>in</td>
<td>IOL14[B]</td>
<td>READY</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-5/3</td>
<td>-</td>
<td>in</td>
<td>IOL15[A]</td>
<td>GCLKT_6</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">23/3</td>
<td>-</td>
<td>in</td>
<td>IOL15[B]</td>
<td>GCLKC_6</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-4/3</td>
<td>-</td>
<td>in</td>
<td>IOL16[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">24/3</td>
<td>-</td>
<td>in</td>
<td>IOL16[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p1-2/3</td>
<td>-</td>
<td>in</td>
<td>IOL17[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p1-3/3</td>
<td>-</td>
<td>in</td>
<td>IOL17[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-14/3</td>
<td>-</td>
<td>in</td>
<td>IOL18[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-13/3</td>
<td>-</td>
<td>in</td>
<td>IOL18[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-12/3</td>
<td>-</td>
<td>in</td>
<td>IOL20[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-11/3</td>
<td>-</td>
<td>in</td>
<td>IOL20[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-10/3</td>
<td>-</td>
<td>in</td>
<td>IOL21[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">25/3</td>
<td>-</td>
<td>in</td>
<td>IOL21[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p2-9/3</td>
<td>-</td>
<td>in</td>
<td>IOL22[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">26/3</td>
<td>-</td>
<td>in</td>
<td>IOL22[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p2-8/3</td>
<td>-</td>
<td>in</td>
<td>IOL23[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-7/3</td>
<td>-</td>
<td>in</td>
<td>IOL23[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">27/3</td>
<td>sys_rst_n</td>
<td>in</td>
<td>IOL24[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p2-6/3</td>
<td>-</td>
<td>in</td>
<td>IOL25[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">28/3</td>
<td>key1</td>
<td>in</td>
<td>IOL25[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>1.8</td>
</tr>
<tr>
<td class="label">p2-5/3</td>
<td>-</td>
<td>in</td>
<td>IOL26[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-4/3</td>
<td>-</td>
<td>in</td>
<td>IOL26[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-3/3</td>
<td>-</td>
<td>in</td>
<td>IOL27[A]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2-2/3</td>
<td>-</td>
<td>in</td>
<td>IOL27[B]</td>
<td>-</td>
<td>LVCMOS18</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">106/1</td>
<td>hs_data0</td>
<td>out</td>
<td>IOR5[A]</td>
<td>RPLL_T_in</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">104/1</td>
<td>-</td>
<td>in</td>
<td>IOR5[B]</td>
<td>RPLL_C_in</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">102/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[A]</td>
<td>RPLL_T_fb</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">101/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[B]</td>
<td>RPLL_C_fb</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">100/1</td>
<td>hs_data1</td>
<td>out</td>
<td>IOR7[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">99/1</td>
<td>-</td>
<td>in</td>
<td>IOR8[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">98/1</td>
<td>sys_clk_27</td>
<td>in</td>
<td>IOR9[A]</td>
<td>GCLKT_2</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">97/1</td>
<td>-</td>
<td>in</td>
<td>IOR9[B]</td>
<td>GCLKC_2</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">96/1</td>
<td>-</td>
<td>in</td>
<td>IOR11[A]</td>
<td>MI/D7</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">95/1</td>
<td>-</td>
<td>in</td>
<td>IOR11[B]</td>
<td>MO/D6</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">94/1</td>
<td>-</td>
<td>in</td>
<td>IOR12[A]</td>
<td>MCS_N/D5</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">93/1</td>
<td>-</td>
<td>in</td>
<td>IOR12[B]</td>
<td>MCLK/D4</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">92/1</td>
<td>-</td>
<td>in</td>
<td>IOR13[A]</td>
<td>FASTRD_N/D3</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">90/1</td>
<td>-</td>
<td>in</td>
<td>IOR13[B]</td>
<td>SI/D2</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">88/1</td>
<td>-</td>
<td>in</td>
<td>IOR14[A]</td>
<td>SO/D1</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">87/1</td>
<td>-</td>
<td>in</td>
<td>IOR14[B]</td>
<td>SSPI_CS_N/D0</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">86/1</td>
<td>-</td>
<td>in</td>
<td>IOR15[A]</td>
<td>DIN/CLKHOLD_N</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">85/1</td>
<td>-</td>
<td>in</td>
<td>IOR15[B]</td>
<td>DOUT/WE_N</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">84/1</td>
<td>-</td>
<td>in</td>
<td>IOR16[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">83/1</td>
<td>byte_clk</td>
<td>out</td>
<td>IOR17[B]</td>
<td>GCLKC_3</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">82/1</td>
<td>-</td>
<td>in</td>
<td>IOR21[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">81/1</td>
<td>div_clk</td>
<td>out</td>
<td>IOR22[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">80/1</td>
<td>-</td>
<td>in</td>
<td>IOR23[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>2.5</td>
</tr>
<tr>
<td class="label">79/1</td>
<td>hs_burst_flag</td>
<td>out</td>
<td>IOR24[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>2.5</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
