

================================================================
== Vitis HLS Report for 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Thu Jan 26 10:27:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_lin_reg_1_fu_97  |read_lin_reg_1  |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_178_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      37|     87|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     228|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+----+----+----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------+---------+----+----+----+-----+
    |grp_read_lin_reg_1_fu_97  |read_lin_reg_1  |        0|   0|  37|  87|    0|
    +--------------------------+----------------+---------+----+----+----+-----+
    |Total                     |                |        0|   0|  37|  87|    0|
    +--------------------------+----------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln178_1_fu_134_p2             |         +|   0|  0|   7|           5|           1|
    |add_ln178_fu_122_p2               |         +|   0|  0|   7|           5|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |icmp_ln178_fu_128_p2              |      icmp|   0|  0|   2|           5|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  21|          19|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    5|         10|
    |i_fu_60                           |   9|          2|    5|         10|
    |lin_addr_blk_n_AR                 |   9|          2|    1|          2|
    |lin_addr_blk_n_R                  |   9|          2|    1|          2|
    |m_axi_lin_addr_ARVALID            |   9|          2|    1|          2|
    |m_axi_lin_addr_RREADY             |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 139|         31|   23|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |PL_Data_1_load_reg_173                 |   4|   0|    4|          0|
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |grp_read_lin_reg_1_fu_97_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_60                                |   5|   0|    5|          0|
    |icmp_ln178_reg_179                     |   1|   0|    1|          0|
    |reg_data_reg_188                       |   8|   0|    8|          0|
    |trunc_ln181_reg_183                    |   4|   0|    4|          0|
    |PL_Data_1_load_reg_173                 |  64|  32|    4|          0|
    |icmp_ln178_reg_179                     |  64|  32|    1|          0|
    |trunc_ln181_reg_183                    |  64|  32|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 228|  96|   45|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_178_1|  return value|
|m_axi_lin_addr_AWVALID     |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWREADY     |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWADDR      |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWID        |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWLEN       |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE      |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWBURST     |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK      |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE     |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWPROT      |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWQOS       |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWREGION    |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWUSER      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WVALID      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WREADY      |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WDATA       |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WSTRB       |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WLAST       |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WID         |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WUSER       |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARVALID     |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARREADY     |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARADDR      |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARID        |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARLEN       |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE      |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARBURST     |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK      |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE     |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARPROT      |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARQOS       |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARREGION    |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARUSER      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RVALID      |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RREADY      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RDATA       |   in|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RLAST       |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RID         |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM    |   in|    9|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RUSER       |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RRESP       |   in|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BVALID      |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BREADY      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BRESP       |   in|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BID         |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BUSER       |   in|    1|       m_axi|                                        lin_addr|       pointer|
|linbase                    |   in|   32|     ap_none|                                         linbase|        scalar|
|lin_frame_address0         |  out|    5|   ap_memory|                                       lin_frame|         array|
|lin_frame_ce0              |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_we0              |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_d0               |  out|    8|   ap_memory|                                       lin_frame|         array|
|PL_Data_1_load_out         |  out|    4|      ap_vld|                              PL_Data_1_load_out|       pointer|
|PL_Data_1_load_out_ap_vld  |  out|    1|      ap_vld|                              PL_Data_1_load_out|       pointer|
|zext_ln178_1_out           |  out|    4|      ap_vld|                                zext_ln178_1_out|       pointer|
|zext_ln178_1_out_ap_vld    |  out|    1|      ap_vld|                                zext_ln178_1_out|       pointer|
|PL_Data_1                  |   in|    4|     ap_none|                                       PL_Data_1|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+

