==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_top hdv_engine 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 5.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 39.417 seconds; current allocated memory: 0.793 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file './../src/hw/hls_xilinx/main.cpp' ... 
WARNING: [HLS 207-910] 'FPGA' macro redefined (./../src/hw/hls_xilinx/headers/./../../../config/config_cpp.hpp:11:9)
INFO: [HLS 207-71] previous definition is here (<built-in>:350:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:507:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:811:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:835:9)
WARNING: [HLS 207-5292] unused parameter 'denom_a' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:43)
WARNING: [HLS 207-5292] unused parameter 'denom_b' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:63)
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:80)
WARNING: [HLS 207-5292] unused parameter 'sim' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:35)
WARNING: [HLS 207-5292] unused parameter 'denom_a' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:57)
WARNING: [HLS 207-5292] unused parameter 'denom_b' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:83)
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:100)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:714:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:28)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_0' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:50)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:72)
WARNING: [HLS 207-5292] unused parameter 'classVector' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:36)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:818:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.04 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::similarity_phase1<ap_uint<1> [128], ap_uint<32> [128], ap_uint<32>, ap_uint<32> >(ap_uint<1> const (&) [128], ap_uint<32> const (&) [128], ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:843:12)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::clip<ap_uint<32> [128], ap_uint<32> [128]>(ap_uint<32> const (&) [128], ap_uint<32> (&) [128], short const&, short const&, ap_int<32>, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:757:11)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::bundle<ap_uint<1> [128], ap_uint<32> [128]>(ap_uint<1> const (&) [128], ap_uint<32> (&) [128])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:681:6)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::bind<ap_uint<1> [128]>(ap_uint<1> const (&) [128], ap_uint<1> const (&) [128], ap_uint<1> (&) [128])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:558:14)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'similarity_max'. (./../src/hw/hls_xilinx/main.cpp:275:9)
INFO: [HLS 214-210] Disaggregating variable 'lhv_i' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-210] Disaggregating variable 'bhv_i' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_459_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_463_2' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_4' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:643:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_371_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:548:24) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_459_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_463_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_4' (./../src/hw/hls_xilinx/main.cpp:643:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_371_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:130:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:134:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE9BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:223:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE17Clipped_BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:224:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE18similarity_classes': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:226:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE15Binded_Features': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:233:0)
INFO: [HLS 214-248] Applying array_partition to '_bhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:203:11)
INFO: [HLS 214-248] Applying array_partition to '_lhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:204:11)
INFO: [HLS 214-248] Applying array_partition to '_bhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to '_lhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to '_chv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:212:13)
INFO: [HLS 214-241] Aggregating scalar variable 'lhv_i' with compact=bit mode in 128-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'bhv_i' with compact=bit mode in 128-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'chv_i' with compact=bit mode in 384-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
ERROR: [HLS 214-256] in function 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)': Unsupported aggregate pragma/directive on variable 'df_i' as the bit-width after aggregation (7168) is larger than 4096
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.891 seconds; current allocated memory: 9.531 MB.
