Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: polyDecimDemodFilter2_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "polyDecimDemodFilter2_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "polyDecimDemodFilter2_Top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : polyDecimDemodFilter2_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/polyDecimator.vhd" into library work
Parsing entity <polyDecimator>.
Parsing architecture <polyDecimator_a> of entity <polydecimator>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/fifo_clk_to_decim.vhd" into library work
Parsing entity <fifo_clk_to_decim>.
Parsing architecture <fifo_clk_to_decim_a> of entity <fifo_clk_to_decim>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/ncoTest.vhd" into library work
Parsing entity <ncoTest>.
Parsing architecture <ncoTest_a> of entity <ncotest>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/mul16by20.vhd" into library work
Parsing entity <mul16by20>.
Parsing architecture <mul16by20_a> of entity <mul16by20>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/c_mul32by40.vhd" into library work
Parsing entity <c_mul32by40>.
Parsing architecture <c_mul32by40_a> of entity <c_mul32by40>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/acc40.vhd" into library work
Parsing entity <acc40>.
Parsing architecture <acc40_a> of entity <acc40>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/block_ram32.vhd" into library work
Parsing entity <block_ram32>.
Parsing architecture <block_ram32_a> of entity <block_ram32>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/block_ram16.vhd" into library work
Parsing entity <block_ram16>.
Parsing architecture <block_ram16_a> of entity <block_ram16>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <arch> of entity <shiftregister>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/mac16_top.vhd" into library work
Parsing entity <mac16_top>.
Parsing architecture <arch> of entity <mac16_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" into library work
Parsing entity <firFilter_top>.
Parsing architecture <arch> of entity <firfilter_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" into library work
Parsing entity <digitalDemodTest_top>.
Parsing architecture <arch> of entity <digitaldemodtest_top>.
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 58: Actual for formal port aresetn is neither a static name nor a globally static expression
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/clk_div_top.vhd" into library work
Parsing entity <clk_div_top>.
Parsing architecture <arch> of entity <clk_div_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/butter_quantized_20bit.vhd" into library work
Parsing entity <butter_quantized_20bit>.
Parsing architecture <rtl> of entity <butter_quantized_20bit>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" into library work
Parsing entity <polyDecimDemodFilter2_Top>.
Parsing architecture <Behavioral> of entity <polydecimdemodfilter2_top>.
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 362: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:190 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 376: Actual expression for generic decimfactor cannot reference a signal
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 383: Actual for formal port tvalidin is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 398: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <polyDecimDemodFilter2_Top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 58: Using initial value 1 for max_count since it is never assigned
WARNING:HDLCompiler:871 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 81: Using initial value 4 for decimfactor since it is never assigned
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 163: Assignment to outsigreadaddr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 166: Assignment to tvalidin_demod ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 172: Assignment to load_ram ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 185: Assignment to run_mac_l ignored, since the identifier is never used

Elaborating entity <okHost> (architecture <archHost>) from library <work>.
WARNING:HDLCompiler:89 - "/home/nick/polyDecimDemodFilter2/okLibrary.vhd" Line 40: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.

Elaborating entity <block_ram16> (architecture <block_ram16_a>) from library <work>.

Elaborating entity <block_ram32> (architecture <block_ram32_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 336: Assignment to throwawaybits ignored, since the identifier is never used

Elaborating entity <firFilter_top> (architecture <arch>) from library <work>.

Elaborating entity <polyDecimator> (architecture <polyDecimator_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 36: Net <tValidConfig> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 38: Net <configData[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 41: Net <tValidReload> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 43: Net <tlastReload> does not have a driver.

Elaborating entity <clk_div_top> (architecture <arch>) from library <work>.

Elaborating entity <fifo_clk_to_decim> (architecture <fifo_clk_to_decim_a>) from library <work>.

Elaborating entity <digitalDemodTest_top> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 34: Using initial value 2.0 for bit_growth since it is never assigned
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 46: Assignment to pad ignored, since the identifier is never used

Elaborating entity <ncoTest> (architecture <ncoTest_a>) from library <work>.

Elaborating entity <mul16by20> (architecture <mul16by20_a>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd" Line 28: Range is empty (null range)

Elaborating entity <butter_quantized_20bit> (architecture <rtl>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <arch>) with generics from library <work>.

Elaborating entity <mac16_top> (architecture <arch>) from library <work>.

Elaborating entity <c_mul32by40> (architecture <c_mul32by40_a>) from library <work>.

Elaborating entity <acc40> (architecture <acc40_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/mac16_top.vhd" Line 57: Net <inputA[47]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 447: Assignment to writeen_acc ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 60: Net <reloadFIRCoefData[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 68: Net <acc_padRe2[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 69: Net <acc_padIm2[63]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <polyDecimDemodFilter2_Top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd".
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 211: Output port <ep_dataout> of the instance <ep04> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 214: Output port <ep_dataout> of the instance <ep0E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 355: Output port <full> of the instance <fifo_decim_demod> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 374: Output port <tValidOut_NCO> of the instance <mydigitalDemod> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reloadFIRCoefData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'acc_padRe2<63:50>', unconnected in block 'polyDecimDemodFilter2_Top', is tied to its initial value (00000000000000).
WARNING:Xst:2935 - Signal 'acc_padIm2<63:50>', unconnected in block 'polyDecimDemodFilter2_Top', is tied to its initial value (00000000000000).
    Found 12-bit register for signal <inSigReadAddr>.
    Found 12-bit register for signal <coefReadAddr>.
    Found 1-bit register for signal <tValidIn_mul>.
    Found 12-bit register for signal <outSigWriteAddr>.
    Found 2-bit register for signal <transfer_mac.state>.
    Found finite state machine <FSM_0> for signal <transfer_mac.state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Power Up State     | waitstate                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <coefReadAddr[11]_GND_7_o_add_13_OUT> created at line 295.
    Found 12-bit adder for signal <inSigReadAddr[11]_GND_7_o_add_18_OUT> created at line 314.
    Found 12-bit adder for signal <outSigWriteAddr[11]_GND_7_o_add_24_OUT> created at line 470.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 193
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 194
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <polyDecimDemodFilter2_Top> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "/home/nick/polyDecimDemodFilter2/okLibrary.vhd".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "/home/nick/polyDecimDemodFilter2/okLibrary.vhd".
        N = 8
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <firFilter_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <runFilter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reloadCoef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 52: Output port <s_axis_data_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 52: Output port <s_axis_config_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 52: Output port <s_axis_reload_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 52: Output port <event_s_reload_tlast_missing> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 52: Output port <event_s_reload_tlast_unexpected> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <configData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tValidConfig> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tValidReload> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlastReload> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <firFilter_top> synthesized.

Synthesizing Unit <clk_div_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/clk_div_top.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <temp_clk>.
    Found 4-bit register for signal <clk_div_counter>.
    Found 4-bit adder for signal <clk_div_counter[3]_GND_260_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <clk_div_top> synthesized.

Synthesizing Unit <digitalDemodTest_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd".
        decimFactor = 4
    Summary:
	no macro.
Unit <digitalDemodTest_top> synthesized.

Synthesizing Unit <ShiftRegister_1>.
    Related source file is "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd".
        n = 1
    Found 1-bit register for signal <reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ShiftRegister_1> synthesized.

Synthesizing Unit <butter_quantized_20bit>.
    Related source file is "/home/nick/polyDecimDemodFilter2/butter_quantized_20bit.vhd".
    Found 20-bit register for signal <input_register_im>.
    Found 20-bit register for signal <output_register_re>.
    Found 20-bit register for signal <output_register_im>.
    Found 20-bit register for signal <input_register_re>.
    Found 16-bit register for signal <delay_section1_re<0>>.
    Found 16-bit register for signal <delay_section1_re<1>>.
    Found 16-bit register for signal <delay_section1_im<0>>.
    Found 16-bit register for signal <delay_section1_im<1>>.
    Found 16-bit register for signal <delay_section2_re<0>>.
    Found 16-bit register for signal <delay_section2_re<1>>.
    Found 16-bit register for signal <delay_section2_im<0>>.
    Found 16-bit register for signal <delay_section2_im<1>>.
    Found 16-bit register for signal <delay_section3_re>.
    Found 16-bit register for signal <delay_section3_im>.
    Found 41-bit adder for signal <n0206> created at line 286.
    Found 41-bit adder for signal <n0207> created at line 287.
    Found 30-bit adder for signal <n0216> created at line 291.
    Found 30-bit adder for signal <n0217> created at line 292.
    Found 41-bit adder for signal <add_temp> created at line 355.
    Found 41-bit adder for signal <add_temp_1> created at line 360.
    Found 41-bit adder for signal <add_temp_2> created at line 365.
    Found 41-bit adder for signal <add_temp_3> created at line 370.
    Found 34-bit adder for signal <n0260> created at line 373.
    Found 34-bit adder for signal <n0261> created at line 374.
    Found 41-bit adder for signal <n0266> created at line 382.
    Found 41-bit adder for signal <n0267> created at line 383.
    Found 30-bit adder for signal <n0276> created at line 387.
    Found 30-bit adder for signal <n0277> created at line 388.
    Found 41-bit adder for signal <add_temp_4> created at line 451.
    Found 41-bit adder for signal <add_temp_5> created at line 456.
    Found 41-bit adder for signal <add_temp_6> created at line 461.
    Found 41-bit adder for signal <add_temp_7> created at line 466.
    Found 34-bit adder for signal <n0320> created at line 469.
    Found 34-bit adder for signal <n0321> created at line 470.
    Found 41-bit adder for signal <n0326> created at line 478.
    Found 41-bit adder for signal <n0327> created at line 479.
    Found 30-bit adder for signal <n0332> created at line 483.
    Found 30-bit adder for signal <n0333> created at line 484.
    Found 41-bit adder for signal <add_temp_8> created at line 527.
    Found 41-bit adder for signal <add_temp_9> created at line 532.
    Found 34-bit adder for signal <n0358> created at line 535.
    Found 34-bit adder for signal <n0359> created at line 536.
    Found 40-bit subtractor for signal <sub_temp<39:0>> created at line 136.
    Found 40-bit subtractor for signal <sub_temp_1<39:0>> created at line 139.
    Found 40-bit subtractor for signal <sub_temp_2<39:0>> created at line 142.
    Found 40-bit subtractor for signal <sub_temp_3<39:0>> created at line 145.
    Found 40-bit subtractor for signal <sub_temp_4<39:0>> created at line 195.
    Found 40-bit subtractor for signal <sub_temp_5<39:0>> created at line 198.
    Found 40-bit subtractor for signal <sub_temp_6<39:0>> created at line 201.
    Found 40-bit subtractor for signal <sub_temp_7<39:0>> created at line 204.
    Found 40-bit subtractor for signal <sub_temp_8<39:0>> created at line 246.
    Found 40-bit subtractor for signal <sub_temp_9<39:0>> created at line 249.
    Found 20x12-bit multiplier for signal <n0204[31:0]> created at line 280.
    Found 20x12-bit multiplier for signal <n0205[31:0]> created at line 283.
    Found 16x16-bit multiplier for signal <a2mul1_re> created at line 312.
    Found 16x16-bit multiplier for signal <a2mul1_im> created at line 314.
    Found 16x15-bit multiplier for signal <n0226[30:0]> created at line 316.
    Found 16x15-bit multiplier for signal <n0227[30:0]> created at line 318.
    Found 16x12-bit multiplier for signal <n0264[27:0]> created at line 376.
    Found 16x12-bit multiplier for signal <n0265[27:0]> created at line 379.
    Found 16x16-bit multiplier for signal <a2mul2_re> created at line 408.
    Found 16x16-bit multiplier for signal <a2mul2_im> created at line 410.
    Found 16x15-bit multiplier for signal <n0286[30:0]> created at line 412.
    Found 16x15-bit multiplier for signal <n0287[30:0]> created at line 414.
    Found 16x16-bit multiplier for signal <mul_temp_4> created at line 472.
    Found 16x16-bit multiplier for signal <mul_temp_5> created at line 475.
    Found 16x15-bit multiplier for signal <n0338[30:0]> created at line 502.
    Found 16x15-bit multiplier for signal <n0339[30:0]> created at line 504.
    Summary:
	inferred  16 Multiplier(s).
	inferred  38 Adder/Subtractor(s).
	inferred 240 D-type flip-flop(s).
Unit <butter_quantized_20bit> synthesized.

Synthesizing Unit <ShiftRegister_2>.
    Related source file is "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd".
        n = 45
    Found 45-bit register for signal <reg>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <ShiftRegister_2> synthesized.

Synthesizing Unit <mac16_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/mac16_top.vhd".
WARNING:Xst:647 - Input <clk_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'inputA<47:44>', unconnected in block 'mac16_top', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'inputA<23:20>', unconnected in block 'mac16_top', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <mac16_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 16x12-bit multiplier                                  : 2
 16x15-bit multiplier                                  : 6
 16x16-bit multiplier                                  : 6
 20x12-bit multiplier                                  : 2
# Adders/Subtractors                                   : 42
 12-bit adder                                          : 3
 30-bit adder                                          : 6
 34-bit adder                                          : 6
 4-bit adder                                           : 1
 40-bit subtractor                                     : 10
 41-bit adder                                          : 16
# Registers                                            : 22
 1-bit register                                        : 3
 12-bit register                                       : 3
 16-bit register                                       : 10
 20-bit register                                       : 4
 4-bit register                                        : 1
 45-bit register                                       : 1
# Multiplexers                                         : 1
 12-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/block_ram16.ngc>.
Reading core <ipcore_dir/fifo_clk_to_decim.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <ipcore_dir/block_ram32.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Reading core <ipcore_dir/polyDecimator.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/ncoTest.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mul16by20.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/c_mul32by40.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/acc40.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <block_ram16> for timing and area information for instance <inputSignal_blockram>.
Loading core <fifo_clk_to_decim> for timing and area information for instance <fifo_decim_demod>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okWireIn> for timing and area information for instance <ep01>.
Loading core <okWireIn> for timing and area information for instance <ep02>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okWireIn> for timing and area information for instance <ep04>.
Loading core <okWireIn> for timing and area information for instance <ep05>.
Loading core <okWireIn> for timing and area information for instance <ep06>.
Loading core <okWireIn> for timing and area information for instance <ep0E>.
Loading core <okTriggerIn> for timing and area information for instance <oktriggerLines>.
Loading core <okWireOut> for timing and area information for instance <ep20>.
Loading core <okWireOut> for timing and area information for instance <ep21>.
Loading core <okWireOut> for timing and area information for instance <ep22>.
Loading core <okWireOut> for timing and area information for instance <ep23>.
Loading core <okWireOut> for timing and area information for instance <ep24>.
Loading core <okWireOut> for timing and area information for instance <ep25>.
Loading core <okWireOut> for timing and area information for instance <ep26>.
Loading core <okWireOut> for timing and area information for instance <ep27>.
Loading core <block_ram32> for timing and area information for instance <mac_coef_blockram>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
Loading core <polyDecimator> for timing and area information for instance <myfirFilterTest>.
Loading core <ncoTest> for timing and area information for instance <myncotest>.
Loading core <mul16by20> for timing and area information for instance <mynewmul16by20Re>.
Loading core <mul16by20> for timing and area information for instance <mynewmul16by20Im>.
Loading core <c_mul32by40> for timing and area information for instance <myc_mul32by40>.
Loading core <acc40> for timing and area information for instance <myacc40Re>.
Loading core <acc40> for timing and area information for instance <myacc40Im>.

Synthesizing (advanced) Unit <butter_quantized_20bit>.
	Multiplier <Mmult_n0338[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_8<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0338[30:0]>.
	Multiplier <Mmult_n0339[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_9<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0339[30:0]>.
	Multiplier <Mmult_n0286[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_6<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0286[30:0]>.
	Multiplier <Mmult_n0287[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_7<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0287[30:0]>.
	Multiplier <Mmult_a2mul2_re> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_4<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul2_re>.
	Multiplier <Mmult_a2mul2_im> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_5<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul2_im>.
	Multiplier <Mmult_n0226[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_2<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0226[30:0]>.
	Multiplier <Mmult_n0227[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_3<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0227[30:0]>.
	Multiplier <Mmult_a2mul1_re> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul1_re>.
	Multiplier <Mmult_a2mul1_im> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_1<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul1_im>.
Unit <butter_quantized_20bit> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_top>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
Unit <clk_div_top> synthesized (advanced).

Synthesizing (advanced) Unit <polyDecimDemodFilter2_Top>.
The following registers are absorbed into counter <inSigReadAddr>: 1 register on signal <inSigReadAddr>.
The following registers are absorbed into counter <outSigWriteAddr>: 1 register on signal <outSigWriteAddr>.
The following registers are absorbed into counter <coefReadAddr>: 1 register on signal <coefReadAddr>.
Unit <polyDecimDemodFilter2_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 10
 16x15-to-30-bit MAC                                   : 6
 16x16-to-30-bit MAC                                   : 4
# Multipliers                                          : 6
 16x12-bit multiplier                                  : 2
 16x16-bit multiplier                                  : 2
 20x12-bit multiplier                                  : 2
# Adders/Subtractors                                   : 28
 30-bit adder                                          : 6
 34-bit adder                                          : 16
 39-bit adder                                          : 6
# Counters                                             : 4
 12-bit up counter                                     : 3
 4-bit up counter                                      : 1
# Registers                                            : 340
 Flip-Flops                                            : 340
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <transfer_mac.state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 waitstate | 00
 runstate  | 01
 donestate | 10
-----------------------
INFO:Xst:2261 - The FF/Latch <output_register_re_16> in Unit <butter_quantized_20bit> is equivalent to the following 3 FFs/Latches, which will be removed : <output_register_re_17> <output_register_re_18> <output_register_re_19> 
INFO:Xst:2261 - The FF/Latch <output_register_im_16> in Unit <butter_quantized_20bit> is equivalent to the following 3 FFs/Latches, which will be removed : <output_register_im_17> <output_register_im_18> <output_register_im_19> 

Optimizing unit <ShiftRegister_2> ...

Optimizing unit <polyDecimDemodFilter2_Top> ...

Optimizing unit <okHost> ...

Optimizing unit <butter_quantized_20bit> ...
WARNING:Xst:1293 - FF/Latch <outSigWriteAddr_11> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <coefReadAddr_10> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <coefReadAddr_11> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_1> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_2> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_3> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mybutterworth20bit/output_register_re_16> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following FF/Latch, which will be removed : <mybutterworth20bit/output_register_re_15> 
INFO:Xst:2261 - The FF/Latch <mybutterworth20bit/output_register_im_16> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following FF/Latch, which will be removed : <mybutterworth20bit/output_register_im_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block polyDecimDemodFilter2_Top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_decim_demod> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_decim_demod> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

Processing Unit <polyDecimDemodFilter2_Top> :
INFO:Xst:741 - HDL ADVISOR - A 45-bit shift register was found for signal <iir_to_mac_handshake/reg_0> and currently occupies 45 logic cells (22 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <polyDecimDemodFilter2_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 368
 Flip-Flops                                            : 368

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : polyDecimDemodFilter2_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2715
#      GND                         : 15
#      INV                         : 63
#      LUT1                        : 236
#      LUT2                        : 410
#      LUT3                        : 187
#      LUT4                        : 243
#      LUT5                        : 104
#      LUT6                        : 345
#      LUT6_2                      : 50
#      MUXCY                       : 604
#      MUXF7                       : 2
#      VCC                         : 5
#      XORCY                       : 451
# FlipFlops/Latches                : 1477
#      FD                          : 156
#      FDC                         : 200
#      FDCE                        : 433
#      FDE                         : 85
#      FDP                         : 46
#      FDPE                        : 10
#      FDR                         : 62
#      FDRE                        : 478
#      FDS                         : 5
#      FDSE                        : 2
# RAMS                             : 34
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 426
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 17
#      OBUF                        : 399
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1429  out of  54576     2%  
 Number of Slice LUTs:                 1683  out of  27288     6%  
    Number used as Logic:              1638  out of  27288     6%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2467
   Number with an unused Flip Flop:    1038  out of   2467    42%  
   Number with an unused LUT:           784  out of   2467    31%  
   Number of fully used LUT-FF pairs:   645  out of   2467    26%  
   Number of unique control sets:        90

IO Utilization: 
 Number of IOs:                         426
 Number of bonded IOBs:                 426  out of    316   134% (*) 
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of    116    14%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRL/BUFHCEs:         3  out of     16    18%  
 Number of DSP48A1s:                     22  out of     58    37%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
my_clk_div/temp_clk                | BUFG                                                       | 1029  |
clk1                               | BUFGP                                                      | 1018  |
hi_in<0>                           | DCM_SP:CLK0                                                | 1017  |
coefReadAddr<10>                   | NONE(mybutterworth20bit/Madd_n03331)                       | 6     |
okHI/core0/okCH<1>                 | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 75.275ns (Maximum Frequency: 13.285MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 6.892ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_clk_div/temp_clk'
  Clock period: 75.275ns (frequency: 13.285MHz)
  Total number of paths / destination ports: 175210608482955422977497336119296 / 2664
-------------------------------------------------------------------------
Delay:               75.275ns (Levels of Logic = 202)
  Source:            mybutterworth20bit/input_register_im_16 (FF)
  Destination:       mybutterworth20bit/output_register_im_16 (FF)
  Source Clock:      my_clk_div/temp_clk rising
  Destination Clock: my_clk_div/temp_clk rising

  Data Path: mybutterworth20bit/input_register_im_16 to mybutterworth20bit/output_register_im_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.681  mybutterworth20bit/input_register_im_16 (mybutterworth20bit/input_register_im_16)
     DSP48A1:B16->M18      1   3.894   0.682  mybutterworth20bit/Mmult_n0205[31:0]_submult_0 (mybutterworth20bit/Mmult_n0205[31:0]_submult_0_18)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_lut<18> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_lut<18>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<18> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<19> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<20> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<21> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<22> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<23> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<24> (mybutterworth20bit/Mmult_n0205[31:0]0_Madd_cy<24>)
     XORCY:CI->O          26   0.206   1.420  mybutterworth20bit/Mmult_n0205[31:0]0_Madd_xor<25> (mybutterworth20bit/n0205[31:0]<25>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0207_Madd_lut<0> (mybutterworth20bit/Madd_n0207_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<0> (mybutterworth20bit/Madd_n0207_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<1> (mybutterworth20bit/Madd_n0207_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<2> (mybutterworth20bit/Madd_n0207_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<3> (mybutterworth20bit/Madd_n0207_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<4> (mybutterworth20bit/Madd_n0207_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<5> (mybutterworth20bit/Madd_n0207_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<6> (mybutterworth20bit/Madd_n0207_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<7> (mybutterworth20bit/Madd_n0207_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<8> (mybutterworth20bit/Madd_n0207_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<9> (mybutterworth20bit/Madd_n0207_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<10> (mybutterworth20bit/Madd_n0207_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<11> (mybutterworth20bit/Madd_n0207_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<12> (mybutterworth20bit/Madd_n0207_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<13> (mybutterworth20bit/Madd_n0207_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<14> (mybutterworth20bit/Madd_n0207_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<15> (mybutterworth20bit/Madd_n0207_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<16> (mybutterworth20bit/Madd_n0207_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<17> (mybutterworth20bit/Madd_n0207_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<18> (mybutterworth20bit/Madd_n0207_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<19> (mybutterworth20bit/Madd_n0207_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<20> (mybutterworth20bit/Madd_n0207_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<21> (mybutterworth20bit/Madd_n0207_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<22> (mybutterworth20bit/Madd_n0207_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<23> (mybutterworth20bit/Madd_n0207_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<24> (mybutterworth20bit/Madd_n0207_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<25> (mybutterworth20bit/Madd_n0207_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<26> (mybutterworth20bit/Madd_n0207_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<27> (mybutterworth20bit/Madd_n0207_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<28> (mybutterworth20bit/Madd_n0207_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<29> (mybutterworth20bit/Madd_n0207_Madd_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<30> (mybutterworth20bit/Madd_n0207_Madd_cy<30>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<31> (mybutterworth20bit/Madd_n0207_Madd_cy<31>)
     XORCY:CI->O          25   0.206   1.402  mybutterworth20bit/Madd_n0207_Madd_xor<32> (mybutterworth20bit/n0207<32>)
     DSP48A1:C23->PCOUT47    1   3.149   0.000  mybutterworth20bit/Maddsub_a2mul1_im (mybutterworth20bit/Maddsub_a2mul1_im_PCOUT_to_Maddsub_n0227[30:0]_PCIN_47)
     DSP48A1:PCIN47->P14    2   2.645   0.725  mybutterworth20bit/Maddsub_n0227[30:0] (mybutterworth20bit/sub_temp_3<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum1_im[14]_INV_128_o1_INV_0 (mybutterworth20bit/a1sum1_im[14]_INV_128_o)
     DSP48A1:B0->P15       3   3.651   0.994  mybutterworth20bit/Madd_n02171 (mybutterworth20bit/n0217<15>)
     LUT3:I0->O            1   0.235   0.682  mybutterworth20bit/Madd_add_temp_3_Madd1 (mybutterworth20bit/Madd_add_temp_3_Madd1)
     LUT4:I3->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_lut<0>2 (mybutterworth20bit/Madd_add_temp_3_Madd_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_14 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_15 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_16 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>17)
     XORCY:CI->O           9   0.206   0.976  mybutterworth20bit/Madd_add_temp_3_Madd_xor<0>_17 (mybutterworth20bit/add_temp_3<18>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0261_lut<1> (mybutterworth20bit/Madd_n0261_lut<1>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0261_cy<1> (mybutterworth20bit/Madd_n0261_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<2> (mybutterworth20bit/Madd_n0261_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<3> (mybutterworth20bit/Madd_n0261_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<4> (mybutterworth20bit/Madd_n0261_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<5> (mybutterworth20bit/Madd_n0261_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<6> (mybutterworth20bit/Madd_n0261_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<7> (mybutterworth20bit/Madd_n0261_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<8> (mybutterworth20bit/Madd_n0261_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<9> (mybutterworth20bit/Madd_n0261_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<10> (mybutterworth20bit/Madd_n0261_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<11> (mybutterworth20bit/Madd_n0261_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<12> (mybutterworth20bit/Madd_n0261_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<13> (mybutterworth20bit/Madd_n0261_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<14> (mybutterworth20bit/Madd_n0261_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<15> (mybutterworth20bit/Madd_n0261_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<16> (mybutterworth20bit/Madd_n0261_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<17> (mybutterworth20bit/Madd_n0261_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<18> (mybutterworth20bit/Madd_n0261_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<19> (mybutterworth20bit/Madd_n0261_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<20> (mybutterworth20bit/Madd_n0261_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<21> (mybutterworth20bit/Madd_n0261_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<22> (mybutterworth20bit/Madd_n0261_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<23> (mybutterworth20bit/Madd_n0261_cy<23>)
     XORCY:CI->O           3   0.206   0.765  mybutterworth20bit/Madd_n0261_xor<24> (mybutterworth20bit/n0261<33>)
     DSP48A1:B15->M16     17   3.894   1.209  mybutterworth20bit/Mmult_n0265[27:0] (mybutterworth20bit/n0265[27:0]<16>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0267_Madd_lut<2> (mybutterworth20bit/Madd_n0267_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<2> (mybutterworth20bit/Madd_n0267_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<3> (mybutterworth20bit/Madd_n0267_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<4> (mybutterworth20bit/Madd_n0267_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<5> (mybutterworth20bit/Madd_n0267_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<6> (mybutterworth20bit/Madd_n0267_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<7> (mybutterworth20bit/Madd_n0267_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<8> (mybutterworth20bit/Madd_n0267_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<9> (mybutterworth20bit/Madd_n0267_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<10> (mybutterworth20bit/Madd_n0267_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<11> (mybutterworth20bit/Madd_n0267_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<12> (mybutterworth20bit/Madd_n0267_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<13> (mybutterworth20bit/Madd_n0267_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<14> (mybutterworth20bit/Madd_n0267_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<15> (mybutterworth20bit/Madd_n0267_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<16> (mybutterworth20bit/Madd_n0267_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<17> (mybutterworth20bit/Madd_n0267_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<18> (mybutterworth20bit/Madd_n0267_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<19> (mybutterworth20bit/Madd_n0267_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<20> (mybutterworth20bit/Madd_n0267_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<21> (mybutterworth20bit/Madd_n0267_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<22> (mybutterworth20bit/Madd_n0267_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<23> (mybutterworth20bit/Madd_n0267_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<24> (mybutterworth20bit/Madd_n0267_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<25> (mybutterworth20bit/Madd_n0267_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<26> (mybutterworth20bit/Madd_n0267_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<27> (mybutterworth20bit/Madd_n0267_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<28> (mybutterworth20bit/Madd_n0267_Madd_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<29> (mybutterworth20bit/Madd_n0267_Madd_cy<29>)
     XORCY:CI->O          20   0.206   1.285  mybutterworth20bit/Madd_n0267_Madd_xor<30> (mybutterworth20bit/n0267<37>)
     DSP48A1:C28->PCOUT47    1   3.149   0.000  mybutterworth20bit/Maddsub_a2mul2_im (mybutterworth20bit/Maddsub_a2mul2_im_PCOUT_to_Maddsub_n0287[30:0]_PCIN_47)
     DSP48A1:PCIN47->P14    2   2.645   0.725  mybutterworth20bit/Maddsub_n0287[30:0] (mybutterworth20bit/sub_temp_7<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum2_im[14]_INV_371_o1_INV_0 (mybutterworth20bit/a1sum2_im[14]_INV_371_o)
     DSP48A1:B0->P15       3   3.651   0.994  mybutterworth20bit/Madd_n02771 (mybutterworth20bit/n0277<15>)
     LUT3:I0->O            1   0.235   0.682  mybutterworth20bit/Madd_add_temp_7_Madd1 (mybutterworth20bit/Madd_add_temp_7_Madd1)
     LUT4:I3->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_lut<0>2 (mybutterworth20bit/Madd_add_temp_7_Madd_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_14 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_15 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_16 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>17)
     XORCY:CI->O           9   0.206   0.976  mybutterworth20bit/Madd_add_temp_7_Madd_xor<0>_17 (mybutterworth20bit/add_temp_7<18>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0321_lut<1> (mybutterworth20bit/Madd_n0321_lut<1>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0321_cy<1> (mybutterworth20bit/Madd_n0321_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<2> (mybutterworth20bit/Madd_n0321_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<3> (mybutterworth20bit/Madd_n0321_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<4> (mybutterworth20bit/Madd_n0321_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<5> (mybutterworth20bit/Madd_n0321_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<6> (mybutterworth20bit/Madd_n0321_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<7> (mybutterworth20bit/Madd_n0321_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<8> (mybutterworth20bit/Madd_n0321_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<9> (mybutterworth20bit/Madd_n0321_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<10> (mybutterworth20bit/Madd_n0321_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<11> (mybutterworth20bit/Madd_n0321_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<12> (mybutterworth20bit/Madd_n0321_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<13> (mybutterworth20bit/Madd_n0321_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<14> (mybutterworth20bit/Madd_n0321_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<15> (mybutterworth20bit/Madd_n0321_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<16> (mybutterworth20bit/Madd_n0321_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<17> (mybutterworth20bit/Madd_n0321_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<18> (mybutterworth20bit/Madd_n0321_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<19> (mybutterworth20bit/Madd_n0321_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<20> (mybutterworth20bit/Madd_n0321_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<21> (mybutterworth20bit/Madd_n0321_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<22> (mybutterworth20bit/Madd_n0321_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<23> (mybutterworth20bit/Madd_n0321_cy<23>)
     XORCY:CI->O           3   0.206   0.765  mybutterworth20bit/Madd_n0321_xor<24> (mybutterworth20bit/n0321<33>)
     DSP48A1:B15->M16     17   3.894   1.209  mybutterworth20bit/Mmult_mul_temp_5 (mybutterworth20bit/mul_temp_5<16>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0327_Madd_lut<2> (mybutterworth20bit/Madd_n0327_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<2> (mybutterworth20bit/Madd_n0327_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<3> (mybutterworth20bit/Madd_n0327_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<4> (mybutterworth20bit/Madd_n0327_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<5> (mybutterworth20bit/Madd_n0327_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<6> (mybutterworth20bit/Madd_n0327_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<7> (mybutterworth20bit/Madd_n0327_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<8> (mybutterworth20bit/Madd_n0327_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<9> (mybutterworth20bit/Madd_n0327_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<10> (mybutterworth20bit/Madd_n0327_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<11> (mybutterworth20bit/Madd_n0327_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<12> (mybutterworth20bit/Madd_n0327_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<13> (mybutterworth20bit/Madd_n0327_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<14> (mybutterworth20bit/Madd_n0327_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<15> (mybutterworth20bit/Madd_n0327_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<16> (mybutterworth20bit/Madd_n0327_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<17> (mybutterworth20bit/Madd_n0327_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<18> (mybutterworth20bit/Madd_n0327_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<19> (mybutterworth20bit/Madd_n0327_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<20> (mybutterworth20bit/Madd_n0327_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<21> (mybutterworth20bit/Madd_n0327_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<22> (mybutterworth20bit/Madd_n0327_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<23> (mybutterworth20bit/Madd_n0327_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<24> (mybutterworth20bit/Madd_n0327_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<25> (mybutterworth20bit/Madd_n0327_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<26> (mybutterworth20bit/Madd_n0327_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<27> (mybutterworth20bit/Madd_n0327_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<28> (mybutterworth20bit/Madd_n0327_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<29> (mybutterworth20bit/Madd_n0327_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<30> (mybutterworth20bit/Madd_n0327_Madd_cy<30>)
     XORCY:CI->O          19   0.206   1.260  mybutterworth20bit/Madd_n0327_Madd_xor<31> (mybutterworth20bit/n0327<38>)
     DSP48A1:C29->P14      2   3.141   0.725  mybutterworth20bit/Maddsub_n0339[30:0] (mybutterworth20bit/sub_temp_9<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum3_im[14]_INV_479_o1_INV_0 (mybutterworth20bit/a1sum3_im[14]_INV_479_o)
     DSP48A1:B0->P14       2   3.651   0.726  mybutterworth20bit/Madd_n03331 (mybutterworth20bit/n0333<14>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_9_Madd_lut<2> (mybutterworth20bit/Madd_add_temp_9_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_9_Madd_cy<2> (mybutterworth20bit/Madd_add_temp_9_Madd_cy<2>)
     XORCY:CI->O           2   0.206   0.726  mybutterworth20bit/Madd_add_temp_9_Madd_xor<3> (mybutterworth20bit/add_temp_9<14>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0359_lut<2> (mybutterworth20bit/Madd_n0359_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0359_cy<2> (mybutterworth20bit/Madd_n0359_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<3> (mybutterworth20bit/Madd_n0359_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<4> (mybutterworth20bit/Madd_n0359_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<5> (mybutterworth20bit/Madd_n0359_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<6> (mybutterworth20bit/Madd_n0359_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<7> (mybutterworth20bit/Madd_n0359_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<8> (mybutterworth20bit/Madd_n0359_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<9> (mybutterworth20bit/Madd_n0359_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<10> (mybutterworth20bit/Madd_n0359_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<11> (mybutterworth20bit/Madd_n0359_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<12> (mybutterworth20bit/Madd_n0359_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<13> (mybutterworth20bit/Madd_n0359_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<14> (mybutterworth20bit/Madd_n0359_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<15> (mybutterworth20bit/Madd_n0359_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<16> (mybutterworth20bit/Madd_n0359_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<17> (mybutterworth20bit/Madd_n0359_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<18> (mybutterworth20bit/Madd_n0359_cy<18>)
     XORCY:CI->O           1   0.206   0.000  mybutterworth20bit/Madd_n0359_xor<19> (mybutterworth20bit/n0359<30>)
     FDCE:D                    0.074          mybutterworth20bit/output_register_im_16
    ----------------------------------------
    Total                     75.275ns (52.375ns logic, 22.900ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 4.520ns (frequency: 221.239MHz)
  Total number of paths / destination ports: 4201 / 2869
-------------------------------------------------------------------------
Delay:               4.520ns (Levels of Logic = 2)
  Source:            inSigReadAddr_8 (FF)
  Destination:       inSigReadAddr_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: inSigReadAddr_8 to inSigReadAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.525   1.331  inSigReadAddr_8 (inSigReadAddr_8)
     LUT6:I0->O            1   0.254   0.790  _n0141_inv1 (_n0141_inv1)
     LUT3:I1->O           12   0.250   1.068  _n0141_inv3 (_n0141_inv)
     FDCE:CE                   0.302          inSigReadAddr_0
    ----------------------------------------
    Total                      4.520ns (1.331ns logic, 3.189ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 8.865ns (frequency: 112.803MHz)
  Total number of paths / destination ports: 20898 / 2492
-------------------------------------------------------------------------
Delay:               8.865ns (Levels of Logic = 9)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       okHI/delays[11].fdreout0 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to okHI/delays[11].fdreout0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             23   0.525   1.788  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'ep26:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_2_o81 (ti_addr[7]_ep_addr[7]_equal_2_o8)
     LUT6:I0->O           16   0.254   1.290  ti_addr[7]_ep_addr[7]_equal_2_o83 (ti_addr[7]_ep_addr[7]_equal_2_o)
     LUT2:I0->O            1   0.250   0.910  Mmux_ok2<15:0>161 (ok2<9>)
     end scope: 'ep26:ok2<9>'
     LUT3:I0->O            1   0.235   0.682  okWO/ok2_int<94>_SW0 (N18)
     LUT6:I5->O            1   0.254   0.958  okWO/ok2_int<94> (ok2<9>)
     begin scope: 'okHI/core0:ok2<9>'
     LUT4:I0->O            1   0.254   0.000  core0/Mmux_hi_dataout711 (okCH<12>)
     end scope: 'okHI/core0:okCH<12>'
     FDRE:D                    0.074          okHI/delays[9].fdreout0
    ----------------------------------------
    Total                      8.865ns (2.100ns logic, 6.765ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1039 / 249
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              6.770ns (Levels of Logic = 3)
  Source:            ep00/ep_dataout_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: ep00/ep_dataout_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           147   0.525   2.353  ep_dataout_0 (ep_dataout<0>)
     end scope: 'ep00:ep_dataout<0>'
     INV:I->O              2   0.255   0.725  led<0>1_INV_0 (led_0_OBUF)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.770ns (3.692ns logic, 3.078ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_clk_div/temp_clk'
  Total number of paths / destination ports: 360 / 324
-------------------------------------------------------------------------
Offset:              6.892ns (Levels of Logic = 3)
  Source:            mac_coef_blockram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       blockRamOutput<15> (PAD)
  Source Clock:      my_clk_div/temp_clk rising

  Data Path: mac_coef_blockram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to blockRamOutput<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1    1   2.100   0.790  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<1>)
     LUT3:I1->O            5   0.250   0.840  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71 (doutb<15>)
     end scope: 'mac_coef_blockram:doutb<15>'
     OBUF:I->O                 2.912          blockRamOutput_15_OBUF (blockRamOutput<15>)
    ----------------------------------------
    Total                      6.892ns (5.262ns logic, 1.630ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            inputSignal_blockram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       inputSignalBis<15> (PAD)
  Source Clock:      clk1 rising

  Data Path: inputSignal_blockram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to inputSignalBis<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB3    2   2.100   0.725  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (doutb<15>)
     end scope: 'inputSignal_blockram:doutb<15>'
     OBUF:I->O                 2.912          inputSignalBis_15_OBUF (inputSignalBis<15>)
    ----------------------------------------
    Total                      5.737ns (5.012ns logic, 0.725ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    4.520|         |         |         |
hi_in<0>           |    3.337|         |         |         |
my_clk_div/temp_clk|    1.280|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock coefReadAddr<10>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
my_clk_div/temp_clk|   68.376|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
hi_in<0>           |    8.865|         |         |         |
my_clk_div/temp_clk|    1.364|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_clk_div/temp_clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    3.252|         |         |         |
hi_in<0>           |    4.868|         |         |         |
my_clk_div/temp_clk|   75.275|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 29.15 secs
 
--> 


Total memory usage is 463312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   37 (   0 filtered)

