// Seed: 454043809
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    output wire id_6,
    input supply1 id_7,
    output uwire id_8,
    output supply0 id_9
);
endmodule
module module_1 (
    inout  wand  id_0,
    output tri0  id_1,
    output wand  id_2,
    output tri   id_3,
    inout  wire  id_4,
    output uwire id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  wire id_7;
  always @(posedge 1) begin : LABEL_0
    $unsigned(25);
    ;
  end
  module_2 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_3,
      id_4,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_4,
      id_7,
      id_7,
      id_7,
      id_3,
      id_7,
      id_3,
      id_6
  );
endmodule
