// Seed: 3525131339
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  initial begin
    if (1) id_1 = id_3;
  end
endmodule
