Netlist_File: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net Netlist_ID: SHA256:e92c73c361d671a4ee71ef9f2b199cac8f41146ef70fc422e02c134a00303b0d
Array size: 64 x 46 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$abc$709$new_new_n17__	51	43	0	0	#0
$auto$rs_design_edit.cc:492:handle_dangling_outs$754	49	43	0	0	#1
out:data_in[3]	51	44	64	0	#2
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$754	49	44	71	0	#3
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$755	49	44	70	0	#4
out:$auto$rs_design_edit.cc:492:handle_dangling_outs$756	49	44	69	0	#5
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$751	49	44	68	0	#6
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$752	49	44	67	0	#7
out:$auto$rs_design_edit.cc:615:add_wire_btw_prims$753	49	44	66	0	#8
out:data_in[0]	51	44	67	0	#9
out:data_in[1]	51	44	66	0	#10
out:data_in[2]	51	44	65	0	#11
out:output_enable	51	44	63	0	#12
out:$auto$rs_design_edit.cc:879:execute$738	49	44	65	0	#13
out:$auto$rs_design_edit.cc:879:execute$739	49	44	64	0	#14
out:$auto$rs_design_edit.cc:879:execute$740	49	44	63	0	#15
out:$auto$rs_design_edit.cc:879:execute$741	49	44	62	0	#16
out:$auto$rs_design_edit.cc:879:execute$742	49	44	61	0	#17
out:$auto$rs_design_edit.cc:879:execute$743	49	44	60	0	#18
out:$auto$rs_design_edit.cc:879:execute$744	49	44	59	0	#19
out:$auto$rs_design_edit.cc:879:execute$745	49	44	58	0	#20
out:$auto$rs_design_edit.cc:879:execute$746	49	44	57	0	#21
out:$auto$rs_design_edit.cc:879:execute$747	49	44	56	0	#22
out:$auto$rs_design_edit.cc:879:execute$748	51	44	71	0	#23
out:$auto$rs_design_edit.cc:879:execute$749	51	44	70	0	#24
out:$auto$rs_design_edit.cc:879:execute$750	51	44	69	0	#25
$auto$clkbufmap.cc:339:execute$717	51	44	23	0	#26
$iopadmap$channel_bond_sync_in	51	44	22	0	#27
$iopadmap$i1[0]	51	44	21	0	#28
$iopadmap$i1[1]	51	44	20	0	#29
$iopadmap$i1[2]	48	44	23	0	#30
$iopadmap$i1[3]	48	44	22	0	#31
$iopadmap$i2[0]	48	44	21	0	#32
$iopadmap$i2[1]	48	44	20	0	#33
$iopadmap$i2[2]	48	44	19	0	#34
$iopadmap$i2[3]	48	44	18	0	#35
$iopadmap$load_word	48	44	17	0	#36
$iopadmap$pll_clk	48	44	16	0	#37
$iopadmap$reset	48	44	15	0	#38
