// Seed: 543626037
module module_0 ();
  wire id_1;
endmodule
module module_1;
  logic id_1;
  ;
  logic id_2;
  ;
  wire id_3 = id_1;
  module_0 modCall_1 ();
  assign id_1 = -1'b0;
endmodule
module module_2 #(
    parameter id_5 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5[-1 : id_5],
    id_6
);
  output wire id_6;
  inout logic [7:0] _id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  output tri0 id_1;
  assign (highz1, strong0) id_3 = id_5;
  always @(posedge -1 & (-1) or posedge id_5) id_4[-1] <= id_2.id_2(-1'b0, id_3);
  assign id_1#(1) = 1;
endmodule
