INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/synth/timing/xsim/FSM_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_decoder
INFO: [VRFC 10-311] analyzing module EDGEDTCTR
INFO: [VRFC 10-311] analyzing module EDGEDTCTR_0
INFO: [VRFC 10-311] analyzing module EDGEDTCTR_2
INFO: [VRFC 10-311] analyzing module EDGEDTCTR_4
INFO: [VRFC 10-311] analyzing module EDGEDTCTR_6
INFO: [VRFC 10-311] analyzing module SYNCHRNZR
INFO: [VRFC 10-311] analyzing module SYNCHRNZR_1
INFO: [VRFC 10-311] analyzing module SYNCHRNZR_3
INFO: [VRFC 10-311] analyzing module SYNCHRNZR_5
INFO: [VRFC 10-311] analyzing module SYNCHRNZR_7
INFO: [VRFC 10-311] analyzing module display_exit
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_tb'
