\BOOKMARK [0][-]{chapter.0.1}{Allgemeine Einf\374hrung}{}% 1
\BOOKMARK [1][-]{section.0.1.1}{Qualifikationsziele}{chapter.0.1}% 2
\BOOKMARK [1][-]{section.0.1.2}{Literatur}{chapter.0.1}% 3
\BOOKMARK [-1][-]{part.1}{VLSI-Systementwurf}{}% 4
\BOOKMARK [0][-]{chapter.1.1}{Einf\374hrung}{part.1}% 5
\BOOKMARK [1][-]{section.1.1.1}{Themenschwerpunkte}{chapter.1.1}% 6
\BOOKMARK [1][-]{section.1.1.2}{Inhalte der Lehrveranstaltung}{chapter.1.1}% 7
\BOOKMARK [2][-]{subsection.1.1.2.1}{Inhalte der Vorlesung}{section.1.1.2}% 8
\BOOKMARK [2][-]{subsection.1.1.2.2}{Inhalte des Praktikums}{section.1.1.2}% 9
\BOOKMARK [1][-]{section.1.1.3}{Klassifikation von ICs}{chapter.1.1}% 10
\BOOKMARK [2][-]{subsection.1.1.3.1}{Zwei Sichten}{section.1.1.3}% 11
\BOOKMARK [2][-]{subsection.1.1.3.2}{Anwenderprogrammierbare IC}{section.1.1.3}% 12
\BOOKMARK [2][-]{subsection.1.1.3.3}{Hardwareprogrammierung}{section.1.1.3}% 13
\BOOKMARK [2][-]{subsection.1.1.3.4}{Programmiertechnologien}{section.1.1.3}% 14
\BOOKMARK [2][-]{subsection.1.1.3.5}{Klassifikation Anwenderprogrammierbare IC}{section.1.1.3}% 15
\BOOKMARK [0][-]{chapter.1.2}{Schaltkreisentwurf}{part.1}% 16
\BOOKMARK [1][-]{section.1.2.1}{Abstraktionsebenen und Sichten}{chapter.1.2}% 17
\BOOKMARK [2][-]{subsection.1.2.1.1}{Abstraktionsebenen}{section.1.2.1}% 18
\BOOKMARK [2][-]{subsection.1.2.1.2}{Sichten}{section.1.2.1}% 19
\BOOKMARK [2][-]{subsection.1.2.1.3}{Y-Diagramm nach Gajski}{section.1.2.1}% 20
\BOOKMARK [1][-]{section.1.2.2}{Entwurfsablauf}{chapter.1.2}% 21
\BOOKMARK [1][-]{section.1.2.3}{Entwurfsstile}{chapter.1.2}% 22
\BOOKMARK [2][-]{subsection.1.2.3.1}{Full-Custom Entwurf}{section.1.2.3}% 23
\BOOKMARK [2][-]{subsection.1.2.3.2}{Standardzellenentwurf}{section.1.2.3}% 24
\BOOKMARK [2][-]{subsection.1.2.3.3}{Maskenprogrammierbare Gate Arrays}{section.1.2.3}% 25
\BOOKMARK [2][-]{subsection.1.2.3.4}{Anwenderprogrammierbare IC}{section.1.2.3}% 26
\BOOKMARK [1][-]{section.1.2.4}{Entwurfswerkzeuge}{chapter.1.2}% 27
\BOOKMARK [0][-]{chapter.1.3}{Automaten}{part.1}% 28
\BOOKMARK [1][-]{section.1.3.1}{Automatendarstellung}{chapter.1.3}% 29
\BOOKMARK [2][-]{subsection.1.3.1.1}{Betrachtungsweisen}{section.1.3.1}% 30
\BOOKMARK [2][-]{subsection.1.3.1.2}{Automatengraphen}{section.1.3.1}% 31
\BOOKMARK [2][-]{subsection.1.3.1.3}{SM-Charts}{section.1.3.1}% 32
\BOOKMARK [2][-]{subsection.1.3.1.4}{GRAFCET \046 SFC}{section.1.3.1}% 33
\BOOKMARK [1][-]{section.1.3.2}{Automatenkopplung}{chapter.1.3}% 34
\BOOKMARK [2][-]{subsection.1.3.2.1}{Synchrone Kopplung}{section.1.3.2}% 35
\BOOKMARK [2][-]{subsection.1.3.2.2}{Asynchrone Kopplung}{section.1.3.2}% 36
\BOOKMARK [1][-]{section.1.3.3}{Initialisierung}{chapter.1.3}% 37
\BOOKMARK [2][-]{subsection.1.3.3.1}{Reset vs. Power-Up}{section.1.3.3}% 38
\BOOKMARK [2][-]{subsection.1.3.3.2}{Synchrones Reset}{section.1.3.3}% 39
\BOOKMARK [0][-]{chapter.1.4}{Hardwarebeschreibungssprachen - Hardware Description Language \(HDL\)}{part.1}% 40
\BOOKMARK [1][-]{section.1.4.1}{Allgemein}{chapter.1.4}% 41
\BOOKMARK [1][-]{section.1.4.2}{VHDL}{chapter.1.4}% 42
\BOOKMARK [1][-]{section.1.4.3}{Verilog}{chapter.1.4}% 43
\BOOKMARK [0][-]{chapter.1.5}{Field-programmable Gate-Array \(FPGA\)}{part.1}% 44
\BOOKMARK [1][-]{section.1.5.1}{Architektur}{chapter.1.5}% 45
\BOOKMARK [1][-]{section.1.5.2}{Funktionsbl\366cke}{chapter.1.5}% 46
\BOOKMARK [1][-]{section.1.5.3}{I/O-Zellen}{chapter.1.5}% 47
\BOOKMARK [1][-]{section.1.5.4}{Verdrahtung}{chapter.1.5}% 48
\BOOKMARK [2][-]{subsection.1.5.4.1}{Topologie}{section.1.5.4}% 49
\BOOKMARK [2][-]{subsection.1.5.4.2}{Technologie}{section.1.5.4}% 50
\BOOKMARK [1][-]{section.1.5.5}{Speicherelemente}{chapter.1.5}% 51
\BOOKMARK [2][-]{subsection.1.5.5.1}{LUT-RAM}{section.1.5.5}% 52
\BOOKMARK [2][-]{subsection.1.5.5.2}{Block-RAM}{section.1.5.5}% 53
\BOOKMARK [1][-]{section.1.5.6}{IP-Cores}{chapter.1.5}% 54
\BOOKMARK [1][-]{section.1.5.7}{Konfigurierbarkeit}{chapter.1.5}% 55
\BOOKMARK [1][-]{section.1.5.8}{Konfigurationsmodi}{chapter.1.5}% 56
\BOOKMARK [0][-]{chapter.1.6}{Modellierung}{part.1}% 57
\BOOKMARK [0][-]{chapter.1.7}{Simulation}{part.1}% 58
\BOOKMARK [0][-]{chapter.1.8}{Zeitverhalten}{part.1}% 59
\BOOKMARK [0][-]{chapter.1.9}{Test}{part.1}% 60
\BOOKMARK [0][-]{chapter.1.10}{Hochgeschwindigkeit}{part.1}% 61
\BOOKMARK [0][-]{chapter.1.11}{Verlustleistung}{part.1}% 62
\BOOKMARK [-1][-]{part.2}{Entwurf eingebetteter Systeme}{}% 63
\BOOKMARK [-1][-]{part.3}{Parallelverarbeitung}{}% 64
\BOOKMARK [-1][-]{part.4}{Appendix}{}% 65
\BOOKMARK [0][-]{chapter.4.1}{VLSI-Systementwurf Praktikum}{part.4}% 66
\BOOKMARK [1][-]{section.4.1.1}{Kurze Beschreibung des Terasic DE0 Board}{chapter.4.1}% 67
\BOOKMARK [1][-]{section.4.1.2}{Aufgabe 1 - Bin\344r-Dekoder}{chapter.4.1}% 68
\BOOKMARK [2][-]{subsection.4.1.2.1}{Entwurf}{section.4.1.2}% 69
\BOOKMARK [2][-]{subsection.4.1.2.2}{Auswertung}{section.4.1.2}% 70
\BOOKMARK [1][-]{section.4.1.3}{Aufgabe 2 - Hamming-Distanz}{chapter.4.1}% 71
\BOOKMARK [2][-]{subsection.4.1.3.1}{Entwurf}{section.4.1.3}% 72
\BOOKMARK [2][-]{subsection.4.1.3.2}{Auswertung}{section.4.1.3}% 73
\BOOKMARK [1][-]{section.4.1.4}{Aufgabe 3 - Modulo-n-Z\344hler}{chapter.4.1}% 74
\BOOKMARK [2][-]{subsection.4.1.4.1}{Entwurf}{section.4.1.4}% 75
\BOOKMARK [2][-]{subsection.4.1.4.2}{Auswertung}{section.4.1.4}% 76
\BOOKMARK [1][-]{section.4.1.5}{Aufgabe 4 - Entprell-Automat}{chapter.4.1}% 77
\BOOKMARK [2][-]{subsection.4.1.5.1}{Entwurf}{section.4.1.5}% 78
\BOOKMARK [2][-]{subsection.4.1.5.2}{Auswertung}{section.4.1.5}% 79
\BOOKMARK [1][-]{section.4.1.6}{Aufgabe 5 - HALLO-Anzeige}{chapter.4.1}% 80
\BOOKMARK [2][-]{subsection.4.1.6.1}{Entwurf}{section.4.1.6}% 81
\BOOKMARK [2][-]{subsection.4.1.6.2}{Auswertung}{section.4.1.6}% 82
\BOOKMARK [1][-]{section.4.1.7}{Aufgabe 6 - Stoppuhr}{chapter.4.1}% 83
\BOOKMARK [2][-]{subsection.4.1.7.1}{Entwurf}{section.4.1.7}% 84
\BOOKMARK [2][-]{subsection.4.1.7.2}{Auswertung}{section.4.1.7}% 85
\BOOKMARK [1][-]{section.4.1.8}{Anhang}{chapter.4.1}% 86
\BOOKMARK [2][-]{subsection.4.1.8.1}{01-Aufgabe Code}{section.4.1.8}% 87
\BOOKMARK [2][-]{subsection.4.1.8.2}{02-Aufgabe Code}{section.4.1.8}% 88
\BOOKMARK [2][-]{subsection.4.1.8.3}{03-Aufgabe Code}{section.4.1.8}% 89
\BOOKMARK [2][-]{subsection.4.1.8.4}{04-Aufgabe Code}{section.4.1.8}% 90
\BOOKMARK [2][-]{subsection.4.1.8.5}{05-Aufgabe Code}{section.4.1.8}% 91
\BOOKMARK [2][-]{subsection.4.1.8.6}{06-Aufgabe Code}{section.4.1.8}% 92
\BOOKMARK [0][-]{chapter.4.2}{Entwurf eingebetteter Systeme: Schaltkreisvalidation}{part.4}% 93
\BOOKMARK [1][-]{section.4.2.1}{Programm}{chapter.4.2}% 94
\BOOKMARK [2][-]{subsection.4.2.1.1}{Entwurf}{section.4.2.1}% 95
\BOOKMARK [2][-]{subsection.4.2.1.2}{\304quivalenzpr\374fung duch Simulation}{section.4.2.1}% 96
\BOOKMARK [2][-]{subsection.4.2.1.3}{\304quivalenzpr\374fung durch SAT-Solver}{section.4.2.1}% 97
\BOOKMARK [1][-]{section.4.2.2}{Versuche}{chapter.4.2}% 98
\BOOKMARK [2][-]{subsection.4.2.2.1}{1. Versuch}{section.4.2.2}% 99
\BOOKMARK [2][-]{subsection.4.2.2.2}{2. Versuch}{section.4.2.2}% 100
\BOOKMARK [2][-]{subsection.4.2.2.3}{3. Versuch}{section.4.2.2}% 101
\BOOKMARK [2][-]{subsection.4.2.2.4}{4. Versuch}{section.4.2.2}% 102
\BOOKMARK [2][-]{subsection.4.2.2.5}{5. Versuch}{section.4.2.2}% 103
\BOOKMARK [2][-]{subsection.4.2.2.6}{6. Versuch}{section.4.2.2}% 104
\BOOKMARK [1][-]{section.4.2.3}{Anhang}{chapter.4.2}% 105
\BOOKMARK [2][-]{subsection.4.2.3.1}{Circuit}{section.4.2.3}% 106
\BOOKMARK [2][-]{subsection.4.2.3.2}{Simulator}{section.4.2.3}% 107
\BOOKMARK [2][-]{subsection.4.2.3.3}{Solver}{section.4.2.3}% 108
\BOOKMARK [2][-]{subsection.4.2.3.4}{Parsers}{section.4.2.3}% 109
\BOOKMARK [2][-]{subsection.4.2.3.5}{Parser}{section.4.2.3}% 110
\BOOKMARK [2][-]{subsection.4.2.3.6}{BENCH}{section.4.2.3}% 111
\BOOKMARK [2][-]{subsection.4.2.3.7}{Gates}{section.4.2.3}% 112
\BOOKMARK [2][-]{subsection.4.2.3.8}{Gate}{section.4.2.3}% 113
\BOOKMARK [2][-]{subsection.4.2.3.9}{Input}{section.4.2.3}% 114
\BOOKMARK [2][-]{subsection.4.2.3.10}{DFF}{section.4.2.3}% 115
\BOOKMARK [2][-]{subsection.4.2.3.11}{Output}{section.4.2.3}% 116
