Classic Timing Analyzer report for Arbiter
Thu Nov 15 00:13:23 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.939 ns                         ; ArbiterDevice:inst|inst30                                                                                  ; grant1                                                                                                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 60.38 MHz ( period = 16.562 ns ) ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; clk        ; clk      ; 140          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                            ;                                                                                                            ;            ;          ; 140          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 60.45 MHz ( period = 16.542 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 60.45 MHz ( period = 16.542 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.842 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.236 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.236 ns )                    ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; SlaveDevice:inst14|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_17j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 65.67 MHz ( period = 15.228 ns )                    ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.341 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.328 ns                ;
; N/A                                     ; 70.00 MHz ( period = 14.286 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.273 ns                ;
; N/A                                     ; 71.36 MHz ( period = 14.013 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 71.64 MHz ( period = 13.958 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.945 ns                ;
; N/A                                     ; 72.17 MHz ( period = 13.856 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.843 ns                ;
; N/A                                     ; 72.34 MHz ( period = 13.823 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.789 ns                ;
; N/A                                     ; 72.46 MHz ( period = 13.801 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.788 ns                ;
; N/A                                     ; 72.63 MHz ( period = 13.768 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 72.68 MHz ( period = 13.758 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.745 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 72.98 MHz ( period = 13.703 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.690 ns                ;
; N/A                                     ; 73.02 MHz ( period = 13.695 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.667 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 73.37 MHz ( period = 13.630 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 73.46 MHz ( period = 13.612 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.473 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.995 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.445 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 74.53 MHz ( period = 13.418 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 74.58 MHz ( period = 13.408 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.930 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 74.69 MHz ( period = 13.389 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.911 ns                ;
; N/A                                     ; 74.88 MHz ( period = 13.355 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 74.89 MHz ( period = 13.353 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.875 ns                ;
; N/A                                     ; 74.93 MHz ( period = 13.345 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 74.96 MHz ( period = 13.340 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.862 ns                ;
; N/A                                     ; 75.00 MHz ( period = 13.334 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.319 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.841 ns                ;
; N/A                                     ; 75.09 MHz ( period = 13.317 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.304 ns                ;
; N/A                                     ; 75.18 MHz ( period = 13.302 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.269 ns                ;
; N/A                                     ; 75.27 MHz ( period = 13.285 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 75.35 MHz ( period = 13.272 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.794 ns                ;
; N/A                                     ; 75.39 MHz ( period = 13.264 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.786 ns                ;
; N/A                                     ; 75.65 MHz ( period = 13.219 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.206 ns                ;
; N/A                                     ; 75.66 MHz ( period = 13.217 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 75.69 MHz ( period = 13.211 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.145 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.079 ns                ;
; N/A                                     ; 76.65 MHz ( period = 13.047 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 76.69 MHz ( period = 13.039 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 77.32 MHz ( period = 12.934 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.456 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.871 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 77.71 MHz ( period = 12.869 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 77.75 MHz ( period = 12.861 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 78.12 MHz ( period = 12.801 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.789 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 78.25 MHz ( period = 12.780 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.762 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 78.54 MHz ( period = 12.733 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 78.75 MHz ( period = 12.699 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.201 ns                ;
; N/A                                     ; 78.76 MHz ( period = 12.697 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.199 ns                ;
; N/A                                     ; 78.81 MHz ( period = 12.689 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 78.88 MHz ( period = 12.678 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 79.18 MHz ( period = 12.629 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.131 ns                ;
; N/A                                     ; 79.31 MHz ( period = 12.608 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 79.61 MHz ( period = 12.561 ns )                    ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 91.68 MHz ( period = 10.908 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 93.79 MHz ( period = 10.662 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 94.82 MHz ( period = 10.546 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; 95.22 MHz ( period = 10.502 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 5.031 ns                ;
; N/A                                     ; 96.82 MHz ( period = 10.328 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 97.50 MHz ( period = 10.256 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.382 ns                ;
; N/A                                     ; 98.43 MHz ( period = 10.160 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 98.50 MHz ( period = 10.152 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 99.19 MHz ( period = 10.082 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 100.90 MHz ( period = 9.911 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 101.19 MHz ( period = 9.882 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.936 ns                ;
; N/A                                     ; 101.65 MHz ( period = 9.838 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; 102.15 MHz ( period = 9.790 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.081 ns                ;
; N/A                                     ; 102.17 MHz ( period = 9.788 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 102.19 MHz ( period = 9.786 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 102.61 MHz ( period = 9.746 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.652 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 102.82 MHz ( period = 9.726 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 102.94 MHz ( period = 9.714 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 103.46 MHz ( period = 9.666 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; 103.48 MHz ( period = 9.664 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.335 ns               ;
; N/A                                     ; 104.19 MHz ( period = 9.598 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 104.35 MHz ( period = 9.583 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.280 ns               ;
; N/A                                     ; 104.36 MHz ( period = 9.582 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 104.47 MHz ( period = 9.572 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 104.89 MHz ( period = 9.534 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 4.049 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 105.62 MHz ( period = 9.468 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 105.71 MHz ( period = 9.460 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; 105.71 MHz ( period = 9.460 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 105.82 MHz ( period = 9.450 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 105.88 MHz ( period = 9.445 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 106.11 MHz ( period = 9.424 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 106.16 MHz ( period = 9.420 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 106.34 MHz ( period = 9.404 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.481 ns                ;
; N/A                                     ; 106.50 MHz ( period = 9.390 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 106.59 MHz ( period = 9.382 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 106.61 MHz ( period = 9.380 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 106.70 MHz ( period = 9.372 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 106.78 MHz ( period = 9.365 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.062 ns               ;
; N/A                                     ; 107.11 MHz ( period = 9.336 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.995 ns                ;
; N/A                                     ; 107.61 MHz ( period = 9.293 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst33                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 108.18 MHz ( period = 9.244 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.940 ns                ;
; N/A                                     ; 108.25 MHz ( period = 9.238 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.404 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 108.81 MHz ( period = 9.190 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst32                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 109.90 MHz ( period = 9.099 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.796 ns                ;
; N/A                                     ; 110.06 MHz ( period = 9.086 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.197 ns                ;
; N/A                                     ; 110.47 MHz ( period = 9.052 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; 110.50 MHz ( period = 9.050 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; 110.64 MHz ( period = 9.038 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.173 ns                ;
; N/A                                     ; 111.19 MHz ( period = 8.994 ns )                    ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.029 ns                ;
; N/A                                     ; 111.26 MHz ( period = 8.988 ns )                    ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 111.63 MHz ( period = 8.958 ns )                    ; MasterDevice:inst8|inst6                                                                                   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 112.02 MHz ( period = 8.927 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 112.28 MHz ( period = 8.906 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.603 ns                ;
; N/A                                     ; 112.60 MHz ( period = 8.881 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.578 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 113.56 MHz ( period = 8.806 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; MasterDevice:inst7|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 114.03 MHz ( period = 8.770 ns )                    ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 114.17 MHz ( period = 8.759 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 114.23 MHz ( period = 8.754 ns )                    ; MasterDevice:inst6|inst6                                                                                   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 114.31 MHz ( period = 8.748 ns )                    ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 114.50 MHz ( period = 8.734 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 114.82 MHz ( period = 8.709 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst30                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 114.88 MHz ( period = 8.705 ns )                    ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst31                                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 115.18 MHz ( period = 8.682 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 115.37 MHz ( period = 8.668 ns )                    ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]  ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]  ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 116.17 MHz ( period = 8.608 ns )                    ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst14|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 116.31 MHz ( period = 8.598 ns )                    ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]  ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; MasterDevice:inst9|inst6                                                                                   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 3.591 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[0] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; SlaveDevice:inst10|inst6                                                                                   ; SlaveDevice:inst10|inst6                                                                                   ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] ; ArbiterDevice:inst|lpm_counter3:inst11|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; SlaveDevice:inst11|inst6                                                                                   ; SlaveDevice:inst11|inst6                                                                                   ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst30                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst33                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst32                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; SlaveDevice:inst12|inst6                                                                                   ; SlaveDevice:inst12|inst6                                                                                   ; clk        ; clk      ; None                       ; None                       ; 1.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; ArbiterDevice:inst|inst42                                                                                  ; ArbiterDevice:inst|inst42                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]   ; ArbiterDevice:inst|inst31                                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; SlaveDevice:inst13|inst6                                                                                   ; SlaveDevice:inst13|inst6                                                                                   ; clk        ; clk      ; None                       ; None                       ; 1.234 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                      ; To            ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 9.939 ns   ; ArbiterDevice:inst|inst30                                                                                 ; grant1        ; clk        ;
; N/A   ; None         ; 9.547 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 9.515 ns   ; ArbiterDevice:inst|inst31                                                                                 ; grant2        ; clk        ;
; N/A   ; None         ; 9.461 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 9.368 ns   ; ArbiterDevice:inst|inst33                                                                                 ; grant4        ; clk        ;
; N/A   ; None         ; 9.366 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 9.344 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 9.273 ns   ; ArbiterDevice:inst|inst32                                                                                 ; grant3        ; clk        ;
; N/A   ; None         ; 9.257 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 9.249 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 9.188 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 9.173 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 9.153 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 8.988 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.970 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.884 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.833 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.795 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 8.784 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.776 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.759 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.744 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.710 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.695 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.653 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 8.629 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.619 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.598 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.592 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.587 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.551 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.441 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 8.440 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.426 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.424 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.415 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.381 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.345 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.321 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 8.305 ns   ; MasterDevice:inst9|inst6                                                                                  ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 8.269 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.255 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.188 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 8.187 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.183 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 8.169 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 8.167 ns   ; MasterDevice:inst8|inst6                                                                                  ; bus_request3  ; clk        ;
; N/A   ; None         ; 8.167 ns   ; MasterDevice:inst7|inst6                                                                                  ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 8.139 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 8.117 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 8.101 ns   ; MasterDevice:inst8|inst6                                                                                  ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 8.080 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 8.077 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[1]   ; clk        ;
; N/A   ; None         ; 8.064 ns   ; MasterDevice:inst6|inst6                                                                                  ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 7.966 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[2]   ; clk        ;
; N/A   ; None         ; 7.849 ns   ; MasterDevice:inst7|inst6                                                                                  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.814 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 7.801 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.797 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.775 ns   ; MasterDevice:inst6|inst6                                                                                  ; bus_request1  ; clk        ;
; N/A   ; None         ; 7.757 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 7.741 ns   ; MasterDevice:inst9|inst6                                                                                  ; bus_request4  ; clk        ;
; N/A   ; None         ; 7.741 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 7.627 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 7.611 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 7.576 ns   ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.472 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[0]   ; clk        ;
; N/A   ; None         ; 7.437 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.383 ns   ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.374 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.358 ns   ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.290 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.289 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 7.285 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[4]   ; clk        ;
; N/A   ; None         ; 7.273 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 7.269 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2] ; data_bus[3]   ; clk        ;
; N/A   ; None         ; 7.269 ns   ; MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.245 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.238 ns   ; MasterDevice:inst8|inst6                                                                                  ; bus_taken[2]  ; clk        ;
; N/A   ; None         ; 7.236 ns   ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.225 ns   ; MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.208 ns   ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; bus_request3  ; clk        ;
; N/A   ; None         ; 7.182 ns   ; MasterDevice:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; bus_request2  ; clk        ;
; N/A   ; None         ; 7.180 ns   ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; bus_request3  ; clk        ;
; N/A   ; None         ; 7.150 ns   ; MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.079 ns   ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; bus_request3  ; clk        ;
; N/A   ; None         ; 7.075 ns   ; MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1] ; data_bus[5]   ; clk        ;
; N/A   ; None         ; 7.073 ns   ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; bus_request3  ; clk        ;
; N/A   ; None         ; 7.049 ns   ; MasterDevice:inst9|inst6                                                                                  ; bus_taken[3]  ; clk        ;
; N/A   ; None         ; 7.039 ns   ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; bus_request1  ; clk        ;
; N/A   ; None         ; 6.998 ns   ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; bus_request1  ; clk        ;
; N/A   ; None         ; 6.930 ns   ; MasterDevice:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; bus_request3  ; clk        ;
; N/A   ; None         ; 6.915 ns   ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; bus_request1  ; clk        ;
; N/A   ; None         ; 6.879 ns   ; MasterDevice:inst7|inst6                                                                                  ; bus_taken[1]  ; clk        ;
; N/A   ; None         ; 6.858 ns   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; slave_out1[2] ; clk        ;
; N/A   ; None         ; 6.756 ns   ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; bus_request1  ; clk        ;
; N/A   ; None         ; 6.750 ns   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; slave_out5[3] ; clk        ;
; N/A   ; None         ; 6.645 ns   ; MasterDevice:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; bus_request1  ; clk        ;
; N/A   ; None         ; 6.540 ns   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; slave_out3[0] ; clk        ;
; N/A   ; None         ; 6.477 ns   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; slave_out4[3] ; clk        ;
; N/A   ; None         ; 6.356 ns   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; slave_out3[4] ; clk        ;
; N/A   ; None         ; 6.303 ns   ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; bus_request4  ; clk        ;
; N/A   ; None         ; 6.302 ns   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; slave_out5[2] ; clk        ;
; N/A   ; None         ; 6.278 ns   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; slave_out3[3] ; clk        ;
; N/A   ; None         ; 6.273 ns   ; MasterDevice:inst6|inst6                                                                                  ; bus_taken[0]  ; clk        ;
; N/A   ; None         ; 6.225 ns   ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; bus_request4  ; clk        ;
; N/A   ; None         ; 6.212 ns   ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; bus_request4  ; clk        ;
; N/A   ; None         ; 6.197 ns   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; slave_out5[0] ; clk        ;
; N/A   ; None         ; 6.131 ns   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; slave_out5[4] ; clk        ;
; N/A   ; None         ; 6.083 ns   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; slave_out1[3] ; clk        ;
; N/A   ; None         ; 6.063 ns   ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; bus_request4  ; clk        ;
; N/A   ; None         ; 6.022 ns   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; slave_out4[4] ; clk        ;
; N/A   ; None         ; 6.018 ns   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; slave_out1[1] ; clk        ;
; N/A   ; None         ; 5.967 ns   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; slave_out2[4] ; clk        ;
; N/A   ; None         ; 5.955 ns   ; MasterDevice:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; bus_request4  ; clk        ;
; N/A   ; None         ; 5.943 ns   ; SlaveDevice:inst14|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; slave_out5[1] ; clk        ;
; N/A   ; None         ; 5.907 ns   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; slave_out2[2] ; clk        ;
; N/A   ; None         ; 5.898 ns   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; slave_out4[2] ; clk        ;
; N/A   ; None         ; 5.820 ns   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                         ; slave_out3[2] ; clk        ;
; N/A   ; None         ; 5.813 ns   ; SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; slave_out3[1] ; clk        ;
; N/A   ; None         ; 5.799 ns   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                         ; slave_out2[3] ; clk        ;
; N/A   ; None         ; 5.786 ns   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; slave_out4[1] ; clk        ;
; N/A   ; None         ; 5.767 ns   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                         ; slave_out2[1] ; clk        ;
; N/A   ; None         ; 5.743 ns   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                         ; slave_out1[4] ; clk        ;
; N/A   ; None         ; 5.715 ns   ; SlaveDevice:inst11|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; slave_out2[0] ; clk        ;
; N/A   ; None         ; 5.715 ns   ; SlaveDevice:inst10|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; slave_out1[0] ; clk        ;
; N/A   ; None         ; 5.494 ns   ; SlaveDevice:inst13|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                         ; slave_out4[0] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 15 00:13:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Arbiter -c Arbiter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst2[5]~6" as buffer
    Info: Detected gated clock "MasterDevice:inst7|inst19[5]~0" as buffer
    Info: Detected gated clock "MasterDevice:inst8|inst19[5]~0" as buffer
    Info: Detected gated clock "inst2[5]~7" as buffer
    Info: Detected gated clock "MasterDevice:inst9|inst17~0" as buffer
    Info: Detected gated clock "inst2[2]~8" as buffer
    Info: Detected gated clock "MasterDevice:inst9|inst19[5]~0" as buffer
    Info: Detected gated clock "inst2[5]~9" as buffer
    Info: Detected ripple clock "MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "MasterDevice:inst8|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "MasterDevice:inst6|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "MasterDevice:inst9|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "MasterDevice:inst7|lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ArbiterDevice:inst|inst32" as buffer
    Info: Detected ripple clock "ArbiterDevice:inst|inst33" as buffer
    Info: Detected ripple clock "ArbiterDevice:inst|inst31" as buffer
    Info: Detected gated clock "MasterDevice:inst8|inst12" as buffer
    Info: Detected gated clock "MasterDevice:inst6|inst12" as buffer
    Info: Detected gated clock "MasterDevice:inst9|inst12" as buffer
    Info: Detected gated clock "MasterDevice:inst7|inst12" as buffer
    Info: Detected ripple clock "MasterDevice:inst8|inst6" as buffer
    Info: Detected ripple clock "MasterDevice:inst6|inst6" as buffer
    Info: Detected ripple clock "MasterDevice:inst9|inst6" as buffer
    Info: Detected ripple clock "MasterDevice:inst7|inst6" as buffer
    Info: Detected gated clock "ArbiterDevice:inst|inst" as buffer
    Info: Detected gated clock "ArbiterDevice:inst|inst5" as buffer
    Info: Detected ripple clock "ArbiterDevice:inst|inst30" as buffer
Info: Clock "clk" has Internal fmax of 60.38 MHz between source register "SlaveDevice:inst12|inst6" and destination register "SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]" (period= 16.562 ns)
    Info: + Longest register to register delay is 1.874 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 3; REG Node = 'SlaveDevice:inst12|inst6'
        Info: 2: + IC(0.346 ns) + CELL(0.272 ns) = 0.618 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 5; COMB Node = 'SlaveDevice:inst12|inst17'
        Info: 3: + IC(0.510 ns) + CELL(0.746 ns) = 1.874 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.018 ns ( 54.32 % )
        Info: Total interconnect delay = 0.856 ns ( 45.68 % )
    Info: - Smallest clock skew is -6.223 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'SlaveDevice:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: - Longest clock path from clock "clk" to source register is 8.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(1.195 ns) + CELL(0.228 ns) = 2.277 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'MasterDevice:inst7|inst12'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.205 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 13; REG Node = 'MasterDevice:inst7|inst6'
            Info: 4: + IC(0.628 ns) + CELL(0.366 ns) = 4.199 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'ArbiterDevice:inst|inst'
            Info: 5: + IC(0.278 ns) + CELL(0.346 ns) = 4.823 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 2; COMB Node = 'inst2[5]~7'
            Info: 6: + IC(0.941 ns) + CELL(0.053 ns) = 5.817 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 6; COMB Node = 'inst2[5]~17'
            Info: 7: + IC(1.590 ns) + CELL(0.000 ns) = 7.407 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'inst2[5]~17clkctrl'
            Info: 8: + IC(0.667 ns) + CELL(0.618 ns) = 8.692 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 3; REG Node = 'SlaveDevice:inst12|inst6'
            Info: Total cell delay = 3.177 ns ( 36.55 % )
            Info: Total interconnect delay = 5.515 ns ( 63.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 140 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]" and destination pin or register "ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]" for clock "clk" (Hold time is 1.977 ns)
    Info: + Largest clock skew is 2.531 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(1.195 ns) + CELL(0.228 ns) = 2.277 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'MasterDevice:inst7|inst12'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.205 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 13; REG Node = 'MasterDevice:inst7|inst6'
            Info: 4: + IC(0.628 ns) + CELL(0.366 ns) = 4.199 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'ArbiterDevice:inst|inst'
            Info: 5: + IC(0.322 ns) + CELL(0.225 ns) = 4.746 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 4; COMB Node = 'ArbiterDevice:inst|inst5'
            Info: 6: + IC(0.542 ns) + CELL(0.712 ns) = 6.000 ns; Loc. = LCFF_X9_Y11_N1; Fanout = 3; REG Node = 'ArbiterDevice:inst|inst31'
            Info: 7: + IC(1.405 ns) + CELL(0.000 ns) = 7.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'ArbiterDevice:inst|inst31~clkctrl'
            Info: 8: + IC(0.646 ns) + CELL(0.618 ns) = 8.669 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 4; REG Node = 'ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]'
            Info: Total cell delay = 3.715 ns ( 42.85 % )
            Info: Total interconnect delay = 4.954 ns ( 57.15 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.138 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(1.308 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 4; COMB Node = 'ArbiterDevice:inst|inst5'
            Info: 3: + IC(0.542 ns) + CELL(0.712 ns) = 3.469 ns; Loc. = LCFF_X9_Y11_N1; Fanout = 3; REG Node = 'ArbiterDevice:inst|inst31'
            Info: 4: + IC(1.405 ns) + CELL(0.000 ns) = 4.874 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'ArbiterDevice:inst|inst31~clkctrl'
            Info: 5: + IC(0.646 ns) + CELL(0.618 ns) = 6.138 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 4; REG Node = 'ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.237 ns ( 36.45 % )
            Info: Total interconnect delay = 3.901 ns ( 63.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 4; REG Node = 'ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X13_Y12_N2; Fanout = 1; COMB Node = 'ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|counter_comb_bita1'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 4; REG Node = 'ArbiterDevice:inst|lpm_counter3:inst12|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "clk" to destination pin "grant1" through register "ArbiterDevice:inst|inst30" is 9.939 ns
    Info: + Longest clock path from clock "clk" to source register is 5.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(1.195 ns) + CELL(0.228 ns) = 2.277 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'MasterDevice:inst7|inst12'
        Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.205 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 13; REG Node = 'MasterDevice:inst7|inst6'
        Info: 4: + IC(0.628 ns) + CELL(0.366 ns) = 4.199 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'ArbiterDevice:inst|inst'
        Info: 5: + IC(0.322 ns) + CELL(0.225 ns) = 4.746 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 4; COMB Node = 'ArbiterDevice:inst|inst5'
        Info: 6: + IC(0.522 ns) + CELL(0.618 ns) = 5.886 ns; Loc. = LCFF_X10_Y11_N31; Fanout = 3; REG Node = 'ArbiterDevice:inst|inst30'
        Info: Total cell delay = 3.003 ns ( 51.02 % )
        Info: Total interconnect delay = 2.883 ns ( 48.98 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y11_N31; Fanout = 3; REG Node = 'ArbiterDevice:inst|inst30'
        Info: 2: + IC(1.971 ns) + CELL(1.988 ns) = 3.959 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'grant1'
        Info: Total cell delay = 1.988 ns ( 50.21 % )
        Info: Total interconnect delay = 1.971 ns ( 49.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Thu Nov 15 00:13:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


