<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html>
<head>
   <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
   <meta http-equiv="Content-Style-Type" content="text/css">
   <title>DAC</title>
<link rel="STYLESHEET" href="sysgen.css" charset="ISO-8859-1"
 type="text/css">
</head>
<body bgcolor="#FFFFFF">
&nbsp;
<table BORDER=0 CELLSPACING=0 CELLPADDING=0 WIDTH="100%" >
<caption><tbody>
<br></tbody></caption>

<tr>
<td WIDTH="10"></td>

<td BGCOLOR="#F0E0B0">&nbsp;<b>Xilinx XtremeDSP Development Kit</b></td>

<td ALIGN=RIGHT WIDTH="150" BGCOLOR="#F0E0B0"></td>

<td WIDTH="10"></td>
</tr>
</table>

<h5 class="Section2">
<a NAME="pgfId-256149"></a><font size=+2>Digital To Analog Converter</font></h5>

<table BORDER=0 CELLSPACING=8 CELLPADDING=2 >
<caption><tbody>
<br></tbody></caption>

<tr>
<td VALIGN=TOP><img SRC="images/dac_icon.gif" height=108 width=117 align=LEFT></td>

<td>
<blockquote class="Body">The Xilinx XtremeDSP DAC block allows System Generator
components to connect to the two analog output channels on the Nallatech
BenAdda board when a model is prepared for hardware co-simulation.&nbsp;
Separate DAC blocks DAC1 and DAC2 are provided for analog output channels
one and two respectively.&nbsp;
<p>In Simulink, the DAC block is modeled by a register block that drives
an output gateway.&nbsp; All DAC control signals are appropriately wired
to constants.&nbsp; The DAC block must be driven by a 14-bit Xilinx fixed
point signal, with the binary point at position 13.&nbsp; The output port
of the DAC block produces a signal of type double.&nbsp;
<p>In hardware, a component that drives a DAC block input will drive one
of the two 14-bit AD9772A digital to analog converter devices on the BenAdda
board.&nbsp; When a System Generator model that uses&nbsp; DAC block is
translated into hardware, the DAC block is translated into a top-level
output port on the model HDL.&nbsp; The appropriate pin location constraints
are added in the BenAdda constraints file, thereby ensuring the output
port&nbsp; drives the appropriate DAC pins.&nbsp;
<p>A free running clock should be used when a hardware co-simulation model
contains a DAC block.&nbsp; In addition, the programmable clock speed should
not be set higher than 64 MHz.&nbsp;
<p>A data sheet for the AD9772A device is provided in the directory to
which the XtremeDSP development kit has been installed.&nbsp; If&nbsp;<span style="font-style: italic;">FUSE</span>
denotes the directory containing the FUSE software, the data sheet can
be found in the following location:&nbsp;
<p><i>FUSE/XtremeDSP Development Kit/Docs/Datasheets/DAC AD9772A.pdf</i>
<br>&nbsp;</blockquote>
</td>
</tr>
</table>

<h6 class="Section3">
<a NAME="pgfId-442391"></a><font size=+0>Block Parameters Dialog Box</font></h6>

<blockquote class="Body"><a NAME="pgfId-442389"></a>The block parameters
dialog box can be invoked by double-clicking the icon in your Simulink
model.</blockquote>

<center>
<p><br><img SRC="images/dac_gui.gif" height=113 width=376>
<p><b><font face="Arial,Helvetica"><font size=-1>XtremeDSP DAC block parameters
dialog box</font></font></b>.</center>

<p><br>
<table BORDER=0 CELLSPACING=0 CELLPADDING=0 WIDTH="100%" >
<caption><tbody>
<br></tbody></caption>

<tr>
<td WIDTH="10"></td>

<td BGCOLOR="#F0E0B0">&nbsp;<b>Xilinx XtremeDSP Development Kit</b></td>

<td ALIGN=RIGHT WIDTH="150" BGCOLOR="#F0E0B0"></td>

<td WIDTH="10"></td>
</tr>
</table>

</body>
</html>
