set ::env(PROJECT_NAME) neorv32
set ::env(DESIGN_TOP) neorv32_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/neorv32/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/neorv32/rtl/neorv32_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
