# Main file for ABOV A31G226 series Cortex-M0+ parts

# Adapt based on what transport is active.
source [find target/swj-dp.tcl]

set CHIPNAME	 A31G226
set CHIPSERIES A31G2XX

if { ![info exists WORKAREASIZE] } {
	set WORKAREASIZE 0x400
}


set _CHIPNAME $CHIPNAME
set _CHIPSERIES $CHIPSERIES

if { [using_jtag] } {
			set _CPUTAPID 0x4ba00477
} {
			set _CPUTAPID 0x2ba01477
}

if { [info exists WORKAREASIZE] } {
	set _WORKAREASIZE $WORKAREASIZE
} else {
	error "WORKAREASIZE is not set. The $CHIPNAME part is available in several Flash and RAM size configurations. Please set WORKAREASIZE."
}

swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -dap $_CHIPNAME.dap

# Run with *real slow* clock by default since the
# boot rom could have been playing with the PLL, so
# we have no idea what clock the target is running at.
adapter speed 500

# delays on reset lines
adapter srst delay 200
if {[using_jtag]} {
 jtag_ntrst_delay 200
}

if {![using_hla]} {
    # if srst is not fitted use SYSRESETREQ to
    # perform a soft reset
    cortex_m reset_config sysresetreq
}
