
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ac08  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000ac08  2000ac08  00012c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000580  2000ac10  2000ac10  00012c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002f0  2000b190  2000b190  00013190  2**2
                  ALLOC
  4 .stack        00003000  2000b480  2000b480  00013190  2**0
                  ALLOC
  5 .comment      00000204  00000000  00000000  00013190  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  00013394  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001956  00000000  00000000  00013594  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c563  00000000  00000000  00014eea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016bd  00000000  00000000  0002144d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000038fb  00000000  00000000  00022b0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f90  00000000  00000000  00026408  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000042e7  00000000  00000000  00028398  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002bf1  00000000  00000000  0002c67f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00048fbf  00000000  00000000  0002f270  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0007822f  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000148  00000000  00000000  00078254  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001d09 	.word	0x20001d09
2000006c:	20001d39 	.word	0x20001d39
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20002991 	.word	0x20002991
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	200029c1 	.word	0x200029c1
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200010d5 	.word	0x200010d5
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003cd5 	.word	0x20003cd5
2000021c:	20003cf5 	.word	0x20003cf5
20000220:	20003d15 	.word	0x20003d15
20000224:	20003d35 	.word	0x20003d35
20000228:	20003d55 	.word	0x20003d55
2000022c:	20003d75 	.word	0x20003d75
20000230:	20003d95 	.word	0x20003d95
20000234:	20003db5 	.word	0x20003db5
20000238:	20003dd5 	.word	0x20003dd5
2000023c:	20003df5 	.word	0x20003df5
20000240:	20003e15 	.word	0x20003e15
20000244:	20003e35 	.word	0x20003e35
20000248:	20003e55 	.word	0x20003e55
2000024c:	20003e75 	.word	0x20003e75
20000250:	20003e95 	.word	0x20003e95
20000254:	20003eb5 	.word	0x20003eb5
20000258:	20003ed5 	.word	0x20003ed5
2000025c:	20003ef5 	.word	0x20003ef5
20000260:	20003f15 	.word	0x20003f15
20000264:	20003f35 	.word	0x20003f35
20000268:	20003f55 	.word	0x20003f55
2000026c:	20003f75 	.word	0x20003f75
20000270:	20003f95 	.word	0x20003f95
20000274:	20003fb5 	.word	0x20003fb5
20000278:	20003fd5 	.word	0x20003fd5
2000027c:	20003ff5 	.word	0x20003ff5
20000280:	20004015 	.word	0x20004015
20000284:	20004035 	.word	0x20004035
20000288:	20004055 	.word	0x20004055
2000028c:	20004075 	.word	0x20004075
20000290:	20004095 	.word	0x20004095
20000294:	200040b5 	.word	0x200040b5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	2000355d 	.word	0x2000355d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000ac10 	.word	0x2000ac10
20000450:	2000ac10 	.word	0x2000ac10
20000454:	2000ac10 	.word	0x2000ac10
20000458:	2000b190 	.word	0x2000b190
2000045c:	00000000 	.word	0x00000000
20000460:	2000b190 	.word	0x2000b190
20000464:	2000b480 	.word	0x2000b480
20000468:	20004ae1 	.word	0x20004ae1
2000046c:	200011d5 	.word	0x200011d5

20000470 <__do_global_dtors_aux>:
20000470:	f24b 1390 	movw	r3, #45456	; 0xb190
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64a 4010 	movw	r0, #44048	; 0xac10
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
	int i;

	ACE_init();
200004a6:	f003 f801 	bl	200034ac <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
200004aa:	f04f 0001 	mov.w	r0, #1
200004ae:	f04f 0100 	mov.w	r1, #0
200004b2:	f04f 0200 	mov.w	r2, #0
200004b6:	f04f 0300 	mov.w	r3, #0
200004ba:	f002 fd37 	bl	20002f2c <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
200004be:	f04f 0001 	mov.w	r0, #1
200004c2:	f002 fd95 	bl	20002ff0 <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004c6:	f24a 7014 	movw	r0, #42772	; 0xa714
200004ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ce:	f002 ffcd 	bl	2000346c <ACE_get_channel_handle>
200004d2:	4603      	mov	r3, r0
200004d4:	461a      	mov	r2, r3
200004d6:	f24b 2324 	movw	r3, #45604	; 0xb224
200004da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004de:	701a      	strb	r2, [r3, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
200004e0:	f24a 7028 	movw	r0, #42792	; 0xa728
200004e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004e8:	f002 ffc0 	bl	2000346c <ACE_get_channel_handle>
200004ec:	4603      	mov	r3, r0
200004ee:	461a      	mov	r2, r3
200004f0:	f24b 2350 	movw	r3, #45648	; 0xb250
200004f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f8:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
200004fa:	f04f 0300 	mov.w	r3, #0
200004fe:	607b      	str	r3, [r7, #4]
20000500:	e015      	b.n	2000052e <init_ir_control+0x8e>
    	ir_front_samples[i] = 0;
20000502:	687a      	ldr	r2, [r7, #4]
20000504:	f24b 2360 	movw	r3, #45664	; 0xb260
20000508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050c:	f04f 0100 	mov.w	r1, #0
20000510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	ir_back_samples[i] = 0;
20000514:	687a      	ldr	r2, [r7, #4]
20000516:	f24b 2328 	movw	r3, #45608	; 0xb228
2000051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051e:	f04f 0100 	mov.w	r1, #0
20000522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
20000526:	687b      	ldr	r3, [r7, #4]
20000528:	f103 0301 	add.w	r3, r3, #1
2000052c:	607b      	str	r3, [r7, #4]
2000052e:	687b      	ldr	r3, [r7, #4]
20000530:	2b09      	cmp	r3, #9
20000532:	dde6      	ble.n	20000502 <init_ir_control+0x62>
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
20000534:	f24b 2318 	movw	r3, #45592	; 0xb218
20000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053c:	f04f 0200 	mov.w	r2, #0
20000540:	601a      	str	r2, [r3, #0]
}
20000542:	f107 0708 	add.w	r7, r7, #8
20000546:	46bd      	mov	sp, r7
20000548:	bd80      	pop	{r7, pc}
2000054a:	bf00      	nop

2000054c <ir_sample>:

void ir_sample( void ){
2000054c:	b580      	push	{r7, lr}
2000054e:	b082      	sub	sp, #8
20000550:	af00      	add	r7, sp, #0
   uint16_t adc_data_f = 0;
20000552:	f04f 0300 	mov.w	r3, #0
20000556:	80bb      	strh	r3, [r7, #4]
	uint16_t adc_data_b = 0;
20000558:	f04f 0300 	mov.w	r3, #0
2000055c:	80fb      	strh	r3, [r7, #6]

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
2000055e:	f24b 2324 	movw	r3, #45604	; 0xb224
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	781b      	ldrb	r3, [r3, #0]
20000568:	4618      	mov	r0, r3
2000056a:	f002 ff69 	bl	20003440 <ACE_get_ppe_sample>
2000056e:	4603      	mov	r3, r0
20000570:	461a      	mov	r2, r3
20000572:	f248 531f 	movw	r3, #34079	; 0x851f
20000576:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000057a:	fba3 1302 	umull	r1, r3, r3, r2
2000057e:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000582:	80bb      	strh	r3, [r7, #4]
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
20000584:	f24b 2350 	movw	r3, #45648	; 0xb250
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	781b      	ldrb	r3, [r3, #0]
2000058e:	4618      	mov	r0, r3
20000590:	f002 ff56 	bl	20003440 <ACE_get_ppe_sample>
20000594:	4603      	mov	r3, r0
20000596:	461a      	mov	r2, r3
20000598:	f248 531f 	movw	r3, #34079	; 0x851f
2000059c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200005a0:	fba3 1302 	umull	r1, r3, r3, r2
200005a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
200005a8:	80fb      	strh	r3, [r7, #6]

	ir_front_sum -= ir_front_samples[sample_index];
200005aa:	f24b 2320 	movw	r3, #45600	; 0xb220
200005ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b2:	681a      	ldr	r2, [r3, #0]
200005b4:	f24b 2318 	movw	r3, #45592	; 0xb218
200005b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005bc:	6819      	ldr	r1, [r3, #0]
200005be:	f24b 2360 	movw	r3, #45664	; 0xb260
200005c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005ca:	ebc3 0202 	rsb	r2, r3, r2
200005ce:	f24b 2320 	movw	r3, #45600	; 0xb220
200005d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d6:	601a      	str	r2, [r3, #0]
	ir_back_sum -= ir_back_samples[sample_index];
200005d8:	f24b 2388 	movw	r3, #45704	; 0xb288
200005dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e0:	681a      	ldr	r2, [r3, #0]
200005e2:	f24b 2318 	movw	r3, #45592	; 0xb218
200005e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ea:	6819      	ldr	r1, [r3, #0]
200005ec:	f24b 2328 	movw	r3, #45608	; 0xb228
200005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005f8:	ebc3 0202 	rsb	r2, r3, r2
200005fc:	f24b 2388 	movw	r3, #45704	; 0xb288
20000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000604:	601a      	str	r2, [r3, #0]

	ir_front_samples[sample_index] = adc_data_f;
20000606:	f24b 2318 	movw	r3, #45592	; 0xb218
2000060a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060e:	681a      	ldr	r2, [r3, #0]
20000610:	88b9      	ldrh	r1, [r7, #4]
20000612:	f24b 2360 	movw	r3, #45664	; 0xb260
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
2000061e:	f24b 2318 	movw	r3, #45592	; 0xb218
20000622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000626:	681a      	ldr	r2, [r3, #0]
20000628:	88f9      	ldrh	r1, [r7, #6]
2000062a:	f24b 2328 	movw	r3, #45608	; 0xb228
2000062e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
20000636:	f24b 2318 	movw	r3, #45592	; 0xb218
2000063a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000063e:	681a      	ldr	r2, [r3, #0]
20000640:	f24b 2360 	movw	r3, #45664	; 0xb260
20000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000648:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000064c:	f24b 2320 	movw	r3, #45600	; 0xb220
20000650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000654:	681b      	ldr	r3, [r3, #0]
20000656:	441a      	add	r2, r3
20000658:	f24b 2320 	movw	r3, #45600	; 0xb220
2000065c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000660:	601a      	str	r2, [r3, #0]
	ir_back_sum += ir_back_samples[sample_index];
20000662:	f24b 2318 	movw	r3, #45592	; 0xb218
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	681a      	ldr	r2, [r3, #0]
2000066c:	f24b 2328 	movw	r3, #45608	; 0xb228
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000678:	f24b 2388 	movw	r3, #45704	; 0xb288
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	681b      	ldr	r3, [r3, #0]
20000682:	441a      	add	r2, r3
20000684:	f24b 2388 	movw	r3, #45704	; 0xb288
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	601a      	str	r2, [r3, #0]
	++sample_index;
2000068e:	f24b 2318 	movw	r3, #45592	; 0xb218
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	681b      	ldr	r3, [r3, #0]
20000698:	f103 0201 	add.w	r2, r3, #1
2000069c:	f24b 2318 	movw	r3, #45592	; 0xb218
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
200006a6:	f24b 2318 	movw	r3, #45592	; 0xb218
200006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ae:	681b      	ldr	r3, [r3, #0]
200006b0:	2b0a      	cmp	r3, #10
200006b2:	d106      	bne.n	200006c2 <ir_sample+0x176>
	{
		sample_index = 0;
200006b4:	f24b 2318 	movw	r3, #45592	; 0xb218
200006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006bc:	f04f 0200 	mov.w	r2, #0
200006c0:	601a      	str	r2, [r3, #0]
	}

}
200006c2:	f107 0708 	add.w	r7, r7, #8
200006c6:	46bd      	mov	sp, r7
200006c8:	bd80      	pop	{r7, pc}
200006ca:	bf00      	nop

200006cc <ir_update_error>:


//update ir_samples and average result
void ir_update_error( void ){
200006cc:	b480      	push	{r7}
200006ce:	b083      	sub	sp, #12
200006d0:	af00      	add	r7, sp, #0
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
200006d2:	f24b 2320 	movw	r3, #45600	; 0xb220
200006d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006da:	681a      	ldr	r2, [r3, #0]
200006dc:	f246 6367 	movw	r3, #26215	; 0x6667
200006e0:	f2c6 6366 	movt	r3, #26214	; 0x6666
200006e4:	fb83 1302 	smull	r1, r3, r3, r2
200006e8:	ea4f 01a3 	mov.w	r1, r3, asr #2
200006ec:	ea4f 73e2 	mov.w	r3, r2, asr #31
200006f0:	ebc3 0201 	rsb	r2, r3, r1
200006f4:	f24b 2300 	movw	r3, #45568	; 0xb200
200006f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fc:	601a      	str	r2, [r3, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
200006fe:	f24b 2388 	movw	r3, #45704	; 0xb288
20000702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000706:	681a      	ldr	r2, [r3, #0]
20000708:	f246 6367 	movw	r3, #26215	; 0x6667
2000070c:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000710:	fb83 1302 	smull	r1, r3, r3, r2
20000714:	ea4f 01a3 	mov.w	r1, r3, asr #2
20000718:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000071c:	ebc3 0201 	rsb	r2, r3, r1
20000720:	f24b 231c 	movw	r3, #45596	; 0xb21c
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	601a      	str	r2, [r3, #0]

	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
2000072a:	f24b 2300 	movw	r3, #45568	; 0xb200
2000072e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000732:	681b      	ldr	r3, [r3, #0]
20000734:	2b0e      	cmp	r3, #14
20000736:	dd06      	ble.n	20000746 <ir_update_error+0x7a>
20000738:	f24b 231c 	movw	r3, #45596	; 0xb21c
2000073c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000740:	681b      	ldr	r3, [r3, #0]
20000742:	2b0e      	cmp	r3, #14
20000744:	dc07      	bgt.n	20000756 <ir_update_error+0x8a>
		ir_dir = 0;
20000746:	f24b 235c 	movw	r3, #45660	; 0xb25c
2000074a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000074e:	f04f 0200 	mov.w	r2, #0
20000752:	601a      	str	r2, [r3, #0]
		return;
20000754:	e12a      	b.n	200009ac <ir_update_error+0x2e0>
	}

	//turning right, dir = 2
	if((ir_front_ave > ir_back_ave) && ((ir_front_ave - ir_back_ave) > IR_TOLERANCE))
20000756:	f24b 2300 	movw	r3, #45568	; 0xb200
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	681a      	ldr	r2, [r3, #0]
20000760:	f24b 231c 	movw	r3, #45596	; 0xb21c
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	681b      	ldr	r3, [r3, #0]
2000076a:	429a      	cmp	r2, r3
2000076c:	f340 8083 	ble.w	20000876 <ir_update_error+0x1aa>
20000770:	f24b 2300 	movw	r3, #45568	; 0xb200
20000774:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000778:	681a      	ldr	r2, [r3, #0]
2000077a:	f24b 231c 	movw	r3, #45596	; 0xb21c
2000077e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000782:	681b      	ldr	r3, [r3, #0]
20000784:	ebc3 0302 	rsb	r3, r3, r2
20000788:	2b02      	cmp	r3, #2
2000078a:	dd74      	ble.n	20000876 <ir_update_error+0x1aa>
	{
		ir_dir = 2;
2000078c:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000790:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000794:	f04f 0202 	mov.w	r2, #2
20000798:	601a      	str	r2, [r3, #0]
		temp_error = ir_front_ave - ir_back_ave;
2000079a:	f24b 2300 	movw	r3, #45568	; 0xb200
2000079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a2:	681a      	ldr	r2, [r3, #0]
200007a4:	f24b 231c 	movw	r3, #45596	; 0xb21c
200007a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ac:	681b      	ldr	r3, [r3, #0]
200007ae:	ebc3 0302 	rsb	r3, r3, r2
200007b2:	607b      	str	r3, [r7, #4]
		ir_error_sum -= ir_error_samples[ir_error_index];
200007b4:	f24b 2354 	movw	r3, #45652	; 0xb254
200007b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007bc:	681a      	ldr	r2, [r3, #0]
200007be:	f24b 2358 	movw	r3, #45656	; 0xb258
200007c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c6:	6819      	ldr	r1, [r3, #0]
200007c8:	f24b 2304 	movw	r3, #45572	; 0xb204
200007cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200007d4:	ebc3 0202 	rsb	r2, r3, r2
200007d8:	f24b 2354 	movw	r3, #45652	; 0xb254
200007dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e0:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
200007e2:	f24b 2358 	movw	r3, #45656	; 0xb258
200007e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ea:	681a      	ldr	r2, [r3, #0]
200007ec:	f24b 2304 	movw	r3, #45572	; 0xb204
200007f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f4:	6879      	ldr	r1, [r7, #4]
200007f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
200007fa:	f24b 2354 	movw	r3, #45652	; 0xb254
200007fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000802:	681a      	ldr	r2, [r3, #0]
20000804:	687b      	ldr	r3, [r7, #4]
20000806:	441a      	add	r2, r3
20000808:	f24b 2354 	movw	r3, #45652	; 0xb254
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000812:	f24b 2354 	movw	r3, #45652	; 0xb254
20000816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081a:	681a      	ldr	r2, [r3, #0]
2000081c:	f246 6367 	movw	r3, #26215	; 0x6667
20000820:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000824:	fb83 1302 	smull	r1, r3, r3, r2
20000828:	ea4f 0163 	mov.w	r1, r3, asr #1
2000082c:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000830:	ebc3 0201 	rsb	r2, r3, r1
20000834:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083c:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000083e:	f24b 2358 	movw	r3, #45656	; 0xb258
20000842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000846:	681b      	ldr	r3, [r3, #0]
20000848:	f103 0201 	add.w	r2, r3, #1
2000084c:	f24b 2358 	movw	r3, #45656	; 0xb258
20000850:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000854:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000856:	f24b 2358 	movw	r3, #45656	; 0xb258
2000085a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000085e:	681b      	ldr	r3, [r3, #0]
20000860:	2b05      	cmp	r3, #5
20000862:	f040 80a0 	bne.w	200009a6 <ir_update_error+0x2da>
		{
			ir_error_index = 0;
20000866:	f24b 2358 	movw	r3, #45656	; 0xb258
2000086a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000086e:	f04f 0200 	mov.w	r2, #0
20000872:	601a      	str	r2, [r3, #0]
		}

		return;
20000874:	e09a      	b.n	200009ac <ir_update_error+0x2e0>
	}
	//turning left, dir = 1
	else if((ir_front_ave < ir_back_ave) && ((ir_back_ave - ir_front_ave) > IR_TOLERANCE))
20000876:	f24b 2300 	movw	r3, #45568	; 0xb200
2000087a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087e:	681a      	ldr	r2, [r3, #0]
20000880:	f24b 231c 	movw	r3, #45596	; 0xb21c
20000884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000888:	681b      	ldr	r3, [r3, #0]
2000088a:	429a      	cmp	r2, r3
2000088c:	f280 8082 	bge.w	20000994 <ir_update_error+0x2c8>
20000890:	f24b 231c 	movw	r3, #45596	; 0xb21c
20000894:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000898:	681a      	ldr	r2, [r3, #0]
2000089a:	f24b 2300 	movw	r3, #45568	; 0xb200
2000089e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a2:	681b      	ldr	r3, [r3, #0]
200008a4:	ebc3 0302 	rsb	r3, r3, r2
200008a8:	2b02      	cmp	r3, #2
200008aa:	dd73      	ble.n	20000994 <ir_update_error+0x2c8>
	{
		ir_dir = 1;
200008ac:	f24b 235c 	movw	r3, #45660	; 0xb25c
200008b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b4:	f04f 0201 	mov.w	r2, #1
200008b8:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
200008ba:	f24b 231c 	movw	r3, #45596	; 0xb21c
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	681a      	ldr	r2, [r3, #0]
200008c4:	f24b 2300 	movw	r3, #45568	; 0xb200
200008c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008cc:	681b      	ldr	r3, [r3, #0]
200008ce:	ebc3 0302 	rsb	r3, r3, r2
200008d2:	607b      	str	r3, [r7, #4]
		ir_error_sum -= ir_error_samples[ir_error_index];
200008d4:	f24b 2354 	movw	r3, #45652	; 0xb254
200008d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008dc:	681a      	ldr	r2, [r3, #0]
200008de:	f24b 2358 	movw	r3, #45656	; 0xb258
200008e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e6:	6819      	ldr	r1, [r3, #0]
200008e8:	f24b 2304 	movw	r3, #45572	; 0xb204
200008ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200008f4:	ebc3 0202 	rsb	r2, r3, r2
200008f8:	f24b 2354 	movw	r3, #45652	; 0xb254
200008fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000900:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
20000902:	f24b 2358 	movw	r3, #45656	; 0xb258
20000906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000090a:	681a      	ldr	r2, [r3, #0]
2000090c:	f24b 2304 	movw	r3, #45572	; 0xb204
20000910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000914:	6879      	ldr	r1, [r7, #4]
20000916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
2000091a:	f24b 2354 	movw	r3, #45652	; 0xb254
2000091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000922:	681a      	ldr	r2, [r3, #0]
20000924:	687b      	ldr	r3, [r7, #4]
20000926:	441a      	add	r2, r3
20000928:	f24b 2354 	movw	r3, #45652	; 0xb254
2000092c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000930:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000932:	f24b 2354 	movw	r3, #45652	; 0xb254
20000936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000093a:	681a      	ldr	r2, [r3, #0]
2000093c:	f246 6367 	movw	r3, #26215	; 0x6667
20000940:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000944:	fb83 1302 	smull	r1, r3, r3, r2
20000948:	ea4f 0163 	mov.w	r1, r3, asr #1
2000094c:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000950:	ebc3 0201 	rsb	r2, r3, r1
20000954:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095c:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000095e:	f24b 2358 	movw	r3, #45656	; 0xb258
20000962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000966:	681b      	ldr	r3, [r3, #0]
20000968:	f103 0201 	add.w	r2, r3, #1
2000096c:	f24b 2358 	movw	r3, #45656	; 0xb258
20000970:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000974:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000976:	f24b 2358 	movw	r3, #45656	; 0xb258
2000097a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000097e:	681b      	ldr	r3, [r3, #0]
20000980:	2b05      	cmp	r3, #5
20000982:	d112      	bne.n	200009aa <ir_update_error+0x2de>
		{
			ir_error_index = 0;
20000984:	f24b 2358 	movw	r3, #45656	; 0xb258
20000988:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000098c:	f04f 0200 	mov.w	r2, #0
20000990:	601a      	str	r2, [r3, #0]
		}
		return;
20000992:	e00b      	b.n	200009ac <ir_update_error+0x2e0>
	}
	//return 0 if it's not turning
	ir_dir = 0;
20000994:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099c:	f04f 0200 	mov.w	r2, #0
200009a0:	601a      	str	r2, [r3, #0]
	return;
200009a2:	bf00      	nop
200009a4:	e002      	b.n	200009ac <ir_update_error+0x2e0>
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
		{
			ir_error_index = 0;
		}

		return;
200009a6:	bf00      	nop
200009a8:	e000      	b.n	200009ac <ir_update_error+0x2e0>
		++ir_error_index;
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
		{
			ir_error_index = 0;
		}
		return;
200009aa:	bf00      	nop
	}
	//return 0 if it's not turning
	ir_dir = 0;
	return;
}
200009ac:	f107 070c 	add.w	r7, r7, #12
200009b0:	46bd      	mov	sp, r7
200009b2:	bc80      	pop	{r7}
200009b4:	4770      	bx	lr
200009b6:	bf00      	nop

200009b8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200009b8:	b480      	push	{r7}
200009ba:	b083      	sub	sp, #12
200009bc:	af00      	add	r7, sp, #0
200009be:	4603      	mov	r3, r0
200009c0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200009c2:	f24e 1300 	movw	r3, #57600	; 0xe100
200009c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200009ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200009ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
200009d2:	88f9      	ldrh	r1, [r7, #6]
200009d4:	f001 011f 	and.w	r1, r1, #31
200009d8:	f04f 0001 	mov.w	r0, #1
200009dc:	fa00 f101 	lsl.w	r1, r0, r1
200009e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200009e4:	f107 070c 	add.w	r7, r7, #12
200009e8:	46bd      	mov	sp, r7
200009ea:	bc80      	pop	{r7}
200009ec:	4770      	bx	lr
200009ee:	bf00      	nop

200009f0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200009f0:	b480      	push	{r7}
200009f2:	b083      	sub	sp, #12
200009f4:	af00      	add	r7, sp, #0
200009f6:	4603      	mov	r3, r0
200009f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200009fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200009fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a06:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a0a:	88f9      	ldrh	r1, [r7, #6]
20000a0c:	f001 011f 	and.w	r1, r1, #31
20000a10:	f04f 0001 	mov.w	r0, #1
20000a14:	fa00 f101 	lsl.w	r1, r0, r1
20000a18:	f102 0220 	add.w	r2, r2, #32
20000a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a20:	f107 070c 	add.w	r7, r7, #12
20000a24:	46bd      	mov	sp, r7
20000a26:	bc80      	pop	{r7}
20000a28:	4770      	bx	lr
20000a2a:	bf00      	nop

20000a2c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000a2c:	b480      	push	{r7}
20000a2e:	b083      	sub	sp, #12
20000a30:	af00      	add	r7, sp, #0
20000a32:	4603      	mov	r3, r0
20000a34:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000a36:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a42:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a46:	88f9      	ldrh	r1, [r7, #6]
20000a48:	f001 011f 	and.w	r1, r1, #31
20000a4c:	f04f 0001 	mov.w	r0, #1
20000a50:	fa00 f101 	lsl.w	r1, r0, r1
20000a54:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a5c:	f107 070c 	add.w	r7, r7, #12
20000a60:	46bd      	mov	sp, r7
20000a62:	bc80      	pop	{r7}
20000a64:	4770      	bx	lr
20000a66:	bf00      	nop

20000a68 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000a68:	b580      	push	{r7, lr}
20000a6a:	b082      	sub	sp, #8
20000a6c:	af00      	add	r7, sp, #0
20000a6e:	4603      	mov	r3, r0
20000a70:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20000a72:	f04f 0014 	mov.w	r0, #20
20000a76:	f7ff ffbb 	bl	200009f0 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000a7a:	f242 0300 	movw	r3, #8192	; 0x2000
20000a7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000a82:	f242 0200 	movw	r2, #8192	; 0x2000
20000a86:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000a8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000a8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000a90:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000a92:	f245 0300 	movw	r3, #20480	; 0x5000
20000a96:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000a9a:	f04f 0200 	mov.w	r2, #0
20000a9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000aa0:	f240 0300 	movw	r3, #0
20000aa4:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000aa8:	f04f 0200 	mov.w	r2, #0
20000aac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000ab0:	f240 0300 	movw	r3, #0
20000ab4:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ab8:	f04f 0200 	mov.w	r2, #0
20000abc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000ac0:	f240 0300 	movw	r3, #0
20000ac4:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ac8:	79fa      	ldrb	r2, [r7, #7]
20000aca:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20000ace:	f245 0300 	movw	r3, #20480	; 0x5000
20000ad2:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000ad6:	f04f 0201 	mov.w	r2, #1
20000ada:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20000adc:	f04f 0014 	mov.w	r0, #20
20000ae0:	f7ff ffa4 	bl	20000a2c <NVIC_ClearPendingIRQ>
}
20000ae4:	f107 0708 	add.w	r7, r7, #8
20000ae8:	46bd      	mov	sp, r7
20000aea:	bd80      	pop	{r7, pc}

20000aec <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000aec:	b480      	push	{r7}
20000aee:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000af0:	f240 0300 	movw	r3, #0
20000af4:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000af8:	f04f 0201 	mov.w	r2, #1
20000afc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000b00:	46bd      	mov	sp, r7
20000b02:	bc80      	pop	{r7}
20000b04:	4770      	bx	lr
20000b06:	bf00      	nop

20000b08 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
20000b08:	b480      	push	{r7}
20000b0a:	b083      	sub	sp, #12
20000b0c:	af00      	add	r7, sp, #0
20000b0e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20000b10:	f245 0300 	movw	r3, #20480	; 0x5000
20000b14:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000b18:	687a      	ldr	r2, [r7, #4]
20000b1a:	609a      	str	r2, [r3, #8]
}
20000b1c:	f107 070c 	add.w	r7, r7, #12
20000b20:	46bd      	mov	sp, r7
20000b22:	bc80      	pop	{r7}
20000b24:	4770      	bx	lr
20000b26:	bf00      	nop

20000b28 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000b28:	b580      	push	{r7, lr}
20000b2a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000b2c:	f240 0300 	movw	r3, #0
20000b30:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000b34:	f04f 0201 	mov.w	r2, #1
20000b38:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000b3c:	f04f 0014 	mov.w	r0, #20
20000b40:	f7ff ff3a 	bl	200009b8 <NVIC_EnableIRQ>
}
20000b44:	bd80      	pop	{r7, pc}
20000b46:	bf00      	nop

20000b48 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000b48:	b480      	push	{r7}
20000b4a:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000b4c:	f245 0300 	movw	r3, #20480	; 0x5000
20000b50:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000b54:	f04f 0201 	mov.w	r2, #1
20000b58:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000b5a:	f3bf 8f4f 	dsb	sy
}
20000b5e:	46bd      	mov	sp, r7
20000b60:	bc80      	pop	{r7}
20000b62:	4770      	bx	lr

20000b64 <init_motor_commends>:
#define IR_PWM_CONTRIBUTION 0.15
#define PIXY_PWM_CONTRIBUTION  MAX_PWM*0.04
#define LEFT_MOTOR_CORRECTION 0.9


void init_motor_commends( void ){
20000b64:	b480      	push	{r7}
20000b66:	af00      	add	r7, sp, #0
	rmotor_pwm = 0;
20000b68:	f24b 2398 	movw	r3, #45720	; 0xb298
20000b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b70:	f04f 0200 	mov.w	r2, #0
20000b74:	601a      	str	r2, [r3, #0]
	lmotor_pwm = 0;
20000b76:	f24b 2394 	movw	r3, #45716	; 0xb294
20000b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7e:	f04f 0200 	mov.w	r2, #0
20000b82:	601a      	str	r2, [r3, #0]
	motor_dir = 0;
20000b84:	f24b 333c 	movw	r3, #45884	; 0xb33c
20000b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8c:	f04f 0200 	mov.w	r2, #0
20000b90:	601a      	str	r2, [r3, #0]
}
20000b92:	46bd      	mov	sp, r7
20000b94:	bc80      	pop	{r7}
20000b96:	4770      	bx	lr

20000b98 <get_motor_command>:


void get_motor_command(int * rpwm, int * lpwm, int * dir){
20000b98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
20000b9c:	b088      	sub	sp, #32
20000b9e:	af00      	add	r7, sp, #0
20000ba0:	60f8      	str	r0, [r7, #12]
20000ba2:	60b9      	str	r1, [r7, #8]
20000ba4:	607a      	str	r2, [r7, #4]

	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;
20000ba6:	f04f 0300 	mov.w	r3, #0
20000baa:	61fb      	str	r3, [r7, #28]

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
20000bac:	f107 0218 	add.w	r2, r7, #24
20000bb0:	f107 0314 	add.w	r3, r7, #20
20000bb4:	4610      	mov	r0, r2
20000bb6:	4619      	mov	r1, r3
20000bb8:	f000 fcb0 	bl	2000151c <pixy_x_err>
20000bbc:	4603      	mov	r3, r0
20000bbe:	2b00      	cmp	r3, #0
20000bc0:	f000 8264 	beq.w	2000108c <get_motor_command+0x4f4>

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
20000bc4:	69bb      	ldr	r3, [r7, #24]
20000bc6:	4618      	mov	r0, r3
20000bc8:	f003 fbc6 	bl	20004358 <__aeabi_ui2d>
20000bcc:	4602      	mov	r2, r0
20000bce:	460b      	mov	r3, r1
20000bd0:	4610      	mov	r0, r2
20000bd2:	4619      	mov	r1, r3
20000bd4:	f04f 0200 	mov.w	r2, #0
20000bd8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
20000bdc:	f5a3 1343 	sub.w	r3, r3, #3194880	; 0x30c000
20000be0:	f003 fc30 	bl	20004444 <__aeabi_dmul>
20000be4:	4602      	mov	r2, r0
20000be6:	460b      	mov	r3, r1
20000be8:	4610      	mov	r0, r2
20000bea:	4619      	mov	r1, r3
20000bec:	f003 fe3c 	bl	20004868 <__aeabi_d2iz>
20000bf0:	4603      	mov	r3, r0
20000bf2:	61fb      	str	r3, [r7, #28]
	dir[0] = pixy_dir;
20000bf4:	697b      	ldr	r3, [r7, #20]
20000bf6:	461a      	mov	r2, r3
20000bf8:	687b      	ldr	r3, [r7, #4]
20000bfa:	601a      	str	r2, [r3, #0]

	if(pixy_dir == 1){
20000bfc:	697b      	ldr	r3, [r7, #20]
20000bfe:	2b01      	cmp	r3, #1
20000c00:	f040 8106 	bne.w	20000e10 <get_motor_command+0x278>
		//if turning left
		if(ir_dir == 1)	{
20000c04:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0c:	681b      	ldr	r3, [r3, #0]
20000c0e:	2b01      	cmp	r3, #1
20000c10:	d170      	bne.n	20000cf4 <get_motor_command+0x15c>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
20000c12:	69f8      	ldr	r0, [r7, #28]
20000c14:	f003 fbb0 	bl	20004378 <__aeabi_i2d>
20000c18:	4604      	mov	r4, r0
20000c1a:	460d      	mov	r5, r1
20000c1c:	69f8      	ldr	r0, [r7, #28]
20000c1e:	f003 fbab 	bl	20004378 <__aeabi_i2d>
20000c22:	4602      	mov	r2, r0
20000c24:	460b      	mov	r3, r1
20000c26:	4610      	mov	r0, r2
20000c28:	4619      	mov	r1, r3
20000c2a:	f20f 436c 	addw	r3, pc, #1132	; 0x46c
20000c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c32:	f003 fc07 	bl	20004444 <__aeabi_dmul>
20000c36:	4602      	mov	r2, r0
20000c38:	460b      	mov	r3, r1
20000c3a:	4690      	mov	r8, r2
20000c3c:	4699      	mov	r9, r3
20000c3e:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c46:	681b      	ldr	r3, [r3, #0]
20000c48:	4618      	mov	r0, r3
20000c4a:	f003 fb95 	bl	20004378 <__aeabi_i2d>
20000c4e:	4602      	mov	r2, r0
20000c50:	460b      	mov	r3, r1
20000c52:	4640      	mov	r0, r8
20000c54:	4649      	mov	r1, r9
20000c56:	f003 fbf5 	bl	20004444 <__aeabi_dmul>
20000c5a:	4602      	mov	r2, r0
20000c5c:	460b      	mov	r3, r1
20000c5e:	4620      	mov	r0, r4
20000c60:	4629      	mov	r1, r5
20000c62:	f003 fa3d 	bl	200040e0 <__adddf3>
20000c66:	4602      	mov	r2, r0
20000c68:	460b      	mov	r3, r1
20000c6a:	4610      	mov	r0, r2
20000c6c:	4619      	mov	r1, r3
20000c6e:	f20f 4330 	addw	r3, pc, #1072	; 0x430
20000c72:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c76:	f003 fbe5 	bl	20004444 <__aeabi_dmul>
20000c7a:	4602      	mov	r2, r0
20000c7c:	460b      	mov	r3, r1
20000c7e:	4610      	mov	r0, r2
20000c80:	4619      	mov	r1, r3
20000c82:	f003 fdf1 	bl	20004868 <__aeabi_d2iz>
20000c86:	4602      	mov	r2, r0
20000c88:	68bb      	ldr	r3, [r7, #8]
20000c8a:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000c8c:	69f8      	ldr	r0, [r7, #28]
20000c8e:	f003 fb73 	bl	20004378 <__aeabi_i2d>
20000c92:	4604      	mov	r4, r0
20000c94:	460d      	mov	r5, r1
20000c96:	69f8      	ldr	r0, [r7, #28]
20000c98:	f003 fb6e 	bl	20004378 <__aeabi_i2d>
20000c9c:	4602      	mov	r2, r0
20000c9e:	460b      	mov	r3, r1
20000ca0:	4610      	mov	r0, r2
20000ca2:	4619      	mov	r1, r3
20000ca4:	f20f 4300 	addw	r3, pc, #1024	; 0x400
20000ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cac:	f003 fbca 	bl	20004444 <__aeabi_dmul>
20000cb0:	4602      	mov	r2, r0
20000cb2:	460b      	mov	r3, r1
20000cb4:	4690      	mov	r8, r2
20000cb6:	4699      	mov	r9, r3
20000cb8:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc0:	681b      	ldr	r3, [r3, #0]
20000cc2:	4618      	mov	r0, r3
20000cc4:	f003 fb58 	bl	20004378 <__aeabi_i2d>
20000cc8:	4602      	mov	r2, r0
20000cca:	460b      	mov	r3, r1
20000ccc:	4640      	mov	r0, r8
20000cce:	4649      	mov	r1, r9
20000cd0:	f003 fbb8 	bl	20004444 <__aeabi_dmul>
20000cd4:	4602      	mov	r2, r0
20000cd6:	460b      	mov	r3, r1
20000cd8:	4620      	mov	r0, r4
20000cda:	4629      	mov	r1, r5
20000cdc:	f003 fa00 	bl	200040e0 <__adddf3>
20000ce0:	4602      	mov	r2, r0
20000ce2:	460b      	mov	r3, r1
20000ce4:	4610      	mov	r0, r2
20000ce6:	4619      	mov	r1, r3
20000ce8:	f003 fdbe 	bl	20004868 <__aeabi_d2iz>
20000cec:	4602      	mov	r2, r0
20000cee:	68fb      	ldr	r3, [r7, #12]
20000cf0:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000cf2:	e19c      	b.n	2000102e <get_motor_command+0x496>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
20000cf4:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cfc:	681b      	ldr	r3, [r3, #0]
20000cfe:	2b02      	cmp	r3, #2
20000d00:	d16d      	bne.n	20000dde <get_motor_command+0x246>
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000d02:	69f8      	ldr	r0, [r7, #28]
20000d04:	f003 fb38 	bl	20004378 <__aeabi_i2d>
20000d08:	4604      	mov	r4, r0
20000d0a:	460d      	mov	r5, r1
20000d0c:	69f8      	ldr	r0, [r7, #28]
20000d0e:	f003 fb33 	bl	20004378 <__aeabi_i2d>
20000d12:	4602      	mov	r2, r0
20000d14:	460b      	mov	r3, r1
20000d16:	4610      	mov	r0, r2
20000d18:	4619      	mov	r1, r3
20000d1a:	a3df      	add	r3, pc, #892	; (adr r3, 20001098 <get_motor_command+0x500>)
20000d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d20:	f003 fb90 	bl	20004444 <__aeabi_dmul>
20000d24:	4602      	mov	r2, r0
20000d26:	460b      	mov	r3, r1
20000d28:	4690      	mov	r8, r2
20000d2a:	4699      	mov	r9, r3
20000d2c:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d34:	681b      	ldr	r3, [r3, #0]
20000d36:	4618      	mov	r0, r3
20000d38:	f003 fb1e 	bl	20004378 <__aeabi_i2d>
20000d3c:	4602      	mov	r2, r0
20000d3e:	460b      	mov	r3, r1
20000d40:	4640      	mov	r0, r8
20000d42:	4649      	mov	r1, r9
20000d44:	f003 fb7e 	bl	20004444 <__aeabi_dmul>
20000d48:	4602      	mov	r2, r0
20000d4a:	460b      	mov	r3, r1
20000d4c:	4620      	mov	r0, r4
20000d4e:	4629      	mov	r1, r5
20000d50:	f003 f9c6 	bl	200040e0 <__adddf3>
20000d54:	4602      	mov	r2, r0
20000d56:	460b      	mov	r3, r1
20000d58:	4610      	mov	r0, r2
20000d5a:	4619      	mov	r1, r3
20000d5c:	f003 fd84 	bl	20004868 <__aeabi_d2iz>
20000d60:	4602      	mov	r2, r0
20000d62:	68fb      	ldr	r3, [r7, #12]
20000d64:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
20000d66:	69f8      	ldr	r0, [r7, #28]
20000d68:	f003 fb06 	bl	20004378 <__aeabi_i2d>
20000d6c:	4604      	mov	r4, r0
20000d6e:	460d      	mov	r5, r1
20000d70:	69f8      	ldr	r0, [r7, #28]
20000d72:	f003 fb01 	bl	20004378 <__aeabi_i2d>
20000d76:	4602      	mov	r2, r0
20000d78:	460b      	mov	r3, r1
20000d7a:	4610      	mov	r0, r2
20000d7c:	4619      	mov	r1, r3
20000d7e:	a3ca      	add	r3, pc, #808	; (adr r3, 200010a8 <get_motor_command+0x510>)
20000d80:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d84:	f003 fb5e 	bl	20004444 <__aeabi_dmul>
20000d88:	4602      	mov	r2, r0
20000d8a:	460b      	mov	r3, r1
20000d8c:	4690      	mov	r8, r2
20000d8e:	4699      	mov	r9, r3
20000d90:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d98:	681b      	ldr	r3, [r3, #0]
20000d9a:	4618      	mov	r0, r3
20000d9c:	f003 faec 	bl	20004378 <__aeabi_i2d>
20000da0:	4602      	mov	r2, r0
20000da2:	460b      	mov	r3, r1
20000da4:	4640      	mov	r0, r8
20000da6:	4649      	mov	r1, r9
20000da8:	f003 fb4c 	bl	20004444 <__aeabi_dmul>
20000dac:	4602      	mov	r2, r0
20000dae:	460b      	mov	r3, r1
20000db0:	4620      	mov	r0, r4
20000db2:	4629      	mov	r1, r5
20000db4:	f003 f994 	bl	200040e0 <__adddf3>
20000db8:	4602      	mov	r2, r0
20000dba:	460b      	mov	r3, r1
20000dbc:	4610      	mov	r0, r2
20000dbe:	4619      	mov	r1, r3
20000dc0:	a3b7      	add	r3, pc, #732	; (adr r3, 200010a0 <get_motor_command+0x508>)
20000dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
20000dc6:	f003 fb3d 	bl	20004444 <__aeabi_dmul>
20000dca:	4602      	mov	r2, r0
20000dcc:	460b      	mov	r3, r1
20000dce:	4610      	mov	r0, r2
20000dd0:	4619      	mov	r1, r3
20000dd2:	f003 fd49 	bl	20004868 <__aeabi_d2iz>
20000dd6:	4602      	mov	r2, r0
20000dd8:	68bb      	ldr	r3, [r7, #8]
20000dda:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000ddc:	e127      	b.n	2000102e <get_motor_command+0x496>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000dde:	68fb      	ldr	r3, [r7, #12]
20000de0:	69fa      	ldr	r2, [r7, #28]
20000de2:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000de4:	69f8      	ldr	r0, [r7, #28]
20000de6:	f003 fac7 	bl	20004378 <__aeabi_i2d>
20000dea:	4602      	mov	r2, r0
20000dec:	460b      	mov	r3, r1
20000dee:	4610      	mov	r0, r2
20000df0:	4619      	mov	r1, r3
20000df2:	a3ab      	add	r3, pc, #684	; (adr r3, 200010a0 <get_motor_command+0x508>)
20000df4:	e9d3 2300 	ldrd	r2, r3, [r3]
20000df8:	f003 fb24 	bl	20004444 <__aeabi_dmul>
20000dfc:	4602      	mov	r2, r0
20000dfe:	460b      	mov	r3, r1
20000e00:	4610      	mov	r0, r2
20000e02:	4619      	mov	r1, r3
20000e04:	f003 fd30 	bl	20004868 <__aeabi_d2iz>
20000e08:	4602      	mov	r2, r0
20000e0a:	68bb      	ldr	r3, [r7, #8]
20000e0c:	601a      	str	r2, [r3, #0]
20000e0e:	e10e      	b.n	2000102e <get_motor_command+0x496>
		}
	}
	else if(pixy_dir == 2){
20000e10:	697b      	ldr	r3, [r7, #20]
20000e12:	2b02      	cmp	r3, #2
20000e14:	f040 8103 	bne.w	2000101e <get_motor_command+0x486>
		//if turning left
		if(ir_dir == 1)	{
20000e18:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e20:	681b      	ldr	r3, [r3, #0]
20000e22:	2b01      	cmp	r3, #1
20000e24:	d16d      	bne.n	20000f02 <get_motor_command+0x36a>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
20000e26:	69f8      	ldr	r0, [r7, #28]
20000e28:	f003 faa6 	bl	20004378 <__aeabi_i2d>
20000e2c:	4604      	mov	r4, r0
20000e2e:	460d      	mov	r5, r1
20000e30:	69f8      	ldr	r0, [r7, #28]
20000e32:	f003 faa1 	bl	20004378 <__aeabi_i2d>
20000e36:	4602      	mov	r2, r0
20000e38:	460b      	mov	r3, r1
20000e3a:	4610      	mov	r0, r2
20000e3c:	4619      	mov	r1, r3
20000e3e:	a39a      	add	r3, pc, #616	; (adr r3, 200010a8 <get_motor_command+0x510>)
20000e40:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e44:	f003 fafe 	bl	20004444 <__aeabi_dmul>
20000e48:	4602      	mov	r2, r0
20000e4a:	460b      	mov	r3, r1
20000e4c:	4690      	mov	r8, r2
20000e4e:	4699      	mov	r9, r3
20000e50:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e58:	681b      	ldr	r3, [r3, #0]
20000e5a:	4618      	mov	r0, r3
20000e5c:	f003 fa8c 	bl	20004378 <__aeabi_i2d>
20000e60:	4602      	mov	r2, r0
20000e62:	460b      	mov	r3, r1
20000e64:	4640      	mov	r0, r8
20000e66:	4649      	mov	r1, r9
20000e68:	f003 faec 	bl	20004444 <__aeabi_dmul>
20000e6c:	4602      	mov	r2, r0
20000e6e:	460b      	mov	r3, r1
20000e70:	4620      	mov	r0, r4
20000e72:	4629      	mov	r1, r5
20000e74:	f003 f934 	bl	200040e0 <__adddf3>
20000e78:	4602      	mov	r2, r0
20000e7a:	460b      	mov	r3, r1
20000e7c:	4610      	mov	r0, r2
20000e7e:	4619      	mov	r1, r3
20000e80:	a387      	add	r3, pc, #540	; (adr r3, 200010a0 <get_motor_command+0x508>)
20000e82:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e86:	f003 fadd 	bl	20004444 <__aeabi_dmul>
20000e8a:	4602      	mov	r2, r0
20000e8c:	460b      	mov	r3, r1
20000e8e:	4610      	mov	r0, r2
20000e90:	4619      	mov	r1, r3
20000e92:	f003 fce9 	bl	20004868 <__aeabi_d2iz>
20000e96:	4602      	mov	r2, r0
20000e98:	68bb      	ldr	r3, [r7, #8]
20000e9a:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000e9c:	69f8      	ldr	r0, [r7, #28]
20000e9e:	f003 fa6b 	bl	20004378 <__aeabi_i2d>
20000ea2:	4604      	mov	r4, r0
20000ea4:	460d      	mov	r5, r1
20000ea6:	69f8      	ldr	r0, [r7, #28]
20000ea8:	f003 fa66 	bl	20004378 <__aeabi_i2d>
20000eac:	4602      	mov	r2, r0
20000eae:	460b      	mov	r3, r1
20000eb0:	4610      	mov	r0, r2
20000eb2:	4619      	mov	r1, r3
20000eb4:	a378      	add	r3, pc, #480	; (adr r3, 20001098 <get_motor_command+0x500>)
20000eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
20000eba:	f003 fac3 	bl	20004444 <__aeabi_dmul>
20000ebe:	4602      	mov	r2, r0
20000ec0:	460b      	mov	r3, r1
20000ec2:	4690      	mov	r8, r2
20000ec4:	4699      	mov	r9, r3
20000ec6:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ece:	681b      	ldr	r3, [r3, #0]
20000ed0:	4618      	mov	r0, r3
20000ed2:	f003 fa51 	bl	20004378 <__aeabi_i2d>
20000ed6:	4602      	mov	r2, r0
20000ed8:	460b      	mov	r3, r1
20000eda:	4640      	mov	r0, r8
20000edc:	4649      	mov	r1, r9
20000ede:	f003 fab1 	bl	20004444 <__aeabi_dmul>
20000ee2:	4602      	mov	r2, r0
20000ee4:	460b      	mov	r3, r1
20000ee6:	4620      	mov	r0, r4
20000ee8:	4629      	mov	r1, r5
20000eea:	f003 f8f9 	bl	200040e0 <__adddf3>
20000eee:	4602      	mov	r2, r0
20000ef0:	460b      	mov	r3, r1
20000ef2:	4610      	mov	r0, r2
20000ef4:	4619      	mov	r1, r3
20000ef6:	f003 fcb7 	bl	20004868 <__aeabi_d2iz>
20000efa:	4602      	mov	r2, r0
20000efc:	68fb      	ldr	r3, [r7, #12]
20000efe:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000f00:	e095      	b.n	2000102e <get_motor_command+0x496>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
20000f02:	f24b 235c 	movw	r3, #45660	; 0xb25c
20000f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0a:	681b      	ldr	r3, [r3, #0]
20000f0c:	2b02      	cmp	r3, #2
20000f0e:	d16d      	bne.n	20000fec <get_motor_command+0x454>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000f10:	69f8      	ldr	r0, [r7, #28]
20000f12:	f003 fa31 	bl	20004378 <__aeabi_i2d>
20000f16:	4604      	mov	r4, r0
20000f18:	460d      	mov	r5, r1
20000f1a:	69f8      	ldr	r0, [r7, #28]
20000f1c:	f003 fa2c 	bl	20004378 <__aeabi_i2d>
20000f20:	4602      	mov	r2, r0
20000f22:	460b      	mov	r3, r1
20000f24:	4610      	mov	r0, r2
20000f26:	4619      	mov	r1, r3
20000f28:	a35f      	add	r3, pc, #380	; (adr r3, 200010a8 <get_motor_command+0x510>)
20000f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f2e:	f003 fa89 	bl	20004444 <__aeabi_dmul>
20000f32:	4602      	mov	r2, r0
20000f34:	460b      	mov	r3, r1
20000f36:	4690      	mov	r8, r2
20000f38:	4699      	mov	r9, r3
20000f3a:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f42:	681b      	ldr	r3, [r3, #0]
20000f44:	4618      	mov	r0, r3
20000f46:	f003 fa17 	bl	20004378 <__aeabi_i2d>
20000f4a:	4602      	mov	r2, r0
20000f4c:	460b      	mov	r3, r1
20000f4e:	4640      	mov	r0, r8
20000f50:	4649      	mov	r1, r9
20000f52:	f003 fa77 	bl	20004444 <__aeabi_dmul>
20000f56:	4602      	mov	r2, r0
20000f58:	460b      	mov	r3, r1
20000f5a:	4620      	mov	r0, r4
20000f5c:	4629      	mov	r1, r5
20000f5e:	f003 f8bf 	bl	200040e0 <__adddf3>
20000f62:	4602      	mov	r2, r0
20000f64:	460b      	mov	r3, r1
20000f66:	4610      	mov	r0, r2
20000f68:	4619      	mov	r1, r3
20000f6a:	f003 fc7d 	bl	20004868 <__aeabi_d2iz>
20000f6e:	4602      	mov	r2, r0
20000f70:	68fb      	ldr	r3, [r7, #12]
20000f72:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
20000f74:	69f8      	ldr	r0, [r7, #28]
20000f76:	f003 f9ff 	bl	20004378 <__aeabi_i2d>
20000f7a:	4604      	mov	r4, r0
20000f7c:	460d      	mov	r5, r1
20000f7e:	69f8      	ldr	r0, [r7, #28]
20000f80:	f003 f9fa 	bl	20004378 <__aeabi_i2d>
20000f84:	4602      	mov	r2, r0
20000f86:	460b      	mov	r3, r1
20000f88:	4610      	mov	r0, r2
20000f8a:	4619      	mov	r1, r3
20000f8c:	a342      	add	r3, pc, #264	; (adr r3, 20001098 <get_motor_command+0x500>)
20000f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f92:	f003 fa57 	bl	20004444 <__aeabi_dmul>
20000f96:	4602      	mov	r2, r0
20000f98:	460b      	mov	r3, r1
20000f9a:	4690      	mov	r8, r2
20000f9c:	4699      	mov	r9, r3
20000f9e:	f24b 13fc 	movw	r3, #45564	; 0xb1fc
20000fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa6:	681b      	ldr	r3, [r3, #0]
20000fa8:	4618      	mov	r0, r3
20000faa:	f003 f9e5 	bl	20004378 <__aeabi_i2d>
20000fae:	4602      	mov	r2, r0
20000fb0:	460b      	mov	r3, r1
20000fb2:	4640      	mov	r0, r8
20000fb4:	4649      	mov	r1, r9
20000fb6:	f003 fa45 	bl	20004444 <__aeabi_dmul>
20000fba:	4602      	mov	r2, r0
20000fbc:	460b      	mov	r3, r1
20000fbe:	4620      	mov	r0, r4
20000fc0:	4629      	mov	r1, r5
20000fc2:	f003 f88d 	bl	200040e0 <__adddf3>
20000fc6:	4602      	mov	r2, r0
20000fc8:	460b      	mov	r3, r1
20000fca:	4610      	mov	r0, r2
20000fcc:	4619      	mov	r1, r3
20000fce:	a334      	add	r3, pc, #208	; (adr r3, 200010a0 <get_motor_command+0x508>)
20000fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
20000fd4:	f003 fa36 	bl	20004444 <__aeabi_dmul>
20000fd8:	4602      	mov	r2, r0
20000fda:	460b      	mov	r3, r1
20000fdc:	4610      	mov	r0, r2
20000fde:	4619      	mov	r1, r3
20000fe0:	f003 fc42 	bl	20004868 <__aeabi_d2iz>
20000fe4:	4602      	mov	r2, r0
20000fe6:	68bb      	ldr	r3, [r7, #8]
20000fe8:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000fea:	e020      	b.n	2000102e <get_motor_command+0x496>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000fec:	68fb      	ldr	r3, [r7, #12]
20000fee:	69fa      	ldr	r2, [r7, #28]
20000ff0:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000ff2:	69f8      	ldr	r0, [r7, #28]
20000ff4:	f003 f9c0 	bl	20004378 <__aeabi_i2d>
20000ff8:	4602      	mov	r2, r0
20000ffa:	460b      	mov	r3, r1
20000ffc:	4610      	mov	r0, r2
20000ffe:	4619      	mov	r1, r3
20001000:	a327      	add	r3, pc, #156	; (adr r3, 200010a0 <get_motor_command+0x508>)
20001002:	e9d3 2300 	ldrd	r2, r3, [r3]
20001006:	f003 fa1d 	bl	20004444 <__aeabi_dmul>
2000100a:	4602      	mov	r2, r0
2000100c:	460b      	mov	r3, r1
2000100e:	4610      	mov	r0, r2
20001010:	4619      	mov	r1, r3
20001012:	f003 fc29 	bl	20004868 <__aeabi_d2iz>
20001016:	4602      	mov	r2, r0
20001018:	68bb      	ldr	r3, [r7, #8]
2000101a:	601a      	str	r2, [r3, #0]
2000101c:	e007      	b.n	2000102e <get_motor_command+0x496>
		}
	}
	else { // no direction, don't move
		*lpwm = 0;
2000101e:	68bb      	ldr	r3, [r7, #8]
20001020:	f04f 0200 	mov.w	r2, #0
20001024:	601a      	str	r2, [r3, #0]
		*rpwm  = 0;
20001026:	68fb      	ldr	r3, [r7, #12]
20001028:	f04f 0200 	mov.w	r2, #0
2000102c:	601a      	str	r2, [r3, #0]
	}


	if (*rpwm > 500000){*rpwm = 500000;}
2000102e:	68fb      	ldr	r3, [r7, #12]
20001030:	681a      	ldr	r2, [r3, #0]
20001032:	f24a 1320 	movw	r3, #41248	; 0xa120
20001036:	f2c0 0307 	movt	r3, #7
2000103a:	429a      	cmp	r2, r3
2000103c:	dd06      	ble.n	2000104c <get_motor_command+0x4b4>
2000103e:	68fa      	ldr	r2, [r7, #12]
20001040:	f24a 1320 	movw	r3, #41248	; 0xa120
20001044:	f2c0 0307 	movt	r3, #7
20001048:	6013      	str	r3, [r2, #0]
2000104a:	e007      	b.n	2000105c <get_motor_command+0x4c4>
	else if(*rpwm < 0 ){*rpwm = 0;}
2000104c:	68fb      	ldr	r3, [r7, #12]
2000104e:	681b      	ldr	r3, [r3, #0]
20001050:	2b00      	cmp	r3, #0
20001052:	da03      	bge.n	2000105c <get_motor_command+0x4c4>
20001054:	68fb      	ldr	r3, [r7, #12]
20001056:	f04f 0200 	mov.w	r2, #0
2000105a:	601a      	str	r2, [r3, #0]
	if (*lpwm > 500000){*lpwm = 500000;}
2000105c:	68bb      	ldr	r3, [r7, #8]
2000105e:	681a      	ldr	r2, [r3, #0]
20001060:	f24a 1320 	movw	r3, #41248	; 0xa120
20001064:	f2c0 0307 	movt	r3, #7
20001068:	429a      	cmp	r2, r3
2000106a:	dd06      	ble.n	2000107a <get_motor_command+0x4e2>
2000106c:	68ba      	ldr	r2, [r7, #8]
2000106e:	f24a 1320 	movw	r3, #41248	; 0xa120
20001072:	f2c0 0307 	movt	r3, #7
20001076:	6013      	str	r3, [r2, #0]
20001078:	e009      	b.n	2000108e <get_motor_command+0x4f6>
	else if(*lpwm < 0 ){*lpwm = 0;}
2000107a:	68bb      	ldr	r3, [r7, #8]
2000107c:	681b      	ldr	r3, [r3, #0]
2000107e:	2b00      	cmp	r3, #0
20001080:	da05      	bge.n	2000108e <get_motor_command+0x4f6>
20001082:	68bb      	ldr	r3, [r7, #8]
20001084:	f04f 0200 	mov.w	r2, #0
20001088:	601a      	str	r2, [r3, #0]
2000108a:	e000      	b.n	2000108e <get_motor_command+0x4f6>

	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
2000108c:	bf00      	nop
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
	else if(*lpwm < 0 ){*lpwm = 0;}


}
2000108e:	f107 0720 	add.w	r7, r7, #32
20001092:	46bd      	mov	sp, r7
20001094:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
20001098:	33333333 	.word	0x33333333
2000109c:	3fc33333 	.word	0x3fc33333
200010a0:	cccccccd 	.word	0xcccccccd
200010a4:	3feccccc 	.word	0x3feccccc
200010a8:	33333333 	.word	0x33333333
200010ac:	bfc33333 	.word	0xbfc33333

200010b0 <start_hardware_cont_timer>:


/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
200010b0:	b580      	push	{r7, lr}
200010b2:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
200010b4:	f04f 0000 	mov.w	r0, #0
200010b8:	f7ff fcd6 	bl	20000a68 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
200010bc:	f248 4080 	movw	r0, #33920	; 0x8480
200010c0:	f2c0 001e 	movt	r0, #30
200010c4:	f7ff fd20 	bl	20000b08 <MSS_TIM1_load_background>
	MSS_TIM1_start();
200010c8:	f7ff fd10 	bl	20000aec <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
200010cc:	f7ff fd2c 	bl	20000b28 <MSS_TIM1_enable_irq>
}
200010d0:	bd80      	pop	{r7, pc}
200010d2:	bf00      	nop

200010d4 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
200010d4:	b580      	push	{r7, lr}
200010d6:	b082      	sub	sp, #8
200010d8:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
200010da:	f04f 0300 	mov.w	r3, #0
200010de:	9300      	str	r3, [sp, #0]
200010e0:	f24b 4004 	movw	r0, #46084	; 0xb404
200010e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010e8:	f04f 0154 	mov.w	r1, #84	; 0x54
200010ec:	f24b 22d8 	movw	r2, #45784	; 0xb2d8
200010f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200010f4:	f04f 033a 	mov.w	r3, #58	; 0x3a
200010f8:	f001 fd8e 	bl	20002c18 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
200010fc:	f7ff fd24 	bl	20000b48 <MSS_TIM1_clear_irq>
	update_flag = 1;
20001100:	f24b 2390 	movw	r3, #45712	; 0xb290
20001104:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001108:	f04f 0201 	mov.w	r2, #1
2000110c:	601a      	str	r2, [r3, #0]
	update_pixy_data_flag = 1;
2000110e:	f24b 238c 	movw	r3, #45708	; 0xb28c
20001112:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001116:	f04f 0201 	mov.w	r2, #1
2000111a:	601a      	str	r2, [r3, #0]
}
2000111c:	46bd      	mov	sp, r7
2000111e:	bd80      	pop	{r7, pc}

20001120 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
20001120:	b580      	push	{r7, lr}
20001122:	b086      	sub	sp, #24
20001124:	af00      	add	r7, sp, #0
20001126:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
20001128:	f24a 733c 	movw	r3, #42812	; 0xa73c
2000112c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001130:	f107 020c 	add.w	r2, r7, #12
20001134:	e893 0003 	ldmia.w	r3, {r0, r1}
20001138:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
2000113c:	f107 030c 	add.w	r3, r7, #12
20001140:	6878      	ldr	r0, [r7, #4]
20001142:	4619      	mov	r1, r3
20001144:	f04f 0208 	mov.w	r2, #8
20001148:	f000 fc32 	bl	200019b0 <MSS_UART_get_rx>
2000114c:	4603      	mov	r3, r0
2000114e:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
20001150:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001158:	681a      	ldr	r2, [r3, #0]
2000115a:	f24b 13a4 	movw	r3, #45476	; 0xb1a4
2000115e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001162:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
20001164:	f24b 139c 	movw	r3, #45468	; 0xb19c
20001168:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116c:	681a      	ldr	r2, [r3, #0]
2000116e:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
20001172:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001176:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
20001178:	7b7b      	ldrb	r3, [r7, #13]
2000117a:	4618      	mov	r0, r3
2000117c:	f003 fc52 	bl	20004a24 <__aeabi_ui2f>
20001180:	4602      	mov	r2, r0
20001182:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20001186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118a:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
2000118c:	7bbb      	ldrb	r3, [r7, #14]
2000118e:	461a      	mov	r2, r3
20001190:	f24b 1394 	movw	r3, #45460	; 0xb194
20001194:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001198:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
2000119a:	7bfb      	ldrb	r3, [r7, #15]
2000119c:	4618      	mov	r0, r3
2000119e:	f003 fc41 	bl	20004a24 <__aeabi_ui2f>
200011a2:	4602      	mov	r2, r0
200011a4:	f24b 139c 	movw	r3, #45468	; 0xb19c
200011a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ac:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
200011ae:	7c3b      	ldrb	r3, [r7, #16]
200011b0:	461a      	mov	r2, r3
200011b2:	f24b 1398 	movw	r3, #45464	; 0xb198
200011b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ba:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
200011bc:	7c7b      	ldrb	r3, [r7, #17]
200011be:	461a      	mov	r2, r3
200011c0:	f64a 4320 	movw	r3, #44064	; 0xac20
200011c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c8:	601a      	str	r2, [r3, #0]
}
200011ca:	f107 0718 	add.w	r7, r7, #24
200011ce:	46bd      	mov	sp, r7
200011d0:	bd80      	pop	{r7, pc}
200011d2:	bf00      	nop

200011d4 <main>:


int main()
{
200011d4:	b580      	push	{r7, lr}
200011d6:	af00      	add	r7, sp, #0

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
200011d8:	f24b 3040 	movw	r0, #45888	; 0xb340
200011dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e0:	f44f 5116 	mov.w	r1, #9600	; 0x2580
200011e4:	f04f 0203 	mov.w	r2, #3
200011e8:	f000 ff16 	bl	20002018 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
200011ec:	f24b 3040 	movw	r0, #45888	; 0xb340
200011f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011f4:	f241 1121 	movw	r1, #4385	; 0x1121
200011f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200011fc:	f04f 0280 	mov.w	r2, #128	; 0x80
20001200:	f000 fd14 	bl	20001c2c <MSS_UART_set_rx_handler>

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
20001204:	f24b 4004 	movw	r0, #46084	; 0xb404
20001208:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120c:	f04f 0154 	mov.w	r1, #84	; 0x54
20001210:	f04f 0200 	mov.w	r2, #0
20001214:	f001 fdde 	bl	20002dd4 <MSS_I2C_init>
	start_hardware_cont_timer();
20001218:	f7ff ff4a 	bl	200010b0 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
2000121c:	f000 f948 	bl	200014b0 <init_ideal_pixy_dots>

	//init IR sensors
	init_ir_control();
20001220:	f7ff f93e 	bl	200004a0 <init_ir_control>

	init_motor_commends();
20001224:	f7ff fc9e 	bl	20000b64 <init_motor_commends>

	while( 1 )	{
		ir_sample();
20001228:	f7ff f990 	bl	2000054c <ir_sample>

		process_pixy_i2c();
2000122c:	f000 f914 	bl	20001458 <process_pixy_i2c>
		if(update_flag){
20001230:	f24b 2390 	movw	r3, #45712	; 0xb290
20001234:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001238:	681b      	ldr	r3, [r3, #0]
2000123a:	2b00      	cmp	r3, #0
2000123c:	d016      	beq.n	2000126c <main+0x98>
			ir_update_error();
2000123e:	f7ff fa45 	bl	200006cc <ir_update_error>
			get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
20001242:	f24b 2098 	movw	r0, #45720	; 0xb298
20001246:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000124a:	f24b 2194 	movw	r1, #45716	; 0xb294
2000124e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001252:	f24b 323c 	movw	r2, #45884	; 0xb33c
20001256:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000125a:	f7ff fc9d 	bl	20000b98 <get_motor_command>
			update_flag = 0;
2000125e:	f24b 2390 	movw	r3, #45712	; 0xb290
20001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001266:	f04f 0200 	mov.w	r2, #0
2000126a:	601a      	str	r2, [r3, #0]
		}

		switch(motor_dir){
2000126c:	f24b 333c 	movw	r3, #45884	; 0xb33c
20001270:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001274:	681b      	ldr	r3, [r3, #0]
20001276:	2b01      	cmp	r3, #1
20001278:	d002      	beq.n	20001280 <main+0xac>
2000127a:	2b02      	cmp	r3, #2
2000127c:	d009      	beq.n	20001292 <main+0xbe>
2000127e:	e011      	b.n	200012a4 <main+0xd0>
		case 1:
			*MOTOR_INPUTS = 0xa;
20001280:	f64a 4314 	movw	r3, #44052	; 0xac14
20001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001288:	681b      	ldr	r3, [r3, #0]
2000128a:	f04f 020a 	mov.w	r2, #10
2000128e:	601a      	str	r2, [r3, #0]
			break;
20001290:	e010      	b.n	200012b4 <main+0xe0>
		case 2:
			*MOTOR_INPUTS = 0x5;
20001292:	f64a 4314 	movw	r3, #44052	; 0xac14
20001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000129a:	681b      	ldr	r3, [r3, #0]
2000129c:	f04f 0205 	mov.w	r2, #5
200012a0:	601a      	str	r2, [r3, #0]
			break;
200012a2:	e007      	b.n	200012b4 <main+0xe0>
		case 0:
		default:
			*MOTOR_INPUTS = 0x0;
200012a4:	f64a 4314 	movw	r3, #44052	; 0xac14
200012a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ac:	681b      	ldr	r3, [r3, #0]
200012ae:	f04f 0200 	mov.w	r2, #0
200012b2:	601a      	str	r2, [r3, #0]
			break;
		}

		//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

		*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
200012b4:	f64a 431c 	movw	r3, #44060	; 0xac1c
200012b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012bc:	681a      	ldr	r2, [r3, #0]
200012be:	f24b 2398 	movw	r3, #45720	; 0xb298
200012c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c6:	681b      	ldr	r3, [r3, #0]
200012c8:	6013      	str	r3, [r2, #0]
		*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
200012ca:	f64a 4318 	movw	r3, #44056	; 0xac18
200012ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d2:	681a      	ldr	r2, [r3, #0]
200012d4:	f24b 2394 	movw	r3, #45716	; 0xb294
200012d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012dc:	681b      	ldr	r3, [r3, #0]
200012de:	6013      	str	r3, [r2, #0]

	}
200012e0:	e7a2      	b.n	20001228 <main+0x54>
200012e2:	bf00      	nop

200012e4 <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
200012e4:	b480      	push	{r7}
200012e6:	b083      	sub	sp, #12
200012e8:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
200012ea:	f04f 0300 	mov.w	r3, #0
200012ee:	607b      	str	r3, [r7, #4]
200012f0:	e011      	b.n	20001316 <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
200012f2:	687a      	ldr	r2, [r7, #4]
200012f4:	687b      	ldr	r3, [r7, #4]
200012f6:	f103 0101 	add.w	r1, r3, #1
200012fa:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
200012fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001302:	5c59      	ldrb	r1, [r3, r1]
20001304:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
20001308:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130c:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
2000130e:	687b      	ldr	r3, [r7, #4]
20001310:	f103 0301 	add.w	r3, r3, #1
20001314:	607b      	str	r3, [r7, #4]
20001316:	687b      	ldr	r3, [r7, #4]
20001318:	2b62      	cmp	r3, #98	; 0x62
2000131a:	d9ea      	bls.n	200012f2 <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
2000131c:	f107 070c 	add.w	r7, r7, #12
20001320:	46bd      	mov	sp, r7
20001322:	bc80      	pop	{r7}
20001324:	4770      	bx	lr
20001326:	bf00      	nop

20001328 <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
20001328:	b580      	push	{r7, lr}
2000132a:	b084      	sub	sp, #16
2000132c:	af00      	add	r7, sp, #0
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
2000132e:	f04f 0300 	mov.w	r3, #0
20001332:	60fb      	str	r3, [r7, #12]
20001334:	e00c      	b.n	20001350 <pixy_read_multiple+0x28>
		if (receive_buf.u16[i] != 0){
20001336:	68fa      	ldr	r2, [r7, #12]
20001338:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
2000133c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001340:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001344:	2b00      	cmp	r3, #0
20001346:	d107      	bne.n	20001358 <pixy_read_multiple+0x30>
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
20001348:	68fb      	ldr	r3, [r7, #12]
2000134a:	f103 0301 	add.w	r3, r3, #1
2000134e:	60fb      	str	r3, [r7, #12]
20001350:	68fb      	ldr	r3, [r7, #12]
20001352:	2b31      	cmp	r3, #49	; 0x31
20001354:	ddef      	ble.n	20001336 <pixy_read_multiple+0xe>
20001356:	e000      	b.n	2000135a <pixy_read_multiple+0x32>
		if (receive_buf.u16[i] != 0){
			break;
20001358:	bf00      	nop
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
2000135a:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
2000135e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001362:	781b      	ldrb	r3, [r3, #0]
20001364:	2b00      	cmp	r3, #0
20001366:	d101      	bne.n	2000136c <pixy_read_multiple+0x44>
20001368:	f7ff ffbc 	bl	200012e4 <shift_recieve_union>

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
2000136c:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
20001370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001374:	881a      	ldrh	r2, [r3, #0]
20001376:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000137a:	429a      	cmp	r2, r3
2000137c:	d108      	bne.n	20001390 <pixy_read_multiple+0x68>
2000137e:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
20001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001386:	885a      	ldrh	r2, [r3, #2]
20001388:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000138c:	429a      	cmp	r2, r3
2000138e:	d002      	beq.n	20001396 <pixy_read_multiple+0x6e>
20001390:	68fb      	ldr	r3, [r7, #12]
20001392:	2b31      	cmp	r3, #49	; 0x31
20001394:	dd5a      	ble.n	2000144c <pixy_read_multiple+0x124>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20001396:	f04f 0300 	mov.w	r3, #0
2000139a:	607b      	str	r3, [r7, #4]
2000139c:	e04b      	b.n	20001436 <pixy_read_multiple+0x10e>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
2000139e:	f04f 0300 	mov.w	r3, #0
200013a2:	60bb      	str	r3, [r7, #8]
200013a4:	e02b      	b.n	200013fe <pixy_read_multiple+0xd6>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
200013a6:	6879      	ldr	r1, [r7, #4]
200013a8:	f8d7 c008 	ldr.w	ip, [r7, #8]
200013ac:	687a      	ldr	r2, [r7, #4]
200013ae:	4613      	mov	r3, r2
200013b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013b4:	ebc2 0303 	rsb	r3, r2, r3
200013b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200013bc:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200013c0:	4413      	add	r3, r2
200013c2:	ea4f 0363 	mov.w	r3, r3, asr #1
200013c6:	461a      	mov	r2, r3
200013c8:	68bb      	ldr	r3, [r7, #8]
200013ca:	4413      	add	r3, r2
200013cc:	f103 0201 	add.w	r2, r3, #1
200013d0:	f24b 23d8 	movw	r3, #45784	; 0xb2d8
200013d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
200013dc:	f24b 22ac 	movw	r2, #45740	; 0xb2ac
200013e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200013e4:	460b      	mov	r3, r1
200013e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200013ea:	ebc1 0303 	rsb	r3, r1, r3
200013ee:	4463      	add	r3, ip
200013f0:	4601      	mov	r1, r0
200013f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
200013f6:	68bb      	ldr	r3, [r7, #8]
200013f8:	f103 0301 	add.w	r3, r3, #1
200013fc:	60bb      	str	r3, [r7, #8]
200013fe:	68bb      	ldr	r3, [r7, #8]
20001400:	2b06      	cmp	r3, #6
20001402:	ddd0      	ble.n	200013a6 <pixy_read_multiple+0x7e>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
20001404:	6879      	ldr	r1, [r7, #4]
20001406:	f24b 22ac 	movw	r2, #45740	; 0xb2ac
2000140a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000140e:	460b      	mov	r3, r1
20001410:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001414:	ebc1 0303 	rsb	r3, r1, r3
20001418:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000141c:	4413      	add	r3, r2
2000141e:	889b      	ldrh	r3, [r3, #4]
20001420:	f24a 7084 	movw	r0, #42884	; 0xa784
20001424:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001428:	4619      	mov	r1, r3
2000142a:	f003 fbeb 	bl	20004c04 <printf>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000142e:	687b      	ldr	r3, [r7, #4]
20001430:	f103 0301 	add.w	r3, r3, #1
20001434:	607b      	str	r3, [r7, #4]
20001436:	687b      	ldr	r3, [r7, #4]
20001438:	2b02      	cmp	r3, #2
2000143a:	ddb0      	ble.n	2000139e <pixy_read_multiple+0x76>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
2000143c:	f24b 238c 	movw	r3, #45708	; 0xb28c
20001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001444:	f04f 0200 	mov.w	r2, #0
20001448:	601a      	str	r2, [r3, #0]
2000144a:	e000      	b.n	2000144e <pixy_read_multiple+0x126>
	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
2000144c:	bf00      	nop
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
}
2000144e:	f107 0710 	add.w	r7, r7, #16
20001452:	46bd      	mov	sp, r7
20001454:	bd80      	pop	{r7, pc}
20001456:	bf00      	nop

20001458 <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
20001458:	b580      	push	{r7, lr}
2000145a:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
2000145c:	f24b 4004 	movw	r0, #46084	; 0xb404
20001460:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001464:	f000 fe80 	bl	20002168 <MSS_I2C_get_status>
20001468:	4603      	mov	r3, r0
2000146a:	2b00      	cmp	r3, #0
2000146c:	d002      	beq.n	20001474 <process_pixy_i2c+0x1c>
2000146e:	2b01      	cmp	r3, #1
20001470:	d019      	beq.n	200014a6 <process_pixy_i2c+0x4e>
20001472:	e009      	b.n	20001488 <process_pixy_i2c+0x30>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
20001474:	f24b 238c 	movw	r3, #45708	; 0xb28c
20001478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147c:	681b      	ldr	r3, [r3, #0]
2000147e:	2b00      	cmp	r3, #0
20001480:	d013      	beq.n	200014aa <process_pixy_i2c+0x52>
				pixy_read_multiple();
20001482:	f7ff ff51 	bl	20001328 <pixy_read_multiple>
			}
			break;
20001486:	e011      	b.n	200014ac <process_pixy_i2c+0x54>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
20001488:	f24b 4004 	movw	r0, #46084	; 0xb404
2000148c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001490:	f000 fe6a 	bl	20002168 <MSS_I2C_get_status>
20001494:	4603      	mov	r3, r0
20001496:	f24a 7090 	movw	r0, #42896	; 0xa790
2000149a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000149e:	4619      	mov	r1, r3
200014a0:	f003 fbb0 	bl	20004c04 <printf>
200014a4:	e002      	b.n	200014ac <process_pixy_i2c+0x54>
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
200014a6:	bf00      	nop
200014a8:	e000      	b.n	200014ac <process_pixy_i2c+0x54>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
200014aa:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
200014ac:	bd80      	pop	{r7, pc}
200014ae:	bf00      	nop

200014b0 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
200014b0:	b480      	push	{r7}
200014b2:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
200014b4:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014bc:	f04f 0200 	mov.w	r2, #0
200014c0:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
200014c2:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ca:	f04f 0200 	mov.w	r2, #0
200014ce:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
200014d0:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d8:	f04f 0202 	mov.w	r2, #2
200014dc:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 200;
200014de:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e6:	f04f 02c8 	mov.w	r2, #200	; 0xc8
200014ea:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
200014ec:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014f4:	f04f 0243 	mov.w	r2, #67	; 0x43
200014f8:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
200014fa:	f24b 239c 	movw	r3, #45724	; 0xb29c
200014fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001502:	f04f 0219 	mov.w	r2, #25
20001506:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
20001508:	f24b 239c 	movw	r3, #45724	; 0xb29c
2000150c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001510:	f04f 0218 	mov.w	r2, #24
20001514:	819a      	strh	r2, [r3, #12]
}
20001516:	46bd      	mov	sp, r7
20001518:	bc80      	pop	{r7}
2000151a:	4770      	bx	lr

2000151c <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
2000151c:	b580      	push	{r7, lr}
2000151e:	b084      	sub	sp, #16
20001520:	af00      	add	r7, sp, #0
20001522:	6078      	str	r0, [r7, #4]
20001524:	6039      	str	r1, [r7, #0]
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20001526:	f04f 0300 	mov.w	r3, #0
2000152a:	60bb      	str	r3, [r7, #8]
2000152c:	e013      	b.n	20001556 <pixy_x_err+0x3a>
		if (pixy_data[obj_index].o.id == 2){
2000152e:	68b9      	ldr	r1, [r7, #8]
20001530:	f24b 22ac 	movw	r2, #45740	; 0xb2ac
20001534:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001538:	460b      	mov	r3, r1
2000153a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000153e:	ebc1 0303 	rsb	r3, r1, r3
20001542:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001546:	4413      	add	r3, r2
20001548:	889b      	ldrh	r3, [r3, #4]
2000154a:	2b02      	cmp	r3, #2
2000154c:	d007      	beq.n	2000155e <pixy_x_err+0x42>
int pixy_x_err( unsigned int *mag, unsigned int *dir){
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000154e:	68bb      	ldr	r3, [r7, #8]
20001550:	f103 0301 	add.w	r3, r3, #1
20001554:	60bb      	str	r3, [r7, #8]
20001556:	68bb      	ldr	r3, [r7, #8]
20001558:	2b02      	cmp	r3, #2
2000155a:	dde8      	ble.n	2000152e <pixy_x_err+0x12>
2000155c:	e000      	b.n	20001560 <pixy_x_err+0x44>
		if (pixy_data[obj_index].o.id == 2){
			break;
2000155e:	bf00      	nop
		}
	}
//	printf("obj_index: %x\n\r",obj_index);
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
20001560:	68bb      	ldr	r3, [r7, #8]
20001562:	2b03      	cmp	r3, #3
20001564:	d10a      	bne.n	2000157c <pixy_x_err+0x60>
		*mag = 0;
20001566:	687b      	ldr	r3, [r7, #4]
20001568:	f04f 0200 	mov.w	r2, #0
2000156c:	601a      	str	r2, [r3, #0]
		*dir = 0;
2000156e:	683b      	ldr	r3, [r7, #0]
20001570:	f04f 0200 	mov.w	r2, #0
20001574:	601a      	str	r2, [r3, #0]
		return 1;
20001576:	f04f 0301 	mov.w	r3, #1
2000157a:	e04f      	b.n	2000161c <pixy_x_err+0x100>
	}
	else{
		err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
2000157c:	f24b 239c 	movw	r3, #45724	; 0xb29c
20001580:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001584:	88db      	ldrh	r3, [r3, #6]
20001586:	4618      	mov	r0, r3
20001588:	68b9      	ldr	r1, [r7, #8]
2000158a:	f24b 22ac 	movw	r2, #45740	; 0xb2ac
2000158e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001592:	460b      	mov	r3, r1
20001594:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001598:	ebc1 0303 	rsb	r3, r1, r3
2000159c:	ea4f 0343 	mov.w	r3, r3, lsl #1
200015a0:	4413      	add	r3, r2
200015a2:	88db      	ldrh	r3, [r3, #6]
200015a4:	ebc3 0300 	rsb	r3, r3, r0
200015a8:	60fb      	str	r3, [r7, #12]

		if(err < -5){
200015aa:	68fb      	ldr	r3, [r7, #12]
200015ac:	f113 0f05 	cmn.w	r3, #5
200015b0:	da0a      	bge.n	200015c8 <pixy_x_err+0xac>
			*mag = -err;
200015b2:	68fb      	ldr	r3, [r7, #12]
200015b4:	f1c3 0300 	rsb	r3, r3, #0
200015b8:	461a      	mov	r2, r3
200015ba:	687b      	ldr	r3, [r7, #4]
200015bc:	601a      	str	r2, [r3, #0]
			*dir = 2;
200015be:	683b      	ldr	r3, [r7, #0]
200015c0:	f04f 0202 	mov.w	r2, #2
200015c4:	601a      	str	r2, [r3, #0]
200015c6:	e012      	b.n	200015ee <pixy_x_err+0xd2>
		}
		else if (err > 5){
200015c8:	68fb      	ldr	r3, [r7, #12]
200015ca:	2b05      	cmp	r3, #5
200015cc:	dd07      	ble.n	200015de <pixy_x_err+0xc2>
			*mag = err;
200015ce:	68fa      	ldr	r2, [r7, #12]
200015d0:	687b      	ldr	r3, [r7, #4]
200015d2:	601a      	str	r2, [r3, #0]
			*dir = 1;
200015d4:	683b      	ldr	r3, [r7, #0]
200015d6:	f04f 0201 	mov.w	r2, #1
200015da:	601a      	str	r2, [r3, #0]
200015dc:	e007      	b.n	200015ee <pixy_x_err+0xd2>
		}
		else{
			*dir = 0;
200015de:	683b      	ldr	r3, [r7, #0]
200015e0:	f04f 0200 	mov.w	r2, #0
200015e4:	601a      	str	r2, [r3, #0]
			*mag = 0;
200015e6:	687b      	ldr	r3, [r7, #4]
200015e8:	f04f 0200 	mov.w	r2, #0
200015ec:	601a      	str	r2, [r3, #0]
		}
	}

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	*mag /= 5; // scale error
200015ee:	687b      	ldr	r3, [r7, #4]
200015f0:	681a      	ldr	r2, [r3, #0]
200015f2:	f64c 43cd 	movw	r3, #52429	; 0xcccd
200015f6:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
200015fa:	fba3 1302 	umull	r1, r3, r3, r2
200015fe:	ea4f 0293 	mov.w	r2, r3, lsr #2
20001602:	687b      	ldr	r3, [r7, #4]
20001604:	601a      	str	r2, [r3, #0]
	printf("pixy magnitude: %x\n\r", *mag);
20001606:	687b      	ldr	r3, [r7, #4]
20001608:	681b      	ldr	r3, [r3, #0]
2000160a:	f24a 70b0 	movw	r0, #42928	; 0xa7b0
2000160e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001612:	4619      	mov	r1, r3
20001614:	f003 faf6 	bl	20004c04 <printf>
//	if(*mag > 10)*mag = 10;

	return 1;
20001618:	f04f 0301 	mov.w	r3, #1
}
2000161c:	4618      	mov	r0, r3
2000161e:	f107 0710 	add.w	r7, r7, #16
20001622:	46bd      	mov	sp, r7
20001624:	bd80      	pop	{r7, pc}
20001626:	bf00      	nop

20001628 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001628:	f04f 30ff 	mov.w	r0, #4294967295
2000162c:	4770      	bx	lr
2000162e:	bf00      	nop

20001630 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001630:	e7fe      	b.n	20001630 <_exit>
20001632:	bf00      	nop

20001634 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001634:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001638:	604b      	str	r3, [r1, #4]
    return 0;
}
2000163a:	f04f 0000 	mov.w	r0, #0
2000163e:	4770      	bx	lr

20001640 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001640:	f04f 0001 	mov.w	r0, #1
20001644:	4770      	bx	lr
20001646:	bf00      	nop

20001648 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001648:	f04f 0001 	mov.w	r0, #1
2000164c:	4770      	bx	lr
2000164e:	bf00      	nop

20001650 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001650:	f04f 0000 	mov.w	r0, #0
20001654:	4770      	bx	lr
20001656:	bf00      	nop

20001658 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001658:	f04f 30ff 	mov.w	r0, #4294967295
2000165c:	4770      	bx	lr
2000165e:	bf00      	nop

20001660 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001660:	f04f 0000 	mov.w	r0, #0
20001664:	4770      	bx	lr
20001666:	bf00      	nop

20001668 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001668:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000166c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000166e:	f04f 0000 	mov.w	r0, #0
20001672:	4770      	bx	lr

20001674 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001674:	f04f 30ff 	mov.w	r0, #4294967295
20001678:	4770      	bx	lr
2000167a:	bf00      	nop

2000167c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
2000167c:	b508      	push	{r3, lr}
    errno = ECHILD;
2000167e:	f003 fa29 	bl	20004ad4 <__errno>
20001682:	f04f 030a 	mov.w	r3, #10
20001686:	6003      	str	r3, [r0, #0]
    return -1;
}
20001688:	f04f 30ff 	mov.w	r0, #4294967295
2000168c:	bd08      	pop	{r3, pc}
2000168e:	bf00      	nop

20001690 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20001690:	b508      	push	{r3, lr}
    errno = ENOENT;
20001692:	f003 fa1f 	bl	20004ad4 <__errno>
20001696:	f04f 0302 	mov.w	r3, #2
2000169a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000169c:	f04f 30ff 	mov.w	r0, #4294967295
200016a0:	bd08      	pop	{r3, pc}
200016a2:	bf00      	nop

200016a4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200016a4:	b508      	push	{r3, lr}
    errno = EMLINK;
200016a6:	f003 fa15 	bl	20004ad4 <__errno>
200016aa:	f04f 031f 	mov.w	r3, #31
200016ae:	6003      	str	r3, [r0, #0]
    return -1;
}
200016b0:	f04f 30ff 	mov.w	r0, #4294967295
200016b4:	bd08      	pop	{r3, pc}
200016b6:	bf00      	nop

200016b8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200016b8:	b508      	push	{r3, lr}
    errno = EINVAL;
200016ba:	f003 fa0b 	bl	20004ad4 <__errno>
200016be:	f04f 0316 	mov.w	r3, #22
200016c2:	6003      	str	r3, [r0, #0]
    return -1;
}
200016c4:	f04f 30ff 	mov.w	r0, #4294967295
200016c8:	bd08      	pop	{r3, pc}
200016ca:	bf00      	nop

200016cc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
200016cc:	b508      	push	{r3, lr}
    errno = EAGAIN;
200016ce:	f003 fa01 	bl	20004ad4 <__errno>
200016d2:	f04f 030b 	mov.w	r3, #11
200016d6:	6003      	str	r3, [r0, #0]
    return -1;
}
200016d8:	f04f 30ff 	mov.w	r0, #4294967295
200016dc:	bd08      	pop	{r3, pc}
200016de:	bf00      	nop

200016e0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
200016e0:	b508      	push	{r3, lr}
    errno = ENOMEM;
200016e2:	f003 f9f7 	bl	20004ad4 <__errno>
200016e6:	f04f 030c 	mov.w	r3, #12
200016ea:	6003      	str	r3, [r0, #0]
    return -1;
}
200016ec:	f04f 30ff 	mov.w	r0, #4294967295
200016f0:	bd08      	pop	{r3, pc}
200016f2:	bf00      	nop

200016f4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200016f4:	b538      	push	{r3, r4, r5, lr}
200016f6:	4615      	mov	r5, r2
200016f8:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200016fa:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
200016fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001702:	681b      	ldr	r3, [r3, #0]
20001704:	b983      	cbnz	r3, 20001728 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001706:	f24b 3068 	movw	r0, #45928	; 0xb368
2000170a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000170e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001712:	f04f 0203 	mov.w	r2, #3
20001716:	f000 fc7f 	bl	20002018 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000171a:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
2000171e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001722:	f04f 0201 	mov.w	r2, #1
20001726:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001728:	f24b 3068 	movw	r0, #45928	; 0xb368
2000172c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001730:	4629      	mov	r1, r5
20001732:	4622      	mov	r2, r4
20001734:	f000 f834 	bl	200017a0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001738:	4620      	mov	r0, r4
2000173a:	bd38      	pop	{r3, r4, r5, pc}

2000173c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000173c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000173e:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
20001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001746:	685b      	ldr	r3, [r3, #4]
20001748:	b943      	cbnz	r3, 2000175c <_sbrk+0x20>
    {
      heap_end = &_end;
2000174a:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
2000174e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001752:	f24b 4280 	movw	r2, #46208	; 0xb480
20001756:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000175a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
2000175c:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
20001760:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001764:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001766:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000176a:	4410      	add	r0, r2
2000176c:	4283      	cmp	r3, r0
2000176e:	d20f      	bcs.n	20001790 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001770:	f04f 0000 	mov.w	r0, #0
20001774:	f04f 0101 	mov.w	r1, #1
20001778:	f24a 72c8 	movw	r2, #42952	; 0xa7c8
2000177c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001780:	f04f 0319 	mov.w	r3, #25
20001784:	f7ff ffb6 	bl	200016f4 <_write_r>
      _exit (1);
20001788:	f04f 0001 	mov.w	r0, #1
2000178c:	f7ff ff50 	bl	20001630 <_exit>
    }
  
    heap_end += incr;
20001790:	f24b 13ac 	movw	r3, #45484	; 0xb1ac
20001794:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001798:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
2000179a:	4610      	mov	r0, r2
2000179c:	bd08      	pop	{r3, pc}
2000179e:	bf00      	nop

200017a0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200017a0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017a4:	f24b 3368 	movw	r3, #45928	; 0xb368
200017a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ac:	4298      	cmp	r0, r3
200017ae:	d006      	beq.n	200017be <MSS_UART_polled_tx+0x1e>
200017b0:	f24b 3340 	movw	r3, #45888	; 0xb340
200017b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b8:	4298      	cmp	r0, r3
200017ba:	d000      	beq.n	200017be <MSS_UART_polled_tx+0x1e>
200017bc:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200017be:	b901      	cbnz	r1, 200017c2 <MSS_UART_polled_tx+0x22>
200017c0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200017c2:	b902      	cbnz	r2, 200017c6 <MSS_UART_polled_tx+0x26>
200017c4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200017c6:	f24b 3368 	movw	r3, #45928	; 0xb368
200017ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ce:	4298      	cmp	r0, r3
200017d0:	d005      	beq.n	200017de <MSS_UART_polled_tx+0x3e>
200017d2:	f24b 3340 	movw	r3, #45888	; 0xb340
200017d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017da:	4298      	cmp	r0, r3
200017dc:	d133      	bne.n	20001846 <MSS_UART_polled_tx+0xa6>
200017de:	1e13      	subs	r3, r2, #0
200017e0:	bf18      	it	ne
200017e2:	2301      	movne	r3, #1
200017e4:	2900      	cmp	r1, #0
200017e6:	bf0c      	ite	eq
200017e8:	2300      	moveq	r3, #0
200017ea:	f003 0301 	andne.w	r3, r3, #1
200017ee:	2b00      	cmp	r3, #0
200017f0:	d029      	beq.n	20001846 <MSS_UART_polled_tx+0xa6>
200017f2:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200017f6:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200017f8:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200017fc:	6803      	ldr	r3, [r0, #0]
200017fe:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001800:	f890 c00a 	ldrb.w	ip, [r0, #10]
20001804:	ea43 0c0c 	orr.w	ip, r3, ip
20001808:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000180c:	f013 0f20 	tst.w	r3, #32
20001810:	d017      	beq.n	20001842 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001812:	2a0f      	cmp	r2, #15
20001814:	d904      	bls.n	20001820 <MSS_UART_polled_tx+0x80>
20001816:	4656      	mov	r6, sl
20001818:	46bc      	mov	ip, r7
2000181a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000181c:	440f      	add	r7, r1
2000181e:	e004      	b.n	2000182a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001820:	b90a      	cbnz	r2, 20001826 <MSS_UART_polled_tx+0x86>
20001822:	4643      	mov	r3, r8
20001824:	e00b      	b.n	2000183e <MSS_UART_polled_tx+0x9e>
20001826:	4616      	mov	r6, r2
20001828:	e7f6      	b.n	20001818 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000182a:	6804      	ldr	r4, [r0, #0]
2000182c:	5cfd      	ldrb	r5, [r7, r3]
2000182e:	7025      	strb	r5, [r4, #0]
20001830:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001834:	f103 0301 	add.w	r3, r3, #1
20001838:	429e      	cmp	r6, r3
2000183a:	d8f6      	bhi.n	2000182a <MSS_UART_polled_tx+0x8a>
2000183c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000183e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20001842:	2a00      	cmp	r2, #0
20001844:	d1da      	bne.n	200017fc <MSS_UART_polled_tx+0x5c>
    }
}
20001846:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000184a:	4770      	bx	lr

2000184c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000184c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000184e:	f24b 3368 	movw	r3, #45928	; 0xb368
20001852:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001856:	4298      	cmp	r0, r3
20001858:	d006      	beq.n	20001868 <MSS_UART_polled_tx_string+0x1c>
2000185a:	f24b 3340 	movw	r3, #45888	; 0xb340
2000185e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001862:	4298      	cmp	r0, r3
20001864:	d000      	beq.n	20001868 <MSS_UART_polled_tx_string+0x1c>
20001866:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001868:	b901      	cbnz	r1, 2000186c <MSS_UART_polled_tx_string+0x20>
2000186a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000186c:	f24b 3368 	movw	r3, #45928	; 0xb368
20001870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001874:	4298      	cmp	r0, r3
20001876:	d005      	beq.n	20001884 <MSS_UART_polled_tx_string+0x38>
20001878:	f24b 3340 	movw	r3, #45888	; 0xb340
2000187c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001880:	4298      	cmp	r0, r3
20001882:	d128      	bne.n	200018d6 <MSS_UART_polled_tx_string+0x8a>
20001884:	b339      	cbz	r1, 200018d6 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001886:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001888:	b32d      	cbz	r5, 200018d6 <MSS_UART_polled_tx_string+0x8a>
2000188a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000188e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001890:	6804      	ldr	r4, [r0, #0]
20001892:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
20001894:	7a82      	ldrb	r2, [r0, #10]
20001896:	ea43 0202 	orr.w	r2, r3, r2
2000189a:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
2000189c:	f013 0f20 	tst.w	r3, #32
200018a0:	d0f7      	beq.n	20001892 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200018a2:	b1c5      	cbz	r5, 200018d6 <MSS_UART_polled_tx_string+0x8a>
200018a4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200018a6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200018aa:	6802      	ldr	r2, [r0, #0]
200018ac:	b2ed      	uxtb	r5, r5
200018ae:	7015      	strb	r5, [r2, #0]
                ++fill_size;
200018b0:	f103 0301 	add.w	r3, r3, #1
200018b4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200018b8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200018ba:	2b0f      	cmp	r3, #15
200018bc:	bf8c      	ite	hi
200018be:	2200      	movhi	r2, #0
200018c0:	2201      	movls	r2, #1
200018c2:	2d00      	cmp	r5, #0
200018c4:	bf0c      	ite	eq
200018c6:	2200      	moveq	r2, #0
200018c8:	f002 0201 	andne.w	r2, r2, #1
200018cc:	2a00      	cmp	r2, #0
200018ce:	d1ec      	bne.n	200018aa <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200018d0:	b10d      	cbz	r5, 200018d6 <MSS_UART_polled_tx_string+0x8a>
200018d2:	46a4      	mov	ip, r4
200018d4:	e7dc      	b.n	20001890 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
200018d6:	bcf0      	pop	{r4, r5, r6, r7}
200018d8:	4770      	bx	lr
200018da:	bf00      	nop

200018dc <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200018dc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018de:	f24b 3368 	movw	r3, #45928	; 0xb368
200018e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e6:	4298      	cmp	r0, r3
200018e8:	d006      	beq.n	200018f8 <MSS_UART_irq_tx+0x1c>
200018ea:	f24b 3340 	movw	r3, #45888	; 0xb340
200018ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018f2:	4298      	cmp	r0, r3
200018f4:	d000      	beq.n	200018f8 <MSS_UART_irq_tx+0x1c>
200018f6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
200018f8:	b901      	cbnz	r1, 200018fc <MSS_UART_irq_tx+0x20>
200018fa:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200018fc:	b90a      	cbnz	r2, 20001902 <MSS_UART_irq_tx+0x26>
200018fe:	be00      	bkpt	0x0000
20001900:	e036      	b.n	20001970 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20001902:	2900      	cmp	r1, #0
20001904:	d034      	beq.n	20001970 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20001906:	f24b 3368 	movw	r3, #45928	; 0xb368
2000190a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000190e:	4298      	cmp	r0, r3
20001910:	d005      	beq.n	2000191e <MSS_UART_irq_tx+0x42>
20001912:	f24b 3340 	movw	r3, #45888	; 0xb340
20001916:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000191a:	4298      	cmp	r0, r3
2000191c:	d128      	bne.n	20001970 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
2000191e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20001920:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20001922:	f04f 0300 	mov.w	r3, #0
20001926:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001928:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000192a:	b219      	sxth	r1, r3
2000192c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001930:	f003 031f 	and.w	r3, r3, #31
20001934:	f04f 0201 	mov.w	r2, #1
20001938:	fa02 f403 	lsl.w	r4, r2, r3
2000193c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001940:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001944:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001948:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000194c:	f641 3185 	movw	r1, #7045	; 0x1b85
20001950:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001954:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20001956:	6841      	ldr	r1, [r0, #4]
20001958:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000195c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000195e:	b208      	sxth	r0, r1
20001960:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001964:	f001 011f 	and.w	r1, r1, #31
20001968:	fa02 f201 	lsl.w	r2, r2, r1
2000196c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001970:	bc10      	pop	{r4}
20001972:	4770      	bx	lr

20001974 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001974:	f24b 3368 	movw	r3, #45928	; 0xb368
20001978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000197c:	4298      	cmp	r0, r3
2000197e:	d009      	beq.n	20001994 <MSS_UART_tx_complete+0x20>
20001980:	f24b 3340 	movw	r3, #45888	; 0xb340
20001984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001988:	4298      	cmp	r0, r3
2000198a:	d003      	beq.n	20001994 <MSS_UART_tx_complete+0x20>
2000198c:	be00      	bkpt	0x0000
2000198e:	f04f 0000 	mov.w	r0, #0
20001992:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001994:	6803      	ldr	r3, [r0, #0]
20001996:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001998:	7a82      	ldrb	r2, [r0, #10]
2000199a:	ea43 0202 	orr.w	r2, r3, r2
2000199e:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200019a0:	6902      	ldr	r2, [r0, #16]
200019a2:	b112      	cbz	r2, 200019aa <MSS_UART_tx_complete+0x36>
200019a4:	f04f 0000 	mov.w	r0, #0
200019a8:	4770      	bx	lr
200019aa:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
200019ae:	4770      	bx	lr

200019b0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200019b0:	b410      	push	{r4}
200019b2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019b4:	f24b 3068 	movw	r0, #45928	; 0xb368
200019b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019bc:	4283      	cmp	r3, r0
200019be:	d006      	beq.n	200019ce <MSS_UART_get_rx+0x1e>
200019c0:	f24b 3040 	movw	r0, #45888	; 0xb340
200019c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019c8:	4283      	cmp	r3, r0
200019ca:	d000      	beq.n	200019ce <MSS_UART_get_rx+0x1e>
200019cc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
200019ce:	b901      	cbnz	r1, 200019d2 <MSS_UART_get_rx+0x22>
200019d0:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
200019d2:	b902      	cbnz	r2, 200019d6 <MSS_UART_get_rx+0x26>
200019d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200019d6:	f24b 3068 	movw	r0, #45928	; 0xb368
200019da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019de:	4283      	cmp	r3, r0
200019e0:	d005      	beq.n	200019ee <MSS_UART_get_rx+0x3e>
200019e2:	f24b 3040 	movw	r0, #45888	; 0xb340
200019e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019ea:	4283      	cmp	r3, r0
200019ec:	d12a      	bne.n	20001a44 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
200019ee:	1e10      	subs	r0, r2, #0
200019f0:	bf18      	it	ne
200019f2:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200019f4:	2900      	cmp	r1, #0
200019f6:	bf0c      	ite	eq
200019f8:	2400      	moveq	r4, #0
200019fa:	f000 0401 	andne.w	r4, r0, #1
200019fe:	b30c      	cbz	r4, 20001a44 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001a00:	681c      	ldr	r4, [r3, #0]
20001a02:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001a06:	7a9c      	ldrb	r4, [r3, #10]
20001a08:	ea4c 0404 	orr.w	r4, ip, r4
20001a0c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001a0e:	ea1c 0f00 	tst.w	ip, r0
20001a12:	d017      	beq.n	20001a44 <MSS_UART_get_rx+0x94>
20001a14:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001a18:	681c      	ldr	r4, [r3, #0]
20001a1a:	f894 c000 	ldrb.w	ip, [r4]
20001a1e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20001a22:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20001a26:	681c      	ldr	r4, [r3, #0]
20001a28:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20001a2c:	7a9c      	ldrb	r4, [r3, #10]
20001a2e:	ea4c 0404 	orr.w	r4, ip, r4
20001a32:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001a34:	4282      	cmp	r2, r0
20001a36:	bf94      	ite	ls
20001a38:	2400      	movls	r4, #0
20001a3a:	f00c 0401 	andhi.w	r4, ip, #1
20001a3e:	2c00      	cmp	r4, #0
20001a40:	d1ea      	bne.n	20001a18 <MSS_UART_get_rx+0x68>
20001a42:	e001      	b.n	20001a48 <MSS_UART_get_rx+0x98>
20001a44:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001a48:	bc10      	pop	{r4}
20001a4a:	4770      	bx	lr

20001a4c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20001a4c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a4e:	f24b 3368 	movw	r3, #45928	; 0xb368
20001a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a56:	4298      	cmp	r0, r3
20001a58:	d007      	beq.n	20001a6a <MSS_UART_enable_irq+0x1e>
20001a5a:	f24b 3340 	movw	r3, #45888	; 0xb340
20001a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a62:	4298      	cmp	r0, r3
20001a64:	d001      	beq.n	20001a6a <MSS_UART_enable_irq+0x1e>
20001a66:	be00      	bkpt	0x0000
20001a68:	e022      	b.n	20001ab0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001a6a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a6c:	fa0f fc83 	sxth.w	ip, r3
20001a70:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20001a74:	f003 031f 	and.w	r3, r3, #31
20001a78:	f04f 0201 	mov.w	r2, #1
20001a7c:	fa02 f403 	lsl.w	r4, r2, r3
20001a80:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a84:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a88:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
20001a8c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20001a90:	6804      	ldr	r4, [r0, #0]
20001a92:	f894 c004 	ldrb.w	ip, [r4, #4]
20001a96:	ea41 010c 	orr.w	r1, r1, ip
20001a9a:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001a9c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001a9e:	b208      	sxth	r0, r1
20001aa0:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001aa4:	f001 011f 	and.w	r1, r1, #31
20001aa8:	fa02 f201 	lsl.w	r2, r2, r1
20001aac:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001ab0:	bc10      	pop	{r4}
20001ab2:	4770      	bx	lr

20001ab4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ab4:	f24b 3368 	movw	r3, #45928	; 0xb368
20001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001abc:	4298      	cmp	r0, r3
20001abe:	d007      	beq.n	20001ad0 <MSS_UART_disable_irq+0x1c>
20001ac0:	f24b 3340 	movw	r3, #45888	; 0xb340
20001ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac8:	4298      	cmp	r0, r3
20001aca:	d001      	beq.n	20001ad0 <MSS_UART_disable_irq+0x1c>
20001acc:	be00      	bkpt	0x0000
20001ace:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001ad0:	6803      	ldr	r3, [r0, #0]
20001ad2:	791a      	ldrb	r2, [r3, #4]
20001ad4:	ea22 0201 	bic.w	r2, r2, r1
20001ad8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001ada:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001adc:	b218      	sxth	r0, r3
20001ade:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001ae2:	f003 031f 	and.w	r3, r3, #31
20001ae6:	f04f 0201 	mov.w	r2, #1
20001aea:	fa02 f203 	lsl.w	r2, r2, r3
20001aee:	f24e 1300 	movw	r3, #57600	; 0xe100
20001af2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001af6:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20001afa:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20001afe:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001b00:	bf01      	itttt	eq
20001b02:	f24e 1300 	movweq	r3, #57600	; 0xe100
20001b06:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20001b0a:	3020      	addeq	r0, #32
20001b0c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20001b10:	4770      	bx	lr
20001b12:	bf00      	nop

20001b14 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001b14:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b16:	f24b 3368 	movw	r3, #45928	; 0xb368
20001b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b1e:	4298      	cmp	r0, r3
20001b20:	d007      	beq.n	20001b32 <MSS_UART_isr+0x1e>
20001b22:	f24b 3340 	movw	r3, #45888	; 0xb340
20001b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b2a:	4298      	cmp	r0, r3
20001b2c:	d001      	beq.n	20001b32 <MSS_UART_isr+0x1e>
20001b2e:	be00      	bkpt	0x0000
20001b30:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001b32:	6803      	ldr	r3, [r0, #0]
20001b34:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001b36:	f003 030f 	and.w	r3, r3, #15
20001b3a:	2b0c      	cmp	r3, #12
20001b3c:	d820      	bhi.n	20001b80 <MSS_UART_isr+0x6c>
20001b3e:	e8df f003 	tbb	[pc, r3]
20001b42:	1f07      	.short	0x1f07
20001b44:	1f131f0d 	.word	0x1f131f0d
20001b48:	1f1f1f19 	.word	0x1f1f1f19
20001b4c:	1f1f      	.short	0x1f1f
20001b4e:	13          	.byte	0x13
20001b4f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001b50:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001b52:	b90b      	cbnz	r3, 20001b58 <MSS_UART_isr+0x44>
20001b54:	be00      	bkpt	0x0000
20001b56:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001b58:	4798      	blx	r3
20001b5a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001b5c:	6a03      	ldr	r3, [r0, #32]
20001b5e:	b90b      	cbnz	r3, 20001b64 <MSS_UART_isr+0x50>
20001b60:	be00      	bkpt	0x0000
20001b62:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001b64:	4798      	blx	r3
20001b66:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001b68:	69c3      	ldr	r3, [r0, #28]
20001b6a:	b90b      	cbnz	r3, 20001b70 <MSS_UART_isr+0x5c>
20001b6c:	be00      	bkpt	0x0000
20001b6e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001b70:	4798      	blx	r3
20001b72:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001b74:	6983      	ldr	r3, [r0, #24]
20001b76:	b90b      	cbnz	r3, 20001b7c <MSS_UART_isr+0x68>
20001b78:	be00      	bkpt	0x0000
20001b7a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20001b7c:	4798      	blx	r3
20001b7e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001b80:	be00      	bkpt	0x0000
20001b82:	bd08      	pop	{r3, pc}

20001b84 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001b84:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b86:	f24b 3368 	movw	r3, #45928	; 0xb368
20001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8e:	4298      	cmp	r0, r3
20001b90:	d006      	beq.n	20001ba0 <default_tx_handler+0x1c>
20001b92:	f24b 3340 	movw	r3, #45888	; 0xb340
20001b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9a:	4298      	cmp	r0, r3
20001b9c:	d000      	beq.n	20001ba0 <default_tx_handler+0x1c>
20001b9e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001ba0:	68c2      	ldr	r2, [r0, #12]
20001ba2:	b902      	cbnz	r2, 20001ba6 <default_tx_handler+0x22>
20001ba4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001ba6:	6901      	ldr	r1, [r0, #16]
20001ba8:	b901      	cbnz	r1, 20001bac <default_tx_handler+0x28>
20001baa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001bac:	f24b 3368 	movw	r3, #45928	; 0xb368
20001bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb4:	4298      	cmp	r0, r3
20001bb6:	d005      	beq.n	20001bc4 <default_tx_handler+0x40>
20001bb8:	f24b 3340 	movw	r3, #45888	; 0xb340
20001bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc0:	4298      	cmp	r0, r3
20001bc2:	d130      	bne.n	20001c26 <default_tx_handler+0xa2>
20001bc4:	2a00      	cmp	r2, #0
20001bc6:	d02e      	beq.n	20001c26 <default_tx_handler+0xa2>
20001bc8:	2900      	cmp	r1, #0
20001bca:	d02c      	beq.n	20001c26 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001bcc:	6803      	ldr	r3, [r0, #0]
20001bce:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001bd0:	7a82      	ldrb	r2, [r0, #10]
20001bd2:	ea43 0202 	orr.w	r2, r3, r2
20001bd6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001bd8:	f013 0f20 	tst.w	r3, #32
20001bdc:	d01a      	beq.n	20001c14 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001bde:	6902      	ldr	r2, [r0, #16]
20001be0:	6943      	ldr	r3, [r0, #20]
20001be2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001be6:	2b0f      	cmp	r3, #15
20001be8:	d904      	bls.n	20001bf4 <default_tx_handler+0x70>
20001bea:	f04f 0c10 	mov.w	ip, #16
20001bee:	f04f 0300 	mov.w	r3, #0
20001bf2:	e002      	b.n	20001bfa <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001bf4:	b173      	cbz	r3, 20001c14 <default_tx_handler+0x90>
20001bf6:	469c      	mov	ip, r3
20001bf8:	e7f9      	b.n	20001bee <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001bfa:	6802      	ldr	r2, [r0, #0]
20001bfc:	68c4      	ldr	r4, [r0, #12]
20001bfe:	6941      	ldr	r1, [r0, #20]
20001c00:	5c61      	ldrb	r1, [r4, r1]
20001c02:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001c04:	6942      	ldr	r2, [r0, #20]
20001c06:	f102 0201 	add.w	r2, r2, #1
20001c0a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001c0c:	f103 0301 	add.w	r3, r3, #1
20001c10:	4563      	cmp	r3, ip
20001c12:	d3f2      	bcc.n	20001bfa <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001c14:	6942      	ldr	r2, [r0, #20]
20001c16:	6903      	ldr	r3, [r0, #16]
20001c18:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001c1a:	bf01      	itttt	eq
20001c1c:	2300      	moveq	r3, #0
20001c1e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001c20:	6842      	ldreq	r2, [r0, #4]
20001c22:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001c26:	bc10      	pop	{r4}
20001c28:	4770      	bx	lr
20001c2a:	bf00      	nop

20001c2c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001c2c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c2e:	f24b 3368 	movw	r3, #45928	; 0xb368
20001c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c36:	4298      	cmp	r0, r3
20001c38:	d006      	beq.n	20001c48 <MSS_UART_set_rx_handler+0x1c>
20001c3a:	f24b 3340 	movw	r3, #45888	; 0xb340
20001c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c42:	4298      	cmp	r0, r3
20001c44:	d000      	beq.n	20001c48 <MSS_UART_set_rx_handler+0x1c>
20001c46:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001c48:	b901      	cbnz	r1, 20001c4c <MSS_UART_set_rx_handler+0x20>
20001c4a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001c4c:	2ac0      	cmp	r2, #192	; 0xc0
20001c4e:	d900      	bls.n	20001c52 <MSS_UART_set_rx_handler+0x26>
20001c50:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001c52:	f24b 3368 	movw	r3, #45928	; 0xb368
20001c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c5a:	4298      	cmp	r0, r3
20001c5c:	d005      	beq.n	20001c6a <MSS_UART_set_rx_handler+0x3e>
20001c5e:	f24b 3340 	movw	r3, #45888	; 0xb340
20001c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c66:	4298      	cmp	r0, r3
20001c68:	d12f      	bne.n	20001cca <MSS_UART_set_rx_handler+0x9e>
20001c6a:	2ac0      	cmp	r2, #192	; 0xc0
20001c6c:	bf8c      	ite	hi
20001c6e:	2300      	movhi	r3, #0
20001c70:	2301      	movls	r3, #1
20001c72:	2900      	cmp	r1, #0
20001c74:	bf0c      	ite	eq
20001c76:	2300      	moveq	r3, #0
20001c78:	f003 0301 	andne.w	r3, r3, #1
20001c7c:	b32b      	cbz	r3, 20001cca <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001c7e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001c80:	6803      	ldr	r3, [r0, #0]
20001c82:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20001c86:	f042 020a 	orr.w	r2, r2, #10
20001c8a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001c8c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c8e:	b219      	sxth	r1, r3
20001c90:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001c94:	f003 031f 	and.w	r3, r3, #31
20001c98:	f04f 0201 	mov.w	r2, #1
20001c9c:	fa02 f403 	lsl.w	r4, r2, r3
20001ca0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ca4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001ca8:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001cac:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001cb0:	6841      	ldr	r1, [r0, #4]
20001cb2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001cb6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001cb8:	b208      	sxth	r0, r1
20001cba:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001cbe:	f001 011f 	and.w	r1, r1, #31
20001cc2:	fa02 f201 	lsl.w	r2, r2, r1
20001cc6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001cca:	bc10      	pop	{r4}
20001ccc:	4770      	bx	lr
20001cce:	bf00      	nop

20001cd0 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001cd0:	f24b 3368 	movw	r3, #45928	; 0xb368
20001cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd8:	4298      	cmp	r0, r3
20001cda:	d007      	beq.n	20001cec <MSS_UART_set_loopback+0x1c>
20001cdc:	f24b 3340 	movw	r3, #45888	; 0xb340
20001ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce4:	4298      	cmp	r0, r3
20001ce6:	d001      	beq.n	20001cec <MSS_UART_set_loopback+0x1c>
20001ce8:	be00      	bkpt	0x0000
20001cea:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001cec:	b929      	cbnz	r1, 20001cfa <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001cee:	6843      	ldr	r3, [r0, #4]
20001cf0:	f04f 0200 	mov.w	r2, #0
20001cf4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001cf8:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001cfa:	6843      	ldr	r3, [r0, #4]
20001cfc:	f04f 0201 	mov.w	r2, #1
20001d00:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001d04:	4770      	bx	lr
20001d06:	bf00      	nop

20001d08 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001d08:	4668      	mov	r0, sp
20001d0a:	f020 0107 	bic.w	r1, r0, #7
20001d0e:	468d      	mov	sp, r1
20001d10:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001d12:	f24b 3068 	movw	r0, #45928	; 0xb368
20001d16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d1a:	f7ff fefb 	bl	20001b14 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d26:	f44f 6280 	mov.w	r2, #1024	; 0x400
20001d2a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001d2e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001d32:	4685      	mov	sp, r0
20001d34:	4770      	bx	lr
20001d36:	bf00      	nop

20001d38 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001d38:	4668      	mov	r0, sp
20001d3a:	f020 0107 	bic.w	r1, r0, #7
20001d3e:	468d      	mov	sp, r1
20001d40:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001d42:	f24b 3040 	movw	r0, #45888	; 0xb340
20001d46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d4a:	f7ff fee3 	bl	20001b14 <MSS_UART_isr>
20001d4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d56:	f44f 6200 	mov.w	r2, #2048	; 0x800
20001d5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001d5e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001d62:	4685      	mov	sp, r0
20001d64:	4770      	bx	lr
20001d66:	bf00      	nop

20001d68 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001d68:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d6a:	f24b 3368 	movw	r3, #45928	; 0xb368
20001d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d72:	4298      	cmp	r0, r3
20001d74:	d006      	beq.n	20001d84 <MSS_UART_set_rxstatus_handler+0x1c>
20001d76:	f24b 3340 	movw	r3, #45888	; 0xb340
20001d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d7e:	4298      	cmp	r0, r3
20001d80:	d000      	beq.n	20001d84 <MSS_UART_set_rxstatus_handler+0x1c>
20001d82:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001d84:	b901      	cbnz	r1, 20001d88 <MSS_UART_set_rxstatus_handler+0x20>
20001d86:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d88:	f24b 3368 	movw	r3, #45928	; 0xb368
20001d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d90:	4298      	cmp	r0, r3
20001d92:	d005      	beq.n	20001da0 <MSS_UART_set_rxstatus_handler+0x38>
20001d94:	f24b 3340 	movw	r3, #45888	; 0xb340
20001d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d9c:	4298      	cmp	r0, r3
20001d9e:	d120      	bne.n	20001de2 <MSS_UART_set_rxstatus_handler+0x7a>
20001da0:	b1f9      	cbz	r1, 20001de2 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001da2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001da4:	8903      	ldrh	r3, [r0, #8]
20001da6:	b219      	sxth	r1, r3
20001da8:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001dac:	f003 031f 	and.w	r3, r3, #31
20001db0:	f04f 0201 	mov.w	r2, #1
20001db4:	fa02 f403 	lsl.w	r4, r2, r3
20001db8:	f24e 1300 	movw	r3, #57600	; 0xe100
20001dbc:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001dc0:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001dc4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001dc8:	6841      	ldr	r1, [r0, #4]
20001dca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001dce:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001dd0:	b208      	sxth	r0, r1
20001dd2:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001dd6:	f001 011f 	and.w	r1, r1, #31
20001dda:	fa02 f201 	lsl.w	r2, r2, r1
20001dde:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001de2:	bc10      	pop	{r4}
20001de4:	4770      	bx	lr
20001de6:	bf00      	nop

20001de8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001de8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001dea:	f24b 3368 	movw	r3, #45928	; 0xb368
20001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df2:	4298      	cmp	r0, r3
20001df4:	d006      	beq.n	20001e04 <MSS_UART_set_tx_handler+0x1c>
20001df6:	f24b 3340 	movw	r3, #45888	; 0xb340
20001dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dfe:	4298      	cmp	r0, r3
20001e00:	d000      	beq.n	20001e04 <MSS_UART_set_tx_handler+0x1c>
20001e02:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001e04:	b901      	cbnz	r1, 20001e08 <MSS_UART_set_tx_handler+0x20>
20001e06:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e08:	f24b 3368 	movw	r3, #45928	; 0xb368
20001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e10:	4298      	cmp	r0, r3
20001e12:	d005      	beq.n	20001e20 <MSS_UART_set_tx_handler+0x38>
20001e14:	f24b 3340 	movw	r3, #45888	; 0xb340
20001e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e1c:	4298      	cmp	r0, r3
20001e1e:	d124      	bne.n	20001e6a <MSS_UART_set_tx_handler+0x82>
20001e20:	b319      	cbz	r1, 20001e6a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001e22:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001e24:	f04f 0300 	mov.w	r3, #0
20001e28:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
20001e2a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001e2c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001e2e:	b219      	sxth	r1, r3
20001e30:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001e34:	f003 031f 	and.w	r3, r3, #31
20001e38:	f04f 0201 	mov.w	r2, #1
20001e3c:	fa02 f403 	lsl.w	r4, r2, r3
20001e40:	f24e 1300 	movw	r3, #57600	; 0xe100
20001e44:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001e48:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001e4c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001e50:	6841      	ldr	r1, [r0, #4]
20001e52:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001e56:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001e58:	b208      	sxth	r0, r1
20001e5a:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001e5e:	f001 011f 	and.w	r1, r1, #31
20001e62:	fa02 f201 	lsl.w	r2, r2, r1
20001e66:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001e6a:	bc10      	pop	{r4}
20001e6c:	4770      	bx	lr
20001e6e:	bf00      	nop

20001e70 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001e70:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e72:	f24b 3368 	movw	r3, #45928	; 0xb368
20001e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e7a:	4298      	cmp	r0, r3
20001e7c:	d006      	beq.n	20001e8c <MSS_UART_set_modemstatus_handler+0x1c>
20001e7e:	f24b 3340 	movw	r3, #45888	; 0xb340
20001e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e86:	4298      	cmp	r0, r3
20001e88:	d000      	beq.n	20001e8c <MSS_UART_set_modemstatus_handler+0x1c>
20001e8a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001e8c:	b901      	cbnz	r1, 20001e90 <MSS_UART_set_modemstatus_handler+0x20>
20001e8e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e90:	f24b 3368 	movw	r3, #45928	; 0xb368
20001e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e98:	4298      	cmp	r0, r3
20001e9a:	d005      	beq.n	20001ea8 <MSS_UART_set_modemstatus_handler+0x38>
20001e9c:	f24b 3340 	movw	r3, #45888	; 0xb340
20001ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ea4:	4298      	cmp	r0, r3
20001ea6:	d120      	bne.n	20001eea <MSS_UART_set_modemstatus_handler+0x7a>
20001ea8:	b1f9      	cbz	r1, 20001eea <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
20001eaa:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001eac:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001eae:	b219      	sxth	r1, r3
20001eb0:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001eb4:	f003 031f 	and.w	r3, r3, #31
20001eb8:	f04f 0201 	mov.w	r2, #1
20001ebc:	fa02 f403 	lsl.w	r4, r2, r3
20001ec0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ec4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001ec8:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001ecc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001ed0:	6841      	ldr	r1, [r0, #4]
20001ed2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001ed6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001ed8:	b208      	sxth	r0, r1
20001eda:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001ede:	f001 011f 	and.w	r1, r1, #31
20001ee2:	fa02 f201 	lsl.w	r2, r2, r1
20001ee6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001eea:	bc10      	pop	{r4}
20001eec:	4770      	bx	lr
20001eee:	bf00      	nop

20001ef0 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001ef0:	b410      	push	{r4}
20001ef2:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ef4:	f24b 3068 	movw	r0, #45928	; 0xb368
20001ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001efc:	4283      	cmp	r3, r0
20001efe:	d006      	beq.n	20001f0e <MSS_UART_fill_tx_fifo+0x1e>
20001f00:	f24b 3040 	movw	r0, #45888	; 0xb340
20001f04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f08:	4283      	cmp	r3, r0
20001f0a:	d000      	beq.n	20001f0e <MSS_UART_fill_tx_fifo+0x1e>
20001f0c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001f0e:	b901      	cbnz	r1, 20001f12 <MSS_UART_fill_tx_fifo+0x22>
20001f10:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001f12:	b902      	cbnz	r2, 20001f16 <MSS_UART_fill_tx_fifo+0x26>
20001f14:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001f16:	f24b 3068 	movw	r0, #45928	; 0xb368
20001f1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f1e:	4283      	cmp	r3, r0
20001f20:	d005      	beq.n	20001f2e <MSS_UART_fill_tx_fifo+0x3e>
20001f22:	f24b 3040 	movw	r0, #45888	; 0xb340
20001f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f2a:	4283      	cmp	r3, r0
20001f2c:	d126      	bne.n	20001f7c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001f2e:	1e10      	subs	r0, r2, #0
20001f30:	bf18      	it	ne
20001f32:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001f34:	2900      	cmp	r1, #0
20001f36:	bf0c      	ite	eq
20001f38:	2400      	moveq	r4, #0
20001f3a:	f000 0401 	andne.w	r4, r0, #1
20001f3e:	b1ec      	cbz	r4, 20001f7c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001f40:	681c      	ldr	r4, [r3, #0]
20001f42:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001f46:	7a9c      	ldrb	r4, [r3, #10]
20001f48:	ea4c 0404 	orr.w	r4, ip, r4
20001f4c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001f4e:	f01c 0f20 	tst.w	ip, #32
20001f52:	d013      	beq.n	20001f7c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001f54:	2a0f      	cmp	r2, #15
20001f56:	d904      	bls.n	20001f62 <MSS_UART_fill_tx_fifo+0x72>
20001f58:	f04f 0410 	mov.w	r4, #16
20001f5c:	f04f 0000 	mov.w	r0, #0
20001f60:	e002      	b.n	20001f68 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f62:	b158      	cbz	r0, 20001f7c <MSS_UART_fill_tx_fifo+0x8c>
20001f64:	4614      	mov	r4, r2
20001f66:	e7f9      	b.n	20001f5c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001f68:	681a      	ldr	r2, [r3, #0]
20001f6a:	f811 c000 	ldrb.w	ip, [r1, r0]
20001f6e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f72:	f100 0001 	add.w	r0, r0, #1
20001f76:	42a0      	cmp	r0, r4
20001f78:	d3f6      	bcc.n	20001f68 <MSS_UART_fill_tx_fifo+0x78>
20001f7a:	e001      	b.n	20001f80 <MSS_UART_fill_tx_fifo+0x90>
20001f7c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001f80:	bc10      	pop	{r4}
20001f82:	4770      	bx	lr

20001f84 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001f84:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f86:	f24b 3368 	movw	r3, #45928	; 0xb368
20001f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f8e:	4298      	cmp	r0, r3
20001f90:	d009      	beq.n	20001fa6 <MSS_UART_get_rx_status+0x22>
20001f92:	f24b 3340 	movw	r3, #45888	; 0xb340
20001f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f9a:	4298      	cmp	r0, r3
20001f9c:	d003      	beq.n	20001fa6 <MSS_UART_get_rx_status+0x22>
20001f9e:	be00      	bkpt	0x0000
20001fa0:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001fa4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001fa6:	6813      	ldr	r3, [r2, #0]
20001fa8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001faa:	7a93      	ldrb	r3, [r2, #10]
20001fac:	ea40 0003 	orr.w	r0, r0, r3
20001fb0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001fb4:	f04f 0300 	mov.w	r3, #0
20001fb8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001fba:	4770      	bx	lr

20001fbc <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001fbc:	f24b 3368 	movw	r3, #45928	; 0xb368
20001fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc4:	4298      	cmp	r0, r3
20001fc6:	d009      	beq.n	20001fdc <MSS_UART_get_modem_status+0x20>
20001fc8:	f24b 3340 	movw	r3, #45888	; 0xb340
20001fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fd0:	4298      	cmp	r0, r3
20001fd2:	d003      	beq.n	20001fdc <MSS_UART_get_modem_status+0x20>
20001fd4:	be00      	bkpt	0x0000
20001fd6:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001fda:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001fdc:	6803      	ldr	r3, [r0, #0]
20001fde:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001fe0:	4770      	bx	lr
20001fe2:	bf00      	nop

20001fe4 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001fe4:	f24b 3368 	movw	r3, #45928	; 0xb368
20001fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fec:	4298      	cmp	r0, r3
20001fee:	d009      	beq.n	20002004 <MSS_UART_get_tx_status+0x20>
20001ff0:	f24b 3340 	movw	r3, #45888	; 0xb340
20001ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff8:	4298      	cmp	r0, r3
20001ffa:	d003      	beq.n	20002004 <MSS_UART_get_tx_status+0x20>
20001ffc:	be00      	bkpt	0x0000
20001ffe:	f04f 0000 	mov.w	r0, #0
20002002:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20002004:	6803      	ldr	r3, [r0, #0]
20002006:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20002008:	7a82      	ldrb	r2, [r0, #10]
2000200a:	ea43 0202 	orr.w	r2, r3, r2
2000200e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20002010:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20002014:	4770      	bx	lr
20002016:	bf00      	nop

20002018 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20002018:	b570      	push	{r4, r5, r6, lr}
2000201a:	4604      	mov	r4, r0
2000201c:	460d      	mov	r5, r1
2000201e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002020:	f24b 3368 	movw	r3, #45928	; 0xb368
20002024:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002028:	4298      	cmp	r0, r3
2000202a:	d006      	beq.n	2000203a <MSS_UART_init+0x22>
2000202c:	f24b 3340 	movw	r3, #45888	; 0xb340
20002030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002034:	4298      	cmp	r0, r3
20002036:	d000      	beq.n	2000203a <MSS_UART_init+0x22>
20002038:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000203a:	b905      	cbnz	r5, 2000203e <MSS_UART_init+0x26>
2000203c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
2000203e:	f001 fa8f 	bl	20003560 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20002042:	f24b 3368 	movw	r3, #45928	; 0xb368
20002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000204a:	429c      	cmp	r4, r3
2000204c:	d126      	bne.n	2000209c <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
2000204e:	f24b 3368 	movw	r3, #45928	; 0xb368
20002052:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002056:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000205a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000205c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002060:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20002062:	f04f 020a 	mov.w	r2, #10
20002066:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20002068:	f64a 4328 	movw	r3, #44072	; 0xac28
2000206c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002070:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20002072:	f242 0300 	movw	r3, #8192	; 0x2000
20002076:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000207a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000207c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002080:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002082:	f24e 1200 	movw	r2, #57600	; 0xe100
20002086:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000208a:	f44f 6180 	mov.w	r1, #1024	; 0x400
2000208e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20002092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002094:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002098:	631a      	str	r2, [r3, #48]	; 0x30
2000209a:	e025      	b.n	200020e8 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
2000209c:	f240 0300 	movw	r3, #0
200020a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
200020a4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200020a6:	f240 0300 	movw	r3, #0
200020aa:	f2c4 2320 	movt	r3, #16928	; 0x4220
200020ae:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
200020b0:	f04f 030b 	mov.w	r3, #11
200020b4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
200020b6:	f64a 432c 	movw	r3, #44076	; 0xac2c
200020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020be:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200020c0:	f242 0300 	movw	r3, #8192	; 0x2000
200020c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200020ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200020ce:	631a      	str	r2, [r3, #48]	; 0x30
200020d0:	f24e 1200 	movw	r2, #57600	; 0xe100
200020d4:	f2ce 0200 	movt	r2, #57344	; 0xe000
200020d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
200020dc:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200020e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200020e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200020e6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200020e8:	6823      	ldr	r3, [r4, #0]
200020ea:	f04f 0200 	mov.w	r2, #0
200020ee:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200020f0:	b915      	cbnz	r5, 200020f8 <MSS_UART_init+0xe0>
200020f2:	f04f 0501 	mov.w	r5, #1
200020f6:	e00f      	b.n	20002118 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200020f8:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
200020fc:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002100:	ea4f 1515 	mov.w	r5, r5, lsr #4
20002104:	bf18      	it	ne
20002106:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002108:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
2000210c:	bf38      	it	cc
2000210e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002110:	d302      	bcc.n	20002118 <MSS_UART_init+0x100>
20002112:	be00      	bkpt	0x0000
20002114:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20002118:	6863      	ldr	r3, [r4, #4]
2000211a:	f04f 0201 	mov.w	r2, #1
2000211e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002122:	6823      	ldr	r3, [r4, #0]
20002124:	ea4f 2215 	mov.w	r2, r5, lsr #8
20002128:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000212a:	6823      	ldr	r3, [r4, #0]
2000212c:	b2ed      	uxtb	r5, r5
2000212e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002130:	6862      	ldr	r2, [r4, #4]
20002132:	f04f 0300 	mov.w	r3, #0
20002136:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000213a:	6822      	ldr	r2, [r4, #0]
2000213c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000213e:	6822      	ldr	r2, [r4, #0]
20002140:	f04f 010e 	mov.w	r1, #14
20002144:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002146:	6862      	ldr	r2, [r4, #4]
20002148:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000214c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
2000214e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20002150:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002152:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20002154:	f641 3285 	movw	r2, #7045	; 0x1b85
20002158:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000215c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
2000215e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20002160:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002162:	72a3      	strb	r3, [r4, #10]
}
20002164:	bd70      	pop	{r4, r5, r6, pc}
20002166:	bf00      	nop

20002168 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002168:	f24b 3390 	movw	r3, #45968	; 0xb390
2000216c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002170:	4298      	cmp	r0, r3
20002172:	d006      	beq.n	20002182 <MSS_I2C_get_status+0x1a>
20002174:	f24b 4304 	movw	r3, #46084	; 0xb404
20002178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217c:	4298      	cmp	r0, r3
2000217e:	d000      	beq.n	20002182 <MSS_I2C_get_status+0x1a>
20002180:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
20002182:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
20002186:	4770      	bx	lr

20002188 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20002188:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000218a:	f24b 3290 	movw	r2, #45968	; 0xb390
2000218e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002192:	4290      	cmp	r0, r2
20002194:	d006      	beq.n	200021a4 <MSS_I2C_wait_complete+0x1c>
20002196:	f24b 4204 	movw	r2, #46084	; 0xb404
2000219a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000219e:	4290      	cmp	r0, r2
200021a0:	d000      	beq.n	200021a4 <MSS_I2C_wait_complete+0x1c>
200021a2:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
200021a4:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
200021a6:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
200021aa:	2801      	cmp	r0, #1
200021ac:	d0fb      	beq.n	200021a6 <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
200021ae:	4770      	bx	lr

200021b0 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
200021b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
200021b2:	b17b      	cbz	r3, 200021d4 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
200021b4:	428b      	cmp	r3, r1
200021b6:	d903      	bls.n	200021c0 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
200021b8:	ebc1 0303 	rsb	r3, r1, r3
200021bc:	6403      	str	r3, [r0, #64]	; 0x40
200021be:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
200021c0:	f04f 0303 	mov.w	r3, #3
200021c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
200021c8:	f04f 0300 	mov.w	r3, #0
200021cc:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
200021ce:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
200021d2:	6403      	str	r3, [r0, #64]	; 0x40
200021d4:	4770      	bx	lr
200021d6:	bf00      	nop

200021d8 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200021d8:	f24b 3390 	movw	r3, #45968	; 0xb390
200021dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e0:	4298      	cmp	r0, r3
200021e2:	d006      	beq.n	200021f2 <MSS_I2C_set_slave_mem_offset_length+0x1a>
200021e4:	f24b 4304 	movw	r3, #46084	; 0xb404
200021e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ec:	4298      	cmp	r0, r3
200021ee:	d000      	beq.n	200021f2 <MSS_I2C_set_slave_mem_offset_length+0x1a>
200021f0:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
200021f2:	2902      	cmp	r1, #2
200021f4:	d904      	bls.n	20002200 <MSS_I2C_set_slave_mem_offset_length+0x28>
200021f6:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
200021f8:	f04f 0302 	mov.w	r3, #2
200021fc:	6603      	str	r3, [r0, #96]	; 0x60
200021fe:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20002200:	6601      	str	r1, [r0, #96]	; 0x60
20002202:	4770      	bx	lr

20002204 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002204:	f24b 3390 	movw	r3, #45968	; 0xb390
20002208:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000220c:	4298      	cmp	r0, r3
2000220e:	d006      	beq.n	2000221e <MSS_I2C_register_write_handler+0x1a>
20002210:	f24b 4304 	movw	r3, #46084	; 0xb404
20002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002218:	4298      	cmp	r0, r3
2000221a:	d000      	beq.n	2000221e <MSS_I2C_register_write_handler+0x1a>
2000221c:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
2000221e:	6641      	str	r1, [r0, #100]	; 0x64
}
20002220:	4770      	bx	lr
20002222:	bf00      	nop

20002224 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20002224:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20002228:	b11b      	cbz	r3, 20002232 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
2000222a:	6983      	ldr	r3, [r0, #24]
2000222c:	f04f 0201 	mov.w	r2, #1
20002230:	609a      	str	r2, [r3, #8]
20002232:	4770      	bx	lr

20002234 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20002234:	b530      	push	{r4, r5, lr}
20002236:	b083      	sub	sp, #12
20002238:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000223a:	f24b 3390 	movw	r3, #45968	; 0xb390
2000223e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002242:	4298      	cmp	r0, r3
20002244:	d006      	beq.n	20002254 <mss_i2c_isr+0x20>
20002246:	f24b 4304 	movw	r3, #46084	; 0xb404
2000224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000224e:	4298      	cmp	r0, r3
20002250:	d000      	beq.n	20002254 <mss_i2c_isr+0x20>
20002252:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20002254:	6962      	ldr	r2, [r4, #20]
20002256:	7913      	ldrb	r3, [r2, #4]
20002258:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
2000225c:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002260:	f1a3 0308 	sub.w	r3, r3, #8
20002264:	2bd0      	cmp	r3, #208	; 0xd0
20002266:	f200 828e 	bhi.w	20002786 <mss_i2c_isr+0x552>
2000226a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000226e:	00d1      	.short	0x00d1
20002270:	028c028c 	.word	0x028c028c
20002274:	028c028c 	.word	0x028c028c
20002278:	028c028c 	.word	0x028c028c
2000227c:	00d1028c 	.word	0x00d1028c
20002280:	028c028c 	.word	0x028c028c
20002284:	028c028c 	.word	0x028c028c
20002288:	028c028c 	.word	0x028c028c
2000228c:	0106028c 	.word	0x0106028c
20002290:	028c028c 	.word	0x028c028c
20002294:	028c028c 	.word	0x028c028c
20002298:	028c028c 	.word	0x028c028c
2000229c:	00f7028c 	.word	0x00f7028c
200022a0:	028c028c 	.word	0x028c028c
200022a4:	028c028c 	.word	0x028c028c
200022a8:	028c028c 	.word	0x028c028c
200022ac:	0106028c 	.word	0x0106028c
200022b0:	028c028c 	.word	0x028c028c
200022b4:	028c028c 	.word	0x028c028c
200022b8:	028c028c 	.word	0x028c028c
200022bc:	0144028c 	.word	0x0144028c
200022c0:	028c028c 	.word	0x028c028c
200022c4:	028c028c 	.word	0x028c028c
200022c8:	028c028c 	.word	0x028c028c
200022cc:	00f2028c 	.word	0x00f2028c
200022d0:	028c028c 	.word	0x028c028c
200022d4:	028c028c 	.word	0x028c028c
200022d8:	028c028c 	.word	0x028c028c
200022dc:	0153028c 	.word	0x0153028c
200022e0:	028c028c 	.word	0x028c028c
200022e4:	028c028c 	.word	0x028c028c
200022e8:	028c028c 	.word	0x028c028c
200022ec:	016e028c 	.word	0x016e028c
200022f0:	028c028c 	.word	0x028c028c
200022f4:	028c028c 	.word	0x028c028c
200022f8:	028c028c 	.word	0x028c028c
200022fc:	017d028c 	.word	0x017d028c
20002300:	028c028c 	.word	0x028c028c
20002304:	028c028c 	.word	0x028c028c
20002308:	028c028c 	.word	0x028c028c
2000230c:	018f028c 	.word	0x018f028c
20002310:	028c028c 	.word	0x028c028c
20002314:	028c028c 	.word	0x028c028c
20002318:	028c028c 	.word	0x028c028c
2000231c:	01d0028c 	.word	0x01d0028c
20002320:	028c028c 	.word	0x028c028c
20002324:	028c028c 	.word	0x028c028c
20002328:	028c028c 	.word	0x028c028c
2000232c:	01cc028c 	.word	0x01cc028c
20002330:	028c028c 	.word	0x028c028c
20002334:	028c028c 	.word	0x028c028c
20002338:	028c028c 	.word	0x028c028c
2000233c:	01d0028c 	.word	0x01d0028c
20002340:	028c028c 	.word	0x028c028c
20002344:	028c028c 	.word	0x028c028c
20002348:	028c028c 	.word	0x028c028c
2000234c:	01cc028c 	.word	0x01cc028c
20002350:	028c028c 	.word	0x028c028c
20002354:	028c028c 	.word	0x028c028c
20002358:	028c028c 	.word	0x028c028c
2000235c:	01e6028c 	.word	0x01e6028c
20002360:	028c028c 	.word	0x028c028c
20002364:	028c028c 	.word	0x028c028c
20002368:	028c028c 	.word	0x028c028c
2000236c:	01bb028c 	.word	0x01bb028c
20002370:	028c028c 	.word	0x028c028c
20002374:	028c028c 	.word	0x028c028c
20002378:	028c028c 	.word	0x028c028c
2000237c:	01e6028c 	.word	0x01e6028c
20002380:	028c028c 	.word	0x028c028c
20002384:	028c028c 	.word	0x028c028c
20002388:	028c028c 	.word	0x028c028c
2000238c:	01bb028c 	.word	0x01bb028c
20002390:	028c028c 	.word	0x028c028c
20002394:	028c028c 	.word	0x028c028c
20002398:	028c028c 	.word	0x028c028c
2000239c:	01ff028c 	.word	0x01ff028c
200023a0:	028c028c 	.word	0x028c028c
200023a4:	028c028c 	.word	0x028c028c
200023a8:	028c028c 	.word	0x028c028c
200023ac:	0248028c 	.word	0x0248028c
200023b0:	028c028c 	.word	0x028c028c
200023b4:	028c028c 	.word	0x028c028c
200023b8:	028c028c 	.word	0x028c028c
200023bc:	0248028c 	.word	0x0248028c
200023c0:	028c028c 	.word	0x028c028c
200023c4:	028c028c 	.word	0x028c028c
200023c8:	028c028c 	.word	0x028c028c
200023cc:	0248028c 	.word	0x0248028c
200023d0:	028c028c 	.word	0x028c028c
200023d4:	028c028c 	.word	0x028c028c
200023d8:	028c028c 	.word	0x028c028c
200023dc:	027a028c 	.word	0x027a028c
200023e0:	028c028c 	.word	0x028c028c
200023e4:	028c028c 	.word	0x028c028c
200023e8:	028c028c 	.word	0x028c028c
200023ec:	027a028c 	.word	0x027a028c
200023f0:	028c028c 	.word	0x028c028c
200023f4:	028c028c 	.word	0x028c028c
200023f8:	028c028c 	.word	0x028c028c
200023fc:	028c028c 	.word	0x028c028c
20002400:	028c028c 	.word	0x028c028c
20002404:	028c028c 	.word	0x028c028c
20002408:	028c028c 	.word	0x028c028c
2000240c:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002410:	69a3      	ldr	r3, [r4, #24]
20002412:	f04f 0200 	mov.w	r2, #0
20002416:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20002418:	6963      	ldr	r3, [r4, #20]
2000241a:	7922      	ldrb	r2, [r4, #4]
2000241c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
2000241e:	69a3      	ldr	r3, [r4, #24]
20002420:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20002422:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20002426:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20002428:	b90b      	cbnz	r3, 2000242e <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
2000242a:	62a3      	str	r3, [r4, #40]	; 0x28
2000242c:	e003      	b.n	20002436 <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
2000242e:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20002430:	bf04      	itt	eq
20002432:	2300      	moveq	r3, #0
20002434:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20002436:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000243a:	b11b      	cbz	r3, 20002444 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
2000243c:	f04f 0300 	mov.w	r3, #0
20002440:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20002444:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20002448:	7a22      	ldrb	r2, [r4, #8]
2000244a:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
2000244c:	bf18      	it	ne
2000244e:	7223      	strbne	r3, [r4, #8]
20002450:	e1af      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002452:	69a3      	ldr	r3, [r4, #24]
20002454:	f04f 0201 	mov.w	r2, #1
20002458:	615a      	str	r2, [r3, #20]
            break;
2000245a:	e1aa      	b.n	200027b2 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000245c:	69a3      	ldr	r3, [r4, #24]
2000245e:	f04f 0201 	mov.w	r2, #1
20002462:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002464:	f04f 0302 	mov.w	r3, #2
20002468:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
2000246c:	f04f 0300 	mov.w	r3, #0
20002470:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002472:	4620      	mov	r0, r4
20002474:	f7ff fed6 	bl	20002224 <enable_slave_if_required>
            break;
20002478:	e19b      	b.n	200027b2 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
2000247a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
2000247c:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000247e:	428b      	cmp	r3, r1
20002480:	d206      	bcs.n	20002490 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20002482:	6a21      	ldr	r1, [r4, #32]
20002484:	5cc9      	ldrb	r1, [r1, r3]
20002486:	7211      	strb	r1, [r2, #8]
20002488:	f103 0301 	add.w	r3, r3, #1
2000248c:	62a3      	str	r3, [r4, #40]	; 0x28
2000248e:	e190      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002490:	7a23      	ldrb	r3, [r4, #8]
20002492:	2b03      	cmp	r3, #3
20002494:	d105      	bne.n	200024a2 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20002496:	f04f 0301 	mov.w	r3, #1
2000249a:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
2000249c:	69a2      	ldr	r2, [r4, #24]
2000249e:	6153      	str	r3, [r2, #20]
200024a0:	e187      	b.n	200027b2 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
200024a2:	f04f 0300 	mov.w	r3, #0
200024a6:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
200024a8:	7c23      	ldrb	r3, [r4, #16]
200024aa:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
200024ae:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
200024b2:	b93b      	cbnz	r3, 200024c4 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
200024b4:	69a3      	ldr	r3, [r4, #24]
200024b6:	f04f 0501 	mov.w	r5, #1
200024ba:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
200024bc:	4620      	mov	r0, r4
200024be:	f7ff feb1 	bl	20002224 <enable_slave_if_required>
200024c2:	e013      	b.n	200024ec <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
200024c4:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200024c6:	b21a      	sxth	r2, r3
200024c8:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024cc:	f003 031f 	and.w	r3, r3, #31
200024d0:	f04f 0101 	mov.w	r1, #1
200024d4:	fa01 f103 	lsl.w	r1, r1, r3
200024d8:	f24e 1300 	movw	r3, #57600	; 0xe100
200024dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024e0:	f102 0220 	add.w	r2, r2, #32
200024e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200024e8:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200024ec:	f04f 0300 	mov.w	r3, #0
200024f0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
200024f4:	e15c      	b.n	200027b0 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200024f6:	69a3      	ldr	r3, [r4, #24]
200024f8:	f04f 0201 	mov.w	r2, #1
200024fc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200024fe:	f04f 0302 	mov.w	r3, #2
20002502:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002506:	f04f 0300 	mov.w	r3, #0
2000250a:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
2000250c:	4620      	mov	r0, r4
2000250e:	f7ff fe89 	bl	20002224 <enable_slave_if_required>

            break;
20002512:	e14e      	b.n	200027b2 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20002514:	6b63      	ldr	r3, [r4, #52]	; 0x34
20002516:	2b01      	cmp	r3, #1
20002518:	d904      	bls.n	20002524 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000251a:	69a3      	ldr	r3, [r4, #24]
2000251c:	f04f 0201 	mov.w	r2, #1
20002520:	609a      	str	r2, [r3, #8]
20002522:	e146      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
20002524:	2b01      	cmp	r3, #1
20002526:	d104      	bne.n	20002532 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002528:	69a3      	ldr	r3, [r4, #24]
2000252a:	f04f 0200 	mov.w	r2, #0
2000252e:	609a      	str	r2, [r3, #8]
20002530:	e13f      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002532:	69a2      	ldr	r2, [r4, #24]
20002534:	f04f 0301 	mov.w	r3, #1
20002538:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000253a:	69a2      	ldr	r2, [r4, #24]
2000253c:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
2000253e:	f04f 0300 	mov.w	r3, #0
20002542:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20002546:	7223      	strb	r3, [r4, #8]
20002548:	e133      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000254a:	69a3      	ldr	r3, [r4, #24]
2000254c:	f04f 0201 	mov.w	r2, #1
20002550:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002552:	f04f 0302 	mov.w	r3, #2
20002556:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000255a:	f04f 0300 	mov.w	r3, #0
2000255e:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002560:	4620      	mov	r0, r4
20002562:	f7ff fe5f 	bl	20002224 <enable_slave_if_required>
            break;
20002566:	e124      	b.n	200027b2 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002568:	6ba3      	ldr	r3, [r4, #56]	; 0x38
2000256a:	7a11      	ldrb	r1, [r2, #8]
2000256c:	6b22      	ldr	r2, [r4, #48]	; 0x30
2000256e:	54d1      	strb	r1, [r2, r3]
20002570:	f103 0301 	add.w	r3, r3, #1
20002574:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20002576:	6b62      	ldr	r2, [r4, #52]	; 0x34
20002578:	f102 32ff 	add.w	r2, r2, #4294967295
2000257c:	4293      	cmp	r3, r2
2000257e:	f0c0 8118 	bcc.w	200027b2 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002582:	69a3      	ldr	r3, [r4, #24]
20002584:	f04f 0200 	mov.w	r2, #0
20002588:	609a      	str	r2, [r3, #8]
2000258a:	e112      	b.n	200027b2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
2000258c:	7a11      	ldrb	r1, [r2, #8]
2000258e:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002590:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20002592:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20002594:	7c23      	ldrb	r3, [r4, #16]
20002596:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
2000259a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
2000259e:	b93b      	cbnz	r3, 200025b0 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200025a0:	69a3      	ldr	r3, [r4, #24]
200025a2:	f04f 0501 	mov.w	r5, #1
200025a6:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200025a8:	4620      	mov	r0, r4
200025aa:	f7ff fe3b 	bl	20002224 <enable_slave_if_required>
200025ae:	e013      	b.n	200025d8 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200025b0:	8a63      	ldrh	r3, [r4, #18]
200025b2:	b21a      	sxth	r2, r3
200025b4:	ea4f 1252 	mov.w	r2, r2, lsr #5
200025b8:	f003 031f 	and.w	r3, r3, #31
200025bc:	f04f 0101 	mov.w	r1, #1
200025c0:	fa01 f103 	lsl.w	r1, r1, r3
200025c4:	f24e 1300 	movw	r3, #57600	; 0xe100
200025c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200025cc:	f102 0220 	add.w	r2, r2, #32
200025d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200025d4:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200025d8:	f04f 0300 	mov.w	r3, #0
200025dc:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200025de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
200025e2:	e0e5      	b.n	200027b0 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025e4:	69a3      	ldr	r3, [r4, #24]
200025e6:	f04f 0201 	mov.w	r2, #1
200025ea:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
200025ec:	f04f 0300 	mov.w	r3, #0
200025f0:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200025f2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200025f6:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200025fa:	2b00      	cmp	r3, #0
200025fc:	f000 80d9 	beq.w	200027b2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002600:	69a3      	ldr	r3, [r4, #24]
20002602:	615a      	str	r2, [r3, #20]
20002604:	e0d5      	b.n	200027b2 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002606:	f04f 0301 	mov.w	r3, #1
2000260a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
2000260e:	f04f 0304 	mov.w	r3, #4
20002612:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
20002614:	f04f 0300 	mov.w	r3, #0
20002618:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
2000261a:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
2000261c:	69a3      	ldr	r3, [r4, #24]
2000261e:	695a      	ldr	r2, [r3, #20]
20002620:	b132      	cbz	r2, 20002630 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002622:	f04f 0200 	mov.w	r2, #0
20002626:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002628:	f04f 0301 	mov.w	r3, #1
2000262c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002630:	f04f 0301 	mov.w	r3, #1
20002634:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002638:	e0bb      	b.n	200027b2 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000263a:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000263c:	b161      	cbz	r1, 20002658 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000263e:	6da3      	ldr	r3, [r4, #88]	; 0x58
20002640:	6d60      	ldr	r0, [r4, #84]	; 0x54
20002642:	4283      	cmp	r3, r0
20002644:	d20d      	bcs.n	20002662 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
20002646:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002648:	54ca      	strb	r2, [r1, r3]
2000264a:	f103 0301 	add.w	r3, r3, #1
2000264e:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002650:	68e3      	ldr	r3, [r4, #12]
20002652:	eb02 2203 	add.w	r2, r2, r3, lsl #8
20002656:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002658:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000265a:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000265c:	429a      	cmp	r2, r3
2000265e:	f0c0 80a8 	bcc.w	200027b2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20002662:	69a3      	ldr	r3, [r4, #24]
20002664:	f04f 0200 	mov.w	r2, #0
20002668:	609a      	str	r2, [r3, #8]
2000266a:	e0a2      	b.n	200027b2 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
2000266c:	7a23      	ldrb	r3, [r4, #8]
2000266e:	2b04      	cmp	r3, #4
20002670:	d121      	bne.n	200026b6 <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20002672:	6da2      	ldr	r2, [r4, #88]	; 0x58
20002674:	6e23      	ldr	r3, [r4, #96]	; 0x60
20002676:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20002678:	bf04      	itt	eq
2000267a:	68e3      	ldreq	r3, [r4, #12]
2000267c:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
2000267e:	6e63      	ldr	r3, [r4, #100]	; 0x64
20002680:	b1a3      	cbz	r3, 200026ac <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20002682:	4620      	mov	r0, r4
20002684:	6d21      	ldr	r1, [r4, #80]	; 0x50
20002686:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
2000268a:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
2000268c:	b938      	cbnz	r0, 2000269e <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
2000268e:	4620      	mov	r0, r4
20002690:	f7ff fdc8 	bl	20002224 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002694:	69a3      	ldr	r3, [r4, #24]
20002696:	f04f 0201 	mov.w	r2, #1
2000269a:	609a      	str	r2, [r3, #8]
2000269c:	e011      	b.n	200026c2 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000269e:	69a2      	ldr	r2, [r4, #24]
200026a0:	f04f 0300 	mov.w	r3, #0
200026a4:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
200026a6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
200026aa:	e00a      	b.n	200026c2 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200026ac:	69a3      	ldr	r3, [r4, #24]
200026ae:	f04f 0201 	mov.w	r2, #1
200026b2:	609a      	str	r2, [r3, #8]
200026b4:	e005      	b.n	200026c2 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
200026b6:	f04f 0300 	mov.w	r3, #0
200026ba:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
200026bc:	4620      	mov	r0, r4
200026be:	f7ff fdb1 	bl	20002224 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200026c2:	f04f 0300 	mov.w	r3, #0
200026c6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200026ca:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200026ce:	b11b      	cbz	r3, 200026d8 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200026d0:	69a3      	ldr	r3, [r4, #24]
200026d2:	f04f 0201 	mov.w	r2, #1
200026d6:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026d8:	f04f 0300 	mov.w	r3, #0
200026dc:	7223      	strb	r3, [r4, #8]
            break;
200026de:	e068      	b.n	200027b2 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
200026e0:	f04f 0300 	mov.w	r3, #0
200026e4:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200026e6:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200026e8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200026ec:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200026ee:	bf04      	itt	eq
200026f0:	2302      	moveq	r3, #2
200026f2:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
200026f6:	4620      	mov	r0, r4
200026f8:	f7ff fd94 	bl	20002224 <enable_slave_if_required>

            break;
200026fc:	e059      	b.n	200027b2 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
200026fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002702:	2ba8      	cmp	r3, #168	; 0xa8
20002704:	d113      	bne.n	2000272e <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20002706:	f04f 0305 	mov.w	r3, #5
2000270a:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
2000270c:	f04f 0300 	mov.w	r3, #0
20002710:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002712:	f04f 0301 	mov.w	r3, #1
20002716:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
2000271a:	69a3      	ldr	r3, [r4, #24]
2000271c:	695a      	ldr	r2, [r3, #20]
2000271e:	b132      	cbz	r2, 2000272e <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002720:	f04f 0200 	mov.w	r2, #0
20002724:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20002726:	f04f 0301 	mov.w	r3, #1
2000272a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
2000272e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20002730:	6ca2      	ldr	r2, [r4, #72]	; 0x48
20002732:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002734:	bf23      	ittte	cs
20002736:	6963      	ldrcs	r3, [r4, #20]
20002738:	f04f 32ff 	movcs.w	r2, #4294967295
2000273c:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
2000273e:	6962      	ldrcc	r2, [r4, #20]
20002740:	bf3f      	itttt	cc
20002742:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
20002744:	5cc9      	ldrbcc	r1, [r1, r3]
20002746:	7211      	strbcc	r1, [r2, #8]
20002748:	3301      	addcc	r3, #1
2000274a:	bf38      	it	cc
2000274c:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
2000274e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002750:	6ca3      	ldr	r3, [r4, #72]	; 0x48
20002752:	429a      	cmp	r2, r3
20002754:	d32d      	bcc.n	200027b2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002756:	69a2      	ldr	r2, [r4, #24]
20002758:	f04f 0300 	mov.w	r3, #0
2000275c:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
2000275e:	64e3      	str	r3, [r4, #76]	; 0x4c
20002760:	e027      	b.n	200027b2 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20002762:	f04f 0300 	mov.w	r3, #0
20002766:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002768:	69a2      	ldr	r2, [r4, #24]
2000276a:	f04f 0101 	mov.w	r1, #1
2000276e:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002770:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002774:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002778:	b10b      	cbz	r3, 2000277e <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000277a:	69a3      	ldr	r3, [r4, #24]
2000277c:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000277e:	f04f 0300 	mov.w	r3, #0
20002782:	7223      	strb	r3, [r4, #8]
            break;
20002784:	e015      	b.n	200027b2 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20002786:	69a2      	ldr	r2, [r4, #24]
20002788:	f04f 0300 	mov.w	r3, #0
2000278c:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000278e:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002790:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20002792:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
20002796:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002798:	bf04      	itt	eq
2000279a:	2302      	moveq	r3, #2
2000279c:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200027a0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200027a4:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200027a6:	bf04      	itt	eq
200027a8:	2302      	moveq	r3, #2
200027aa:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
200027ae:	e000      	b.n	200027b2 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
200027b0:	b11d      	cbz	r5, 200027ba <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200027b2:	69a3      	ldr	r3, [r4, #24]
200027b4:	f04f 0200 	mov.w	r2, #0
200027b8:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200027ba:	6963      	ldr	r3, [r4, #20]
200027bc:	791b      	ldrb	r3, [r3, #4]
200027be:	f88d 3007 	strb.w	r3, [sp, #7]
}
200027c2:	b003      	add	sp, #12
200027c4:	bd30      	pop	{r4, r5, pc}
200027c6:	bf00      	nop

200027c8 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
200027c8:	6943      	ldr	r3, [r0, #20]
200027ca:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
200027cc:	6943      	ldr	r3, [r0, #20]
200027ce:	f04f 0254 	mov.w	r2, #84	; 0x54
200027d2:	741a      	strb	r2, [r3, #16]
}
200027d4:	4770      	bx	lr
200027d6:	bf00      	nop

200027d8 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
200027d8:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200027da:	f24b 3390 	movw	r3, #45968	; 0xb390
200027de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e2:	4298      	cmp	r0, r3
200027e4:	d007      	beq.n	200027f6 <MSS_I2C_enable_smbus_irq+0x1e>
200027e6:	f24b 4304 	movw	r3, #46084	; 0xb404
200027ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ee:	4298      	cmp	r0, r3
200027f0:	d028      	beq.n	20002844 <MSS_I2C_enable_smbus_irq+0x6c>
200027f2:	be00      	bkpt	0x0000
200027f4:	e026      	b.n	20002844 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200027f6:	f011 0f01 	tst.w	r1, #1
200027fa:	d011      	beq.n	20002820 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200027fc:	f24e 1300 	movw	r3, #57600	; 0xe100
20002800:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002804:	f44f 4400 	mov.w	r4, #32768	; 0x8000
20002808:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
2000280c:	f24b 3290 	movw	r2, #45968	; 0xb390
20002810:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002814:	69d2      	ldr	r2, [r2, #28]
20002816:	f04f 0501 	mov.w	r5, #1
2000281a:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000281e:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002820:	f011 0f02 	tst.w	r1, #2
20002824:	d030      	beq.n	20002888 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002826:	f24e 1300 	movw	r3, #57600	; 0xe100
2000282a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000282e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002832:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002836:	69c1      	ldr	r1, [r0, #28]
20002838:	f04f 0001 	mov.w	r0, #1
2000283c:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002840:	601a      	str	r2, [r3, #0]
20002842:	e021      	b.n	20002888 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002844:	f011 0f01 	tst.w	r1, #1
20002848:	d00d      	beq.n	20002866 <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000284a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000284e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002852:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20002856:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
2000285a:	69c4      	ldr	r4, [r0, #28]
2000285c:	f04f 0501 	mov.w	r5, #1
20002860:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002864:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002866:	f011 0f02 	tst.w	r1, #2
2000286a:	d00d      	beq.n	20002888 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000286c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002870:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002874:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20002878:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
2000287c:	69c1      	ldr	r1, [r0, #28]
2000287e:	f04f 0001 	mov.w	r0, #1
20002882:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002886:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
20002888:	bc30      	pop	{r4, r5}
2000288a:	4770      	bx	lr

2000288c <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000288c:	f24b 3390 	movw	r3, #45968	; 0xb390
20002890:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002894:	4298      	cmp	r0, r3
20002896:	d007      	beq.n	200028a8 <MSS_I2C_disable_smbus_irq+0x1c>
20002898:	f24b 4304 	movw	r3, #46084	; 0xb404
2000289c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028a0:	4298      	cmp	r0, r3
200028a2:	d026      	beq.n	200028f2 <MSS_I2C_disable_smbus_irq+0x66>
200028a4:	be00      	bkpt	0x0000
200028a6:	e024      	b.n	200028f2 <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200028a8:	f011 0f01 	tst.w	r1, #1
200028ac:	d010      	beq.n	200028d0 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
200028ae:	f24b 3390 	movw	r3, #45968	; 0xb390
200028b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028b6:	69db      	ldr	r3, [r3, #28]
200028b8:	f04f 0200 	mov.w	r2, #0
200028bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200028c0:	f24e 1300 	movw	r3, #57600	; 0xe100
200028c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
200028cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200028d0:	f011 0f02 	tst.w	r1, #2
200028d4:	d02d      	beq.n	20002932 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
200028d6:	69c3      	ldr	r3, [r0, #28]
200028d8:	f04f 0200 	mov.w	r2, #0
200028dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
200028e0:	f24e 1300 	movw	r3, #57600	; 0xe100
200028e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028e8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
200028ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
200028f0:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200028f2:	f011 0f01 	tst.w	r1, #1
200028f6:	d00c      	beq.n	20002912 <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
200028f8:	69c3      	ldr	r3, [r0, #28]
200028fa:	f04f 0200 	mov.w	r2, #0
200028fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
20002902:	f24e 1300 	movw	r3, #57600	; 0xe100
20002906:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000290a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000290e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002912:	f011 0f02 	tst.w	r1, #2
20002916:	d00c      	beq.n	20002932 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002918:	69c3      	ldr	r3, [r0, #28]
2000291a:	f04f 0200 	mov.w	r2, #0
2000291e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002922:	f24e 1300 	movw	r3, #57600	; 0xe100
20002926:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000292a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000292e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002932:	4770      	bx	lr

20002934 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002934:	69c3      	ldr	r3, [r0, #28]
20002936:	f04f 0200 	mov.w	r2, #0
2000293a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000293e:	4770      	bx	lr

20002940 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
20002940:	69c3      	ldr	r3, [r0, #28]
20002942:	f04f 0201 	mov.w	r2, #1
20002946:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000294a:	4770      	bx	lr

2000294c <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
2000294c:	69c3      	ldr	r3, [r0, #28]
2000294e:	f04f 0201 	mov.w	r2, #1
20002952:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
20002956:	4770      	bx	lr

20002958 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
20002958:	69c3      	ldr	r3, [r0, #28]
2000295a:	f04f 0200 	mov.w	r2, #0
2000295e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002962:	4770      	bx	lr

20002964 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
20002964:	69c3      	ldr	r3, [r0, #28]
20002966:	f04f 0201 	mov.w	r2, #1
2000296a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
2000296e:	4770      	bx	lr

20002970 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
20002970:	6983      	ldr	r3, [r0, #24]
20002972:	f04f 0201 	mov.w	r2, #1
20002976:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
2000297a:	4770      	bx	lr

2000297c <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
2000297c:	6983      	ldr	r3, [r0, #24]
2000297e:	f04f 0200 	mov.w	r2, #0
20002982:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20002986:	4770      	bx	lr

20002988 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
20002988:	66c1      	str	r1, [r0, #108]	; 0x6c
}
2000298a:	4770      	bx	lr

2000298c <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
2000298c:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
2000298e:	4770      	bx	lr

20002990 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20002990:	4668      	mov	r0, sp
20002992:	f020 0107 	bic.w	r1, r0, #7
20002996:	468d      	mov	sp, r1
20002998:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
2000299a:	f24b 3090 	movw	r0, #45968	; 0xb390
2000299e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029a2:	f7ff fc47 	bl	20002234 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200029a6:	f24e 1300 	movw	r3, #57600	; 0xe100
200029aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
200029b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
200029b6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200029ba:	4685      	mov	sp, r0
200029bc:	4770      	bx	lr
200029be:	bf00      	nop

200029c0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
200029c0:	4668      	mov	r0, sp
200029c2:	f020 0107 	bic.w	r1, r0, #7
200029c6:	468d      	mov	sp, r1
200029c8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
200029ca:	f24b 4004 	movw	r0, #46084	; 0xb404
200029ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029d2:	f7ff fc2f 	bl	20002234 <mss_i2c_isr>
200029d6:	f24e 1300 	movw	r3, #57600	; 0xe100
200029da:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
200029e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
200029e6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200029ea:	4685      	mov	sp, r0
200029ec:	4770      	bx	lr
200029ee:	bf00      	nop

200029f0 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
200029f0:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
200029f2:	f000 fd79 	bl	200034e8 <__get_PRIMASK>
200029f6:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
200029f8:	f04f 0001 	mov.w	r0, #1
200029fc:	f000 fd78 	bl	200034f0 <__set_PRIMASK>
    return primask;
}
20002a00:	4620      	mov	r0, r4
20002a02:	bd10      	pop	{r4, pc}

20002a04 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002a04:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
20002a06:	f000 fd73 	bl	200034f0 <__set_PRIMASK>
}
20002a0a:	bd08      	pop	{r3, pc}

20002a0c <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002a0c:	b510      	push	{r4, lr}
20002a0e:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a10:	f24b 3390 	movw	r3, #45968	; 0xb390
20002a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a18:	4298      	cmp	r0, r3
20002a1a:	d006      	beq.n	20002a2a <MSS_I2C_disable_slave+0x1e>
20002a1c:	f24b 4304 	movw	r3, #46084	; 0xb404
20002a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a24:	4298      	cmp	r0, r3
20002a26:	d000      	beq.n	20002a2a <MSS_I2C_disable_slave+0x1e>
20002a28:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002a2a:	f7ff ffe1 	bl	200029f0 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
20002a2e:	69a2      	ldr	r2, [r4, #24]
20002a30:	f04f 0300 	mov.w	r3, #0
20002a34:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
20002a36:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
20002a3a:	f7ff ffe3 	bl	20002a04 <restore_interrupts>
}
20002a3e:	bd10      	pop	{r4, pc}

20002a40 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002a40:	b538      	push	{r3, r4, r5, lr}
20002a42:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a44:	f24b 3390 	movw	r3, #45968	; 0xb390
20002a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a4c:	4298      	cmp	r0, r3
20002a4e:	d006      	beq.n	20002a5e <MSS_I2C_enable_slave+0x1e>
20002a50:	f24b 4304 	movw	r3, #46084	; 0xb404
20002a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a58:	4298      	cmp	r0, r3
20002a5a:	d000      	beq.n	20002a5e <MSS_I2C_enable_slave+0x1e>
20002a5c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002a5e:	f7ff ffc7 	bl	200029f0 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002a62:	69a3      	ldr	r3, [r4, #24]
20002a64:	f04f 0501 	mov.w	r5, #1
20002a68:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
20002a6a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
20002a6e:	f7ff ffc9 	bl	20002a04 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
20002a72:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002a74:	b21a      	sxth	r2, r3
20002a76:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002a7a:	f003 031f 	and.w	r3, r3, #31
20002a7e:	fa05 f503 	lsl.w	r5, r5, r3
20002a82:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a86:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a8a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
20002a8e:	bd38      	pop	{r3, r4, r5, pc}

20002a90 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
20002a90:	b570      	push	{r4, r5, r6, lr}
20002a92:	4604      	mov	r4, r0
20002a94:	460d      	mov	r5, r1
20002a96:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a98:	f24b 3390 	movw	r3, #45968	; 0xb390
20002a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aa0:	4298      	cmp	r0, r3
20002aa2:	d006      	beq.n	20002ab2 <MSS_I2C_set_slave_rx_buffer+0x22>
20002aa4:	f24b 4304 	movw	r3, #46084	; 0xb404
20002aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aac:	4298      	cmp	r0, r3
20002aae:	d000      	beq.n	20002ab2 <MSS_I2C_set_slave_rx_buffer+0x22>
20002ab0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002ab2:	f7ff ff9d 	bl	200029f0 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
20002ab6:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
20002ab8:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20002aba:	f04f 0300 	mov.w	r3, #0
20002abe:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
20002ac0:	f7ff ffa0 	bl	20002a04 <restore_interrupts>
}
20002ac4:	bd70      	pop	{r4, r5, r6, pc}
20002ac6:	bf00      	nop

20002ac8 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
20002ac8:	b570      	push	{r4, r5, r6, lr}
20002aca:	4604      	mov	r4, r0
20002acc:	460d      	mov	r5, r1
20002ace:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002ad0:	f24b 3390 	movw	r3, #45968	; 0xb390
20002ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ad8:	4298      	cmp	r0, r3
20002ada:	d006      	beq.n	20002aea <MSS_I2C_set_slave_tx_buffer+0x22>
20002adc:	f24b 4304 	movw	r3, #46084	; 0xb404
20002ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ae4:	4298      	cmp	r0, r3
20002ae6:	d000      	beq.n	20002aea <MSS_I2C_set_slave_tx_buffer+0x22>
20002ae8:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002aea:	f7ff ff81 	bl	200029f0 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
20002aee:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20002af0:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20002af2:	f04f 0300 	mov.w	r3, #0
20002af6:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
20002af8:	f7ff ff84 	bl	20002a04 <restore_interrupts>
}
20002afc:	bd70      	pop	{r4, r5, r6, pc}
20002afe:	bf00      	nop

20002b00 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002b04:	b082      	sub	sp, #8
20002b06:	4604      	mov	r4, r0
20002b08:	4688      	mov	r8, r1
20002b0a:	4617      	mov	r7, r2
20002b0c:	461d      	mov	r5, r3
20002b0e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20002b12:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
20002b16:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002b1a:	f24b 3390 	movw	r3, #45968	; 0xb390
20002b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b22:	4298      	cmp	r0, r3
20002b24:	d006      	beq.n	20002b34 <MSS_I2C_write_read+0x34>
20002b26:	f24b 4304 	movw	r3, #46084	; 0xb404
20002b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b2e:	4298      	cmp	r0, r3
20002b30:	d000      	beq.n	20002b34 <MSS_I2C_write_read+0x34>
20002b32:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002b34:	b905      	cbnz	r5, 20002b38 <MSS_I2C_write_read+0x38>
20002b36:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20002b38:	b907      	cbnz	r7, 20002b3c <MSS_I2C_write_read+0x3c>
20002b3a:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002b3c:	b906      	cbnz	r6, 20002b40 <MSS_I2C_write_read+0x40>
20002b3e:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20002b40:	f1ba 0f00 	cmp.w	sl, #0
20002b44:	d100      	bne.n	20002b48 <MSS_I2C_write_read+0x48>
20002b46:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20002b48:	1e2b      	subs	r3, r5, #0
20002b4a:	bf18      	it	ne
20002b4c:	2301      	movne	r3, #1
20002b4e:	2e00      	cmp	r6, #0
20002b50:	bf0c      	ite	eq
20002b52:	2300      	moveq	r3, #0
20002b54:	f003 0301 	andne.w	r3, r3, #1
20002b58:	2b00      	cmp	r3, #0
20002b5a:	d05a      	beq.n	20002c12 <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20002b5c:	f7ff ff48 	bl	200029f0 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20002b60:	7a23      	ldrb	r3, [r4, #8]
20002b62:	b913      	cbnz	r3, 20002b6a <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20002b64:	f04f 0303 	mov.w	r3, #3
20002b68:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20002b6a:	f04f 0303 	mov.w	r3, #3
20002b6e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002b72:	ea4f 0348 	mov.w	r3, r8, lsl #1
20002b76:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
20002b78:	f04f 0300 	mov.w	r3, #0
20002b7c:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20002b7e:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
20002b80:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20002b82:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
20002b84:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20002b88:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20002b8a:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002b8c:	f04f 0301 	mov.w	r3, #1
20002b90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
20002b94:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002b98:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002b9c:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
20002b9e:	bf0f      	iteee	eq
20002ba0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002ba4:	69a3      	ldrne	r3, [r4, #24]
20002ba6:	2201      	movne	r2, #1
20002ba8:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002baa:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002bae:	2b01      	cmp	r3, #1
20002bb0:	d11d      	bne.n	20002bee <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002bb2:	69a3      	ldr	r3, [r4, #24]
20002bb4:	f04f 0200 	mov.w	r2, #0
20002bb8:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002bba:	6963      	ldr	r3, [r4, #20]
20002bbc:	791b      	ldrb	r3, [r3, #4]
20002bbe:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002bc2:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002bc6:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002bca:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002bcc:	b21a      	sxth	r2, r3
20002bce:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002bd2:	f003 031f 	and.w	r3, r3, #31
20002bd6:	f04f 0101 	mov.w	r1, #1
20002bda:	fa01 f103 	lsl.w	r1, r1, r3
20002bde:	f24e 1300 	movw	r3, #57600	; 0xe100
20002be2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002be6:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002bea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20002bee:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002bf0:	b21a      	sxth	r2, r3
20002bf2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002bf6:	f003 031f 	and.w	r3, r3, #31
20002bfa:	f04f 0101 	mov.w	r1, #1
20002bfe:	fa01 f103 	lsl.w	r1, r1, r3
20002c02:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c06:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
20002c0e:	f7ff fef9 	bl	20002a04 <restore_interrupts>
    }
}
20002c12:	b002      	add	sp, #8
20002c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

20002c18 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002c1c:	b082      	sub	sp, #8
20002c1e:	4604      	mov	r4, r0
20002c20:	460d      	mov	r5, r1
20002c22:	4616      	mov	r6, r2
20002c24:	461f      	mov	r7, r3
20002c26:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002c2a:	f24b 3390 	movw	r3, #45968	; 0xb390
20002c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c32:	4298      	cmp	r0, r3
20002c34:	d006      	beq.n	20002c44 <MSS_I2C_read+0x2c>
20002c36:	f24b 4304 	movw	r3, #46084	; 0xb404
20002c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c3e:	4298      	cmp	r0, r3
20002c40:	d000      	beq.n	20002c44 <MSS_I2C_read+0x2c>
20002c42:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002c44:	f7ff fed4 	bl	200029f0 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002c48:	7a23      	ldrb	r3, [r4, #8]
20002c4a:	b913      	cbnz	r3, 20002c52 <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20002c4c:	f04f 0302 	mov.w	r3, #2
20002c50:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20002c52:	f04f 0302 	mov.w	r3, #2
20002c56:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002c5a:	ea4f 0545 	mov.w	r5, r5, lsl #1
20002c5e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
20002c60:	f04f 0301 	mov.w	r3, #1
20002c64:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20002c66:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20002c68:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20002c6a:	f04f 0200 	mov.w	r2, #0
20002c6e:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002c70:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002c74:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002c78:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002c7c:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002c7e:	bf0f      	iteee	eq
20002c80:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002c84:	69a3      	ldrne	r3, [r4, #24]
20002c86:	2201      	movne	r2, #1
20002c88:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002c8a:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002c8e:	2b01      	cmp	r3, #1
20002c90:	d11d      	bne.n	20002cce <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002c92:	69a3      	ldr	r3, [r4, #24]
20002c94:	f04f 0200 	mov.w	r2, #0
20002c98:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002c9a:	6963      	ldr	r3, [r4, #20]
20002c9c:	791b      	ldrb	r3, [r3, #4]
20002c9e:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002ca2:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002ca6:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002caa:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002cac:	b21a      	sxth	r2, r3
20002cae:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002cb2:	f003 031f 	and.w	r3, r3, #31
20002cb6:	f04f 0101 	mov.w	r1, #1
20002cba:	fa01 f103 	lsl.w	r1, r1, r3
20002cbe:	f24e 1300 	movw	r3, #57600	; 0xe100
20002cc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002cc6:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002cca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002cce:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002cd0:	b21a      	sxth	r2, r3
20002cd2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002cd6:	f003 031f 	and.w	r3, r3, #31
20002cda:	f04f 0101 	mov.w	r1, #1
20002cde:	fa01 f103 	lsl.w	r1, r1, r3
20002ce2:	f24e 1300 	movw	r3, #57600	; 0xe100
20002ce6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
20002cee:	f7ff fe89 	bl	20002a04 <restore_interrupts>
}
20002cf2:	b002      	add	sp, #8
20002cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002cf8 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20002cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002cfc:	b082      	sub	sp, #8
20002cfe:	4604      	mov	r4, r0
20002d00:	460d      	mov	r5, r1
20002d02:	4616      	mov	r6, r2
20002d04:	461f      	mov	r7, r3
20002d06:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002d0a:	f24b 3390 	movw	r3, #45968	; 0xb390
20002d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d12:	4298      	cmp	r0, r3
20002d14:	d006      	beq.n	20002d24 <MSS_I2C_write+0x2c>
20002d16:	f24b 4304 	movw	r3, #46084	; 0xb404
20002d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d1e:	4298      	cmp	r0, r3
20002d20:	d000      	beq.n	20002d24 <MSS_I2C_write+0x2c>
20002d22:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002d24:	f7ff fe64 	bl	200029f0 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002d28:	7a23      	ldrb	r3, [r4, #8]
20002d2a:	b913      	cbnz	r3, 20002d32 <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20002d2c:	f04f 0301 	mov.w	r3, #1
20002d30:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20002d32:	f04f 0301 	mov.w	r3, #1
20002d36:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002d3a:	fa05 f503 	lsl.w	r5, r5, r3
20002d3e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
20002d40:	f04f 0200 	mov.w	r2, #0
20002d44:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20002d46:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
20002d48:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20002d4a:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002d4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002d50:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002d54:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002d58:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002d5a:	bf0f      	iteee	eq
20002d5c:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002d60:	69a3      	ldrne	r3, [r4, #24]
20002d62:	2201      	movne	r2, #1
20002d64:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002d66:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002d6a:	2b01      	cmp	r3, #1
20002d6c:	d11d      	bne.n	20002daa <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002d6e:	69a3      	ldr	r3, [r4, #24]
20002d70:	f04f 0200 	mov.w	r2, #0
20002d74:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002d76:	6963      	ldr	r3, [r4, #20]
20002d78:	791b      	ldrb	r3, [r3, #4]
20002d7a:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002d7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002d82:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002d86:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002d88:	b21a      	sxth	r2, r3
20002d8a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002d8e:	f003 031f 	and.w	r3, r3, #31
20002d92:	f04f 0101 	mov.w	r1, #1
20002d96:	fa01 f103 	lsl.w	r1, r1, r3
20002d9a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002da2:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002daa:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002dac:	b21a      	sxth	r2, r3
20002dae:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002db2:	f003 031f 	and.w	r3, r3, #31
20002db6:	f04f 0101 	mov.w	r1, #1
20002dba:	fa01 f103 	lsl.w	r1, r1, r3
20002dbe:	f24e 1300 	movw	r3, #57600	; 0xe100
20002dc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
20002dca:	f7ff fe1b 	bl	20002a04 <restore_interrupts>
}
20002dce:	b002      	add	sp, #8
20002dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002dd4 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20002dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002dd8:	4604      	mov	r4, r0
20002dda:	460e      	mov	r6, r1
20002ddc:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002dde:	f24b 3390 	movw	r3, #45968	; 0xb390
20002de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002de6:	4298      	cmp	r0, r3
20002de8:	d007      	beq.n	20002dfa <MSS_I2C_init+0x26>
20002dea:	f24b 4304 	movw	r3, #46084	; 0xb404
20002dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002df2:	4298      	cmp	r0, r3
20002df4:	d04f      	beq.n	20002e96 <MSS_I2C_init+0xc2>
20002df6:	be00      	bkpt	0x0000
20002df8:	e04d      	b.n	20002e96 <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002dfa:	f7ff fdf9 	bl	200029f0 <disable_interrupts>
20002dfe:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002e00:	f24b 3890 	movw	r8, #45968	; 0xb390
20002e04:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002e08:	4640      	mov	r0, r8
20002e0a:	f04f 0100 	mov.w	r1, #0
20002e0e:	f04f 0274 	mov.w	r2, #116	; 0x74
20002e12:	f001 fe8d 	bl	20004b30 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
20002e16:	f04f 030e 	mov.w	r3, #14
20002e1a:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
20002e1e:	f242 0300 	movw	r3, #8192	; 0x2000
20002e22:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002e26:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20002e2a:	f240 0300 	movw	r3, #0
20002e2e:	f2c4 2304 	movt	r3, #16900	; 0x4204
20002e32:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20002e36:	f242 0300 	movw	r3, #8192	; 0x2000
20002e3a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20002e44:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002e46:	f24e 1200 	movw	r2, #57600	; 0xe100
20002e4a:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002e4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
20002e52:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20002e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20002e5c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20002e5e:	69a3      	ldr	r3, [r4, #24]
20002e60:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20002e62:	ea4f 0646 	mov.w	r6, r6, lsl #1
20002e66:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20002e68:	f3c5 0280 	ubfx	r2, r5, #2, #1
20002e6c:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20002e6e:	69a3      	ldr	r3, [r4, #24]
20002e70:	f3c5 0240 	ubfx	r2, r5, #1, #1
20002e74:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20002e76:	69a3      	ldr	r3, [r4, #24]
20002e78:	f005 0501 	and.w	r5, r5, #1
20002e7c:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20002e7e:	6963      	ldr	r3, [r4, #20]
20002e80:	7822      	ldrb	r2, [r4, #0]
20002e82:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20002e84:	69a3      	ldr	r3, [r4, #24]
20002e86:	f04f 0201 	mov.w	r2, #1
20002e8a:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20002e8c:	4638      	mov	r0, r7
20002e8e:	f7ff fdb9 	bl	20002a04 <restore_interrupts>
}
20002e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002e96:	f7ff fdab 	bl	200029f0 <disable_interrupts>
20002e9a:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002e9c:	4620      	mov	r0, r4
20002e9e:	f04f 0100 	mov.w	r1, #0
20002ea2:	f04f 0274 	mov.w	r2, #116	; 0x74
20002ea6:	f001 fe43 	bl	20004b30 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002eaa:	f04f 0311 	mov.w	r3, #17
20002eae:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
20002eb0:	f242 0300 	movw	r3, #8192	; 0x2000
20002eb4:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002eb8:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002eba:	f240 0300 	movw	r3, #0
20002ebe:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002ec2:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002ec4:	f242 0300 	movw	r3, #8192	; 0x2000
20002ec8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002ece:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20002ed2:	631a      	str	r2, [r3, #48]	; 0x30
20002ed4:	f24e 1200 	movw	r2, #57600	; 0xe100
20002ed8:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002edc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
20002ee0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002ee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002ee6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002eea:	631a      	str	r2, [r3, #48]	; 0x30
20002eec:	e7b7      	b.n	20002e5e <MSS_I2C_init+0x8a>
20002eee:	bf00      	nop

20002ef0 <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
20002ef0:	f040 0080 	orr.w	r0, r0, #128	; 0x80
20002ef4:	f240 0300 	movw	r3, #0
20002ef8:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002efc:	6518      	str	r0, [r3, #80]	; 0x50
}
20002efe:	4770      	bx	lr

20002f00 <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
20002f00:	2802      	cmp	r0, #2
20002f02:	d903      	bls.n	20002f0c <ACE_get_adc_result+0xc>
20002f04:	be00      	bkpt	0x0000
20002f06:	f04f 0000 	mov.w	r0, #0
20002f0a:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
20002f0c:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20002f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f14:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
20002f18:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
20002f1a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002f1e:	d0fb      	beq.n	20002f18 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
20002f20:	6810      	ldr	r0, [r2, #0]
20002f22:	ea4f 5000 	mov.w	r0, r0, lsl #20
20002f26:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
20002f2a:	4770      	bx	lr

20002f2c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
20002f2c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
20002f30:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
20002f32:	2802      	cmp	r0, #2
20002f34:	d901      	bls.n	20002f3a <ACE_configure_sdd+0xe>
20002f36:	be00      	bkpt	0x0000
20002f38:	e056      	b.n	20002fe8 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
20002f3a:	f24a 75e4 	movw	r5, #42980	; 0xa7e4
20002f3e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002f42:	ac01      	add	r4, sp, #4
20002f44:	68ee      	ldr	r6, [r5, #12]
20002f46:	f824 6b02 	strh.w	r6, [r4], #2
20002f4a:	ea4f 4616 	mov.w	r6, r6, lsr #16
20002f4e:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002f50:	f240 0400 	movw	r4, #0
20002f54:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002f58:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002f5c:	f04f 0600 	mov.w	r6, #0
20002f60:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
20002f64:	f10d 0c08 	add.w	ip, sp, #8
20002f68:	eb0c 0600 	add.w	r6, ip, r0
20002f6c:	f816 6c04 	ldrb.w	r6, [r6, #-4]
20002f70:	eb06 0646 	add.w	r6, r6, r6, lsl #1
20002f74:	eb04 1606 	add.w	r6, r4, r6, lsl #4
20002f78:	f506 7c06 	add.w	ip, r6, #536	; 0x218
20002f7c:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
20002f80:	f082 0801 	eor.w	r8, r2, #1
20002f84:	f008 0801 	and.w	r8, r8, #1
20002f88:	f3c2 0240 	ubfx	r2, r2, #1, #1
20002f8c:	f240 0c10 	movw	ip, #16
20002f90:	f2c6 0c08 	movt	ip, #24584	; 0x6008
20002f94:	eb08 0840 	add.w	r8, r8, r0, lsl #1
20002f98:	eb02 0248 	add.w	r2, r2, r8, lsl #1
20002f9c:	4462      	add	r2, ip
20002f9e:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
20002fa2:	f506 7604 	add.w	r6, r6, #528	; 0x210
20002fa6:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002fa8:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
20002fac:	eb05 0580 	add.w	r5, r5, r0, lsl #2
20002fb0:	692a      	ldr	r2, [r5, #16]
20002fb2:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
20002fb4:	6811      	ldr	r1, [r2, #0]
20002fb6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002fba:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
20002fbc:	b92b      	cbnz	r3, 20002fca <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
20002fbe:	6921      	ldr	r1, [r4, #16]
20002fc0:	69ea      	ldr	r2, [r5, #28]
20002fc2:	ea21 0202 	bic.w	r2, r1, r2
20002fc6:	6122      	str	r2, [r4, #16]
20002fc8:	e00e      	b.n	20002fe8 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
20002fca:	f240 0300 	movw	r3, #0
20002fce:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002fd2:	6919      	ldr	r1, [r3, #16]
20002fd4:	f24a 72e4 	movw	r2, #42980	; 0xa7e4
20002fd8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002fdc:	eb02 0080 	add.w	r0, r2, r0, lsl #2
20002fe0:	69c2      	ldr	r2, [r0, #28]
20002fe2:	ea41 0202 	orr.w	r2, r1, r2
20002fe6:	611a      	str	r2, [r3, #16]
        }
    }
}
20002fe8:	b003      	add	sp, #12
20002fea:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
20002fee:	4770      	bx	lr

20002ff0 <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002ff0:	2802      	cmp	r0, #2
20002ff2:	d901      	bls.n	20002ff8 <ACE_enable_sdd+0x8>
20002ff4:	be00      	bkpt	0x0000
20002ff6:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
20002ff8:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20002ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003000:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20003004:	6903      	ldr	r3, [r0, #16]
20003006:	681a      	ldr	r2, [r3, #0]
20003008:	f042 0220 	orr.w	r2, r2, #32
2000300c:	601a      	str	r2, [r3, #0]
2000300e:	4770      	bx	lr

20003010 <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20003010:	2802      	cmp	r0, #2
20003012:	d901      	bls.n	20003018 <ACE_disable_sdd+0x8>
20003014:	be00      	bkpt	0x0000
20003016:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
20003018:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
2000301c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003020:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20003024:	6903      	ldr	r3, [r0, #16]
20003026:	681a      	ldr	r2, [r3, #0]
20003028:	f022 0220 	bic.w	r2, r2, #32
2000302c:	601a      	str	r2, [r3, #0]
2000302e:	4770      	bx	lr

20003030 <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20003030:	2802      	cmp	r0, #2
20003032:	d901      	bls.n	20003038 <ACE_set_sdd_value+0x8>
20003034:	be00      	bkpt	0x0000
20003036:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
20003038:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
2000303c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003040:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20003044:	6a83      	ldr	r3, [r0, #40]	; 0x28
20003046:	ea4f 4211 	mov.w	r2, r1, lsr #16
2000304a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
2000304c:	6b43      	ldr	r3, [r0, #52]	; 0x34
2000304e:	6019      	str	r1, [r3, #0]
20003050:	4770      	bx	lr
20003052:	bf00      	nop

20003054 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
20003054:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
20003056:	f240 0300 	movw	r3, #0
2000305a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000305e:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
20003060:	f1b0 3fff 	cmp.w	r0, #4294967295
20003064:	d00a      	beq.n	2000307c <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
20003066:	ea4f 4510 	mov.w	r5, r0, lsr #16
2000306a:	f240 0400 	movw	r4, #0
2000306e:	f2c4 0402 	movt	r4, #16386	; 0x4002
20003072:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
20003074:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
20003078:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
2000307c:	f1b1 3fff 	cmp.w	r1, #4294967295
20003080:	d00b      	beq.n	2000309a <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
20003082:	ea4f 4411 	mov.w	r4, r1, lsr #16
20003086:	f240 0000 	movw	r0, #0
2000308a:	f2c4 0002 	movt	r0, #16386	; 0x4002
2000308e:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
20003092:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
20003096:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
2000309a:	f1b2 3fff 	cmp.w	r2, #4294967295
2000309e:	d00f      	beq.n	200030c0 <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
200030a0:	ea4f 4012 	mov.w	r0, r2, lsr #16
200030a4:	f240 0100 	movw	r1, #0
200030a8:	f2c4 0102 	movt	r1, #16386	; 0x4002
200030ac:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
200030b0:	ea4f 2012 	mov.w	r0, r2, lsr #8
200030b4:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
200030b8:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
200030bc:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
200030c0:	f240 0200 	movw	r2, #0
200030c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
200030c8:	6113      	str	r3, [r2, #16]
}
200030ca:	bc30      	pop	{r4, r5}
200030cc:	4770      	bx	lr
200030ce:	bf00      	nop

200030d0 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
200030d0:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
200030d2:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200030d6:	2809      	cmp	r0, #9
200030d8:	d900      	bls.n	200030dc <ACE_set_comp_reference+0xc>
200030da:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
200030dc:	2903      	cmp	r1, #3
200030de:	d900      	bls.n	200030e2 <ACE_set_comp_reference+0x12>
200030e0:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
200030e2:	b903      	cbnz	r3, 200030e6 <ACE_set_comp_reference+0x16>
200030e4:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
200030e6:	2903      	cmp	r1, #3
200030e8:	bf8c      	ite	hi
200030ea:	2200      	movhi	r2, #0
200030ec:	2201      	movls	r2, #1
200030ee:	2809      	cmp	r0, #9
200030f0:	bf8c      	ite	hi
200030f2:	2200      	movhi	r2, #0
200030f4:	f002 0201 	andls.w	r2, r2, #1
200030f8:	2a00      	cmp	r2, #0
200030fa:	d035      	beq.n	20003168 <ACE_set_comp_reference+0x98>
200030fc:	2b00      	cmp	r3, #0
200030fe:	d033      	beq.n	20003168 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20003100:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20003104:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003108:	4418      	add	r0, r3
2000310a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000310e:	f240 0300 	movw	r3, #0
20003112:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003116:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
2000311a:	f04f 0400 	mov.w	r4, #0
2000311e:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
20003122:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
20003124:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003128:	ea4f 1202 	mov.w	r2, r2, lsl #4
2000312c:	f240 2328 	movw	r3, #552	; 0x228
20003130:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003134:	4413      	add	r3, r2
20003136:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
20003138:	d107      	bne.n	2000314a <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
2000313a:	f002 02df 	and.w	r2, r2, #223	; 0xdf
2000313e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
20003140:	7a1a      	ldrb	r2, [r3, #8]
20003142:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20003146:	721a      	strb	r2, [r3, #8]
20003148:	e008      	b.n	2000315c <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
2000314a:	f042 0220 	orr.w	r2, r2, #32
2000314e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
20003150:	7a1a      	ldrb	r2, [r3, #8]
20003152:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20003156:	4411      	add	r1, r2
20003158:	b2c9      	uxtb	r1, r1
2000315a:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
2000315c:	f240 0300 	movw	r3, #0
20003160:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003164:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
20003168:	bc10      	pop	{r4}
2000316a:	4770      	bx	lr

2000316c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
2000316c:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000316e:	2809      	cmp	r0, #9
20003170:	d900      	bls.n	20003174 <ACE_set_comp_hysteresis+0x8>
20003172:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
20003174:	2903      	cmp	r1, #3
20003176:	d901      	bls.n	2000317c <ACE_set_comp_hysteresis+0x10>
20003178:	be00      	bkpt	0x0000
2000317a:	e038      	b.n	200031ee <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
2000317c:	2809      	cmp	r0, #9
2000317e:	d836      	bhi.n	200031ee <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20003180:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20003184:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003188:	4403      	add	r3, r0
2000318a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000318e:	f240 0300 	movw	r3, #0
20003192:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003196:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
2000319a:	f04f 0500 	mov.w	r5, #0
2000319e:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
200031a2:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200031a6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
200031aa:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
200031ae:	d00c      	beq.n	200031ca <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200031b0:	f240 2328 	movw	r3, #552	; 0x228
200031b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031b8:	4413      	add	r3, r2
200031ba:	791a      	ldrb	r2, [r3, #4]
200031bc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
200031c0:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
200031c4:	b2c9      	uxtb	r1, r1
200031c6:	7119      	strb	r1, [r3, #4]
200031c8:	e00b      	b.n	200031e2 <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200031ca:	f240 2320 	movw	r3, #544	; 0x220
200031ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031d2:	4413      	add	r3, r2
200031d4:	7a1a      	ldrb	r2, [r3, #8]
200031d6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
200031da:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
200031de:	b2c9      	uxtb	r1, r1
200031e0:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
200031e2:	f240 0300 	movw	r3, #0
200031e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031ea:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
200031ee:	bc30      	pop	{r4, r5}
200031f0:	4770      	bx	lr
200031f2:	bf00      	nop

200031f4 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
200031f4:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200031f6:	2809      	cmp	r0, #9
200031f8:	d901      	bls.n	200031fe <ACE_enable_comp+0xa>
200031fa:	be00      	bkpt	0x0000
200031fc:	e030      	b.n	20003260 <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
200031fe:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20003202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003206:	4403      	add	r3, r0
20003208:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000320c:	f240 0300 	movw	r3, #0
20003210:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003214:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003218:	f04f 0400 	mov.w	r4, #0
2000321c:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20003220:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
20003224:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003228:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
2000322c:	d009      	beq.n	20003242 <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
2000322e:	f240 2328 	movw	r3, #552	; 0x228
20003232:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003236:	4413      	add	r3, r2
20003238:	791a      	ldrb	r2, [r3, #4]
2000323a:	f042 0210 	orr.w	r2, r2, #16
2000323e:	711a      	strb	r2, [r3, #4]
20003240:	e008      	b.n	20003254 <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
20003242:	f240 2320 	movw	r3, #544	; 0x220
20003246:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000324a:	4413      	add	r3, r2
2000324c:	7a1a      	ldrb	r2, [r3, #8]
2000324e:	f042 0210 	orr.w	r2, r2, #16
20003252:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20003254:	f240 0300 	movw	r3, #0
20003258:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000325c:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20003260:	bc10      	pop	{r4}
20003262:	4770      	bx	lr

20003264 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
20003264:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003266:	2809      	cmp	r0, #9
20003268:	d901      	bls.n	2000326e <ACE_disable_comp+0xa>
2000326a:	be00      	bkpt	0x0000
2000326c:	e030      	b.n	200032d0 <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
2000326e:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20003272:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003276:	4403      	add	r3, r0
20003278:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000327c:	f240 0300 	movw	r3, #0
20003280:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003284:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003288:	f04f 0400 	mov.w	r4, #0
2000328c:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20003290:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
20003294:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003298:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
2000329c:	d009      	beq.n	200032b2 <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
2000329e:	f240 2328 	movw	r3, #552	; 0x228
200032a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032a6:	4413      	add	r3, r2
200032a8:	791a      	ldrb	r2, [r3, #4]
200032aa:	f002 02ef 	and.w	r2, r2, #239	; 0xef
200032ae:	711a      	strb	r2, [r3, #4]
200032b0:	e008      	b.n	200032c4 <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
200032b2:	f240 2320 	movw	r3, #544	; 0x220
200032b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032ba:	4413      	add	r3, r2
200032bc:	7a1a      	ldrb	r2, [r3, #8]
200032be:	f002 02ef 	and.w	r2, r2, #239	; 0xef
200032c2:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
200032c4:	f240 0300 	movw	r3, #0
200032c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032cc:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
200032d0:	bc10      	pop	{r4}
200032d2:	4770      	bx	lr

200032d4 <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032d4:	2809      	cmp	r0, #9
200032d6:	d900      	bls.n	200032da <ACE_enable_comp_rise_irq+0x6>
200032d8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
200032da:	f241 2300 	movw	r3, #4608	; 0x1200
200032de:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032e2:	f853 2f0c 	ldr.w	r2, [r3, #12]!
200032e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
200032ea:	fa01 f000 	lsl.w	r0, r1, r0
200032ee:	ea40 0002 	orr.w	r0, r0, r2
200032f2:	6018      	str	r0, [r3, #0]
}
200032f4:	4770      	bx	lr
200032f6:	bf00      	nop

200032f8 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
200032f8:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032fa:	2809      	cmp	r0, #9
200032fc:	d900      	bls.n	20003300 <ACE_disable_comp_rise_irq+0x8>
200032fe:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003300:	f241 2300 	movw	r3, #4608	; 0x1200
20003304:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003308:	f853 2f0c 	ldr.w	r2, [r3, #12]!
2000330c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003310:	fa01 f000 	lsl.w	r0, r1, r0
20003314:	ea22 0000 	bic.w	r0, r2, r0
20003318:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
2000331a:	681b      	ldr	r3, [r3, #0]
2000331c:	9301      	str	r3, [sp, #4]
    ++dummy_read;
2000331e:	9b01      	ldr	r3, [sp, #4]
20003320:	f103 0301 	add.w	r3, r3, #1
20003324:	9301      	str	r3, [sp, #4]
}
20003326:	b002      	add	sp, #8
20003328:	4770      	bx	lr
2000332a:	bf00      	nop

2000332c <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
2000332c:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000332e:	2809      	cmp	r0, #9
20003330:	d900      	bls.n	20003334 <ACE_clear_comp_rise_irq+0x8>
20003332:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003334:	f241 2300 	movw	r3, #4608	; 0x1200
20003338:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000333c:	f853 2f14 	ldr.w	r2, [r3, #20]!
20003340:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003344:	fa01 f000 	lsl.w	r0, r1, r0
20003348:	ea40 0002 	orr.w	r0, r0, r2
2000334c:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
2000334e:	681b      	ldr	r3, [r3, #0]
20003350:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20003352:	9b01      	ldr	r3, [sp, #4]
20003354:	f103 0301 	add.w	r3, r3, #1
20003358:	9301      	str	r3, [sp, #4]
}
2000335a:	b002      	add	sp, #8
2000335c:	4770      	bx	lr
2000335e:	bf00      	nop

20003360 <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003360:	2809      	cmp	r0, #9
20003362:	d900      	bls.n	20003366 <ACE_enable_comp_fall_irq+0x6>
20003364:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20003366:	f241 2300 	movw	r3, #4608	; 0x1200
2000336a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000336e:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20003372:	f04f 0101 	mov.w	r1, #1
20003376:	fa01 f000 	lsl.w	r0, r1, r0
2000337a:	ea40 0002 	orr.w	r0, r0, r2
2000337e:	6018      	str	r0, [r3, #0]
}
20003380:	4770      	bx	lr
20003382:	bf00      	nop

20003384 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
20003384:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003386:	2809      	cmp	r0, #9
20003388:	d900      	bls.n	2000338c <ACE_disable_comp_fall_irq+0x8>
2000338a:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
2000338c:	f241 2300 	movw	r3, #4608	; 0x1200
20003390:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003394:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20003398:	f04f 0101 	mov.w	r1, #1
2000339c:	fa01 f000 	lsl.w	r0, r1, r0
200033a0:	ea22 0000 	bic.w	r0, r2, r0
200033a4:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
200033a6:	681b      	ldr	r3, [r3, #0]
200033a8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
200033aa:	9b01      	ldr	r3, [sp, #4]
200033ac:	440b      	add	r3, r1
200033ae:	9301      	str	r3, [sp, #4]
}
200033b0:	b002      	add	sp, #8
200033b2:	4770      	bx	lr

200033b4 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
200033b4:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200033b6:	2809      	cmp	r0, #9
200033b8:	d900      	bls.n	200033bc <ACE_clear_comp_fall_irq+0x8>
200033ba:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
200033bc:	f241 2300 	movw	r3, #4608	; 0x1200
200033c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200033c4:	f853 2f14 	ldr.w	r2, [r3, #20]!
200033c8:	f04f 0101 	mov.w	r1, #1
200033cc:	fa01 f000 	lsl.w	r0, r1, r0
200033d0:	ea40 0002 	orr.w	r0, r0, r2
200033d4:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
200033d6:	681b      	ldr	r3, [r3, #0]
200033d8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
200033da:	9b01      	ldr	r3, [sp, #4]
200033dc:	440b      	add	r3, r1
200033de:	9301      	str	r3, [sp, #4]
}
200033e0:	b002      	add	sp, #8
200033e2:	4770      	bx	lr

200033e4 <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
200033e4:	f241 2310 	movw	r3, #4624	; 0x1210
200033e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200033ec:	6818      	ldr	r0, [r3, #0]
}
200033ee:	4770      	bx	lr

200033f0 <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
200033f0:	f04f 0002 	mov.w	r0, #2
200033f4:	4770      	bx	lr
200033f6:	bf00      	nop

200033f8 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
200033f8:	f04f 0000 	mov.w	r0, #0
200033fc:	4770      	bx	lr
200033fe:	bf00      	nop

20003400 <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
20003400:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
20003404:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
20003408:	2801      	cmp	r0, #1
2000340a:	bf88      	it	hi
2000340c:	2000      	movhi	r0, #0
2000340e:	4770      	bx	lr

20003410 <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
20003410:	f64a 4344 	movw	r3, #44100	; 0xac44
20003414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003418:	791b      	ldrb	r3, [r3, #4]
2000341a:	4283      	cmp	r3, r0
2000341c:	bf08      	it	eq
2000341e:	2000      	moveq	r0, #0
20003420:	d00b      	beq.n	2000343a <ACE_get_input_channel_handle+0x2a>
20003422:	f64a 4344 	movw	r3, #44100	; 0xac44
20003426:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000342a:	7d1b      	ldrb	r3, [r3, #20]
2000342c:	4283      	cmp	r3, r0
2000342e:	d002      	beq.n	20003436 <ACE_get_input_channel_handle+0x26>
20003430:	f04f 0002 	mov.w	r0, #2
20003434:	4770      	bx	lr
20003436:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
2000343a:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
2000343c:	4770      	bx	lr
2000343e:	bf00      	nop

20003440 <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
20003440:	f64a 4344 	movw	r3, #44100	; 0xac44
20003444:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003448:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000344c:	88da      	ldrh	r2, [r3, #6]
2000344e:	f240 0300 	movw	r3, #0
20003452:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003456:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
2000345a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000345e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20003462:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
20003464:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
20003468:	4770      	bx	lr
2000346a:	bf00      	nop

2000346c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
2000346c:	b510      	push	{r4, lr}
2000346e:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
20003470:	f64a 4344 	movw	r3, #44100	; 0xac44
20003474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003478:	6819      	ldr	r1, [r3, #0]
2000347a:	b121      	cbz	r1, 20003486 <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
2000347c:	f04f 0210 	mov.w	r2, #16
20003480:	f001 fbf2 	bl	20004c68 <strncmp>
            if ( 0 == diff )
20003484:	b168      	cbz	r0, 200034a2 <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
20003486:	f64a 4344 	movw	r3, #44100	; 0xac44
2000348a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000348e:	6919      	ldr	r1, [r3, #16]
20003490:	b149      	cbz	r1, 200034a6 <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
20003492:	4620      	mov	r0, r4
20003494:	f04f 0210 	mov.w	r2, #16
20003498:	f001 fbe6 	bl	20004c68 <strncmp>
            if ( 0 == diff )
2000349c:	b918      	cbnz	r0, 200034a6 <ACE_get_channel_handle+0x3a>
2000349e:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
200034a2:	b2c0      	uxtb	r0, r0
                break;
200034a4:	bd10      	pop	{r4, pc}
200034a6:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
200034aa:	bd10      	pop	{r4, pc}

200034ac <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
200034ac:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
200034ae:	f000 fbcd 	bl	20003c4c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
200034b2:	f000 f8fd 	bl	200036b0 <ace_init_convert>
}
200034b6:	bd08      	pop	{r3, pc}

200034b8 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
200034b8:	f3ef 8009 	mrs	r0, PSP
200034bc:	4600      	mov	r0, r0
200034be:	4770      	bx	lr

200034c0 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
200034c0:	f380 8809 	msr	PSP, r0
200034c4:	4770      	bx	lr
200034c6:	bf00      	nop

200034c8 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
200034c8:	f3ef 8008 	mrs	r0, MSP
200034cc:	4600      	mov	r0, r0
200034ce:	4770      	bx	lr

200034d0 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
200034d0:	f380 8808 	msr	MSP, r0
200034d4:	4770      	bx	lr
200034d6:	bf00      	nop

200034d8 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
200034d8:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
200034dc:	4770      	bx	lr
200034de:	bf00      	nop

200034e0 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
200034e0:	f380 8811 	msr	BASEPRI, r0
}
200034e4:	4770      	bx	lr
200034e6:	bf00      	nop

200034e8 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
200034e8:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
200034ec:	4770      	bx	lr
200034ee:	bf00      	nop

200034f0 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
200034f0:	f380 8810 	msr	PRIMASK, r0
}
200034f4:	4770      	bx	lr
200034f6:	bf00      	nop

200034f8 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
200034f8:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
200034fc:	4770      	bx	lr
200034fe:	bf00      	nop

20003500 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20003500:	f380 8813 	msr	FAULTMASK, r0
}
20003504:	4770      	bx	lr
20003506:	bf00      	nop

20003508 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20003508:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
2000350c:	4770      	bx	lr
2000350e:	bf00      	nop

20003510 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20003510:	f380 8814 	msr	CONTROL, r0
}
20003514:	4770      	bx	lr
20003516:	bf00      	nop

20003518 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20003518:	ba00      	rev	r0, r0
  return(result);
}
2000351a:	4770      	bx	lr

2000351c <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
2000351c:	ba40      	rev16	r0, r0
  return(result);
}
2000351e:	4770      	bx	lr

20003520 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20003520:	bac0      	revsh	r0, r0
  return(result);
}
20003522:	4770      	bx	lr

20003524 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20003524:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20003528:	4770      	bx	lr
2000352a:	bf00      	nop

2000352c <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
2000352c:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20003530:	b2c0      	uxtb	r0, r0
20003532:	4770      	bx	lr

20003534 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20003534:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20003538:	b280      	uxth	r0, r0
2000353a:	4770      	bx	lr

2000353c <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
2000353c:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20003540:	4770      	bx	lr
20003542:	bf00      	nop

20003544 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20003544:	e8c1 0f43 	strexb	r3, r0, [r1]
20003548:	4618      	mov	r0, r3
   return(result);
}
2000354a:	4770      	bx	lr

2000354c <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
2000354c:	e8c1 0f53 	strexh	r3, r0, [r1]
20003550:	4618      	mov	r0, r3
   return(result);
}
20003552:	4770      	bx	lr

20003554 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20003554:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20003558:	4770      	bx	lr
2000355a:	bf00      	nop

2000355c <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000355c:	4770      	bx	lr
2000355e:	bf00      	nop

20003560 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003560:	b430      	push	{r4, r5}
20003562:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003564:	f64a 0330 	movw	r3, #43056	; 0xa830
20003568:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000356c:	46ec      	mov	ip, sp
2000356e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003570:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003574:	f242 0300 	movw	r3, #8192	; 0x2000
20003578:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000357c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000357e:	f002 020c 	and.w	r2, r2, #12
20003582:	a904      	add	r1, sp, #16
20003584:	440a      	add	r2, r1
20003586:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
2000358a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000358c:	f3c2 1201 	ubfx	r2, r2, #4, #2
20003590:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20003594:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003598:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000359a:	f3c2 1281 	ubfx	r2, r2, #6, #2
2000359e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
200035a2:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200035a6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200035a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
200035aa:	f3c1 2104 	ubfx	r1, r1, #8, #5
200035ae:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
200035b2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
200035b6:	bf18      	it	ne
200035b8:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200035ba:	f240 2330 	movw	r3, #560	; 0x230
200035be:	f2c6 0308 	movt	r3, #24584	; 0x6008
200035c2:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
200035c4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
200035c8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200035cc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200035d0:	429a      	cmp	r2, r3
200035d2:	d105      	bne.n	200035e0 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
200035d4:	f64e 732c 	movw	r3, #61228	; 0xef2c
200035d8:	f2c6 0301 	movt	r3, #24577	; 0x6001
200035dc:	681a      	ldr	r2, [r3, #0]
200035de:	e028      	b.n	20003632 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200035e0:	f640 031c 	movw	r3, #2076	; 0x81c
200035e4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200035e8:	681a      	ldr	r2, [r3, #0]
200035ea:	f244 3341 	movw	r3, #17217	; 0x4341
200035ee:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200035f2:	429a      	cmp	r2, r3
200035f4:	d11e      	bne.n	20003634 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
200035f6:	f640 0340 	movw	r3, #2112	; 0x840
200035fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
200035fe:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003600:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003604:	f240 3300 	movw	r3, #768	; 0x300
20003608:	f2c0 0301 	movt	r3, #1
2000360c:	429a      	cmp	r2, r3
2000360e:	d911      	bls.n	20003634 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003610:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20003614:	d205      	bcs.n	20003622 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20003616:	f241 632c 	movw	r3, #5676	; 0x162c
2000361a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000361e:	681a      	ldr	r2, [r3, #0]
20003620:	e007      	b.n	20003632 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003622:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20003626:	d205      	bcs.n	20003634 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20003628:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000362c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003630:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20003632:	b922      	cbnz	r2, 2000363e <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003634:	be00      	bkpt	0x0000
20003636:	f647 0240 	movw	r2, #30784	; 0x7840
2000363a:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000363e:	f64a 4324 	movw	r3, #44068	; 0xac24
20003642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003646:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003648:	fbb2 f5f5 	udiv	r5, r2, r5
2000364c:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000364e:	fbb2 f4f4 	udiv	r4, r2, r4
20003652:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003654:	fbb2 f0f0 	udiv	r0, r2, r0
20003658:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000365a:	fbb2 f1f1 	udiv	r1, r2, r1
2000365e:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003660:	615a      	str	r2, [r3, #20]
}
20003662:	b004      	add	sp, #16
20003664:	bc30      	pop	{r4, r5}
20003666:	4770      	bx	lr

20003668 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003668:	2801      	cmp	r0, #1
2000366a:	d903      	bls.n	20003674 <ACE_get_channel_type+0xc>
2000366c:	be00      	bkpt	0x0000
2000366e:	f04f 0000 	mov.w	r0, #0
20003672:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
20003674:	f24b 13b8 	movw	r3, #45496	; 0xb1b8
20003678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000367c:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
2000367e:	4770      	bx	lr

20003680 <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
20003680:	f64a 4344 	movw	r3, #44100	; 0xac44
20003684:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003688:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000368c:	791a      	ldrb	r2, [r3, #4]
2000368e:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003692:	f64a 433c 	movw	r3, #44092	; 0xac3c
20003696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000369a:	eb03 0082 	add.w	r0, r3, r2, lsl #2
2000369e:	8840      	ldrh	r0, [r0, #2]
200036a0:	fb00 f001 	mul.w	r0, r0, r1
200036a4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
200036a8:	fbb0 f0f3 	udiv	r0, r0, r3
200036ac:	4770      	bx	lr
200036ae:	bf00      	nop

200036b0 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
200036b0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
200036b4:	f240 0200 	movw	r2, #0
200036b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
200036bc:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
200036c0:	f04f 0300 	mov.w	r3, #0
200036c4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
200036c8:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
200036ca:	4c36      	ldr	r4, [pc, #216]	; (200037a4 <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
200036cc:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
200036ce:	ea4f 0152 	mov.w	r1, r2, lsr #1
200036d2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
200036d6:	eb00 1101 	add.w	r1, r0, r1, lsl #4
200036da:	f501 7108 	add.w	r1, r1, #544	; 0x220
200036de:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
200036e0:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
200036e4:	bf14      	ite	ne
200036e6:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
200036ea:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
200036ee:	54e1      	strb	r1, [r4, r3]
200036f0:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
200036f4:	2b0a      	cmp	r3, #10
200036f6:	d1e9      	bne.n	200036cc <ace_init_convert+0x1c>
200036f8:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
200036fc:	f64a 4444 	movw	r4, #44100	; 0xac44
20003700:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003704:	f64a 02d0 	movw	r2, #43216	; 0xa8d0
20003708:	f2c2 0200 	movt	r2, #8192	; 0x2000
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
2000370c:	f240 0700 	movw	r7, #0
20003710:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
20003714:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
20003716:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
2000371a:	f24b 1cb8 	movw	ip, #45496	; 0xb1b8
2000371e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
20003722:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
20003724:	eb04 1103 	add.w	r1, r4, r3, lsl #4
20003728:	7909      	ldrb	r1, [r1, #4]
2000372a:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
2000372c:	4411      	add	r1, r2
2000372e:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
20003732:	2901      	cmp	r1, #1
20003734:	d003      	beq.n	2000373e <ace_init_convert+0x8e>
20003736:	b321      	cbz	r1, 20003782 <ace_init_convert+0xd2>
20003738:	2902      	cmp	r1, #2
2000373a:	d11f      	bne.n	2000377c <ace_init_convert+0xcc>
2000373c:	e00e      	b.n	2000375c <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
2000373e:	28ff      	cmp	r0, #255	; 0xff
20003740:	d100      	bne.n	20003744 <ace_init_convert+0x94>
20003742:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
20003744:	eb00 0040 	add.w	r0, r0, r0, lsl #1
20003748:	eb07 1100 	add.w	r1, r7, r0, lsl #4
2000374c:	f501 7108 	add.w	r1, r1, #544	; 0x220
20003750:	7a09      	ldrb	r1, [r1, #8]
20003752:	f081 0101 	eor.w	r1, r1, #1
20003756:	f001 0101 	and.w	r1, r1, #1
2000375a:	e013      	b.n	20003784 <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
2000375c:	28ff      	cmp	r0, #255	; 0xff
2000375e:	d100      	bne.n	20003762 <ace_init_convert+0xb2>
20003760:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
20003762:	eb00 0040 	add.w	r0, r0, r0, lsl #1
20003766:	eb07 1100 	add.w	r1, r7, r0, lsl #4
2000376a:	f501 710a 	add.w	r1, r1, #552	; 0x228
2000376e:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
20003770:	f011 0f01 	tst.w	r1, #1
20003774:	bf08      	it	eq
20003776:	4651      	moveq	r1, sl
20003778:	d004      	beq.n	20003784 <ace_init_convert+0xd4>
2000377a:	e002      	b.n	20003782 <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
2000377c:	be00      	bkpt	0x0000
2000377e:	4641      	mov	r1, r8
20003780:	e000      	b.n	20003784 <ace_init_convert+0xd4>
20003782:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20003784:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20003788:	f103 0301 	add.w	r3, r3, #1
2000378c:	2b02      	cmp	r3, #2
2000378e:	d1c8      	bne.n	20003722 <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
20003790:	f240 0300 	movw	r3, #0
20003794:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003798:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
2000379c:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
200037a0:	4770      	bx	lr
200037a2:	bf00      	nop
200037a4:	2000b1bc 	.word	0x2000b1bc

200037a8 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200037a8:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200037aa:	f64a 4344 	movw	r3, #44100	; 0xac44
200037ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037b2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200037b6:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
200037b8:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
200037bc:	469c      	mov	ip, r3
200037be:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
200037c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037c6:	4463      	add	r3, ip
200037c8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
200037cc:	2bff      	cmp	r3, #255	; 0xff
200037ce:	d115      	bne.n	200037fc <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
200037d0:	f64a 433c 	movw	r3, #44092	; 0xac3c
200037d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
200037dc:	8863      	ldrh	r3, [r4, #2]
200037de:	fb03 f101 	mul.w	r1, r3, r1
200037e2:	f240 1301 	movw	r3, #257	; 0x101
200037e6:	f2c0 0310 	movt	r3, #16
200037ea:	fba3 2301 	umull	r2, r3, r3, r1
200037ee:	ebc3 0101 	rsb	r1, r3, r1
200037f2:	eb03 0351 	add.w	r3, r3, r1, lsr #1
200037f6:	ea4f 20d3 	mov.w	r0, r3, lsr #11
200037fa:	e031      	b.n	20003860 <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
200037fc:	f24b 10b8 	movw	r0, #45496	; 0xb1b8
20003800:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003804:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
20003808:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000380c:	eb0c 0203 	add.w	r2, ip, r3
20003810:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
20003814:	4410      	add	r0, r2
20003816:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
2000381a:	eb03 024c 	add.w	r2, r3, ip, lsl #1
2000381e:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
20003822:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
20003826:	f101 011f 	add.w	r1, r1, #31
2000382a:	f64a 423c 	movw	r2, #44092	; 0xac3c
2000382e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003832:	eb02 0284 	add.w	r2, r2, r4, lsl #2
20003836:	8852      	ldrh	r2, [r2, #2]
20003838:	fb02 f101 	mul.w	r1, r2, r1
2000383c:	4463      	add	r3, ip
2000383e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
20003842:	fb03 f101 	mul.w	r1, r3, r1
20003846:	f240 0381 	movw	r3, #129	; 0x81
2000384a:	f2c8 0308 	movt	r3, #32776	; 0x8008
2000384e:	fb83 2301 	smull	r2, r3, r3, r1
20003852:	440b      	add	r3, r1
20003854:	ea4f 71e1 	mov.w	r1, r1, asr #31
20003858:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
2000385c:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
20003860:	bc10      	pop	{r4}
20003862:	4770      	bx	lr

20003864 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003864:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003866:	2801      	cmp	r0, #1
20003868:	d903      	bls.n	20003872 <ACE_convert_to_mA+0xe>
2000386a:	be00      	bkpt	0x0000
2000386c:	f04f 0000 	mov.w	r0, #0
20003870:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003872:	f64a 4344 	movw	r3, #44100	; 0xac44
20003876:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000387a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000387e:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003880:	2a2f      	cmp	r2, #47	; 0x2f
20003882:	d900      	bls.n	20003886 <ACE_convert_to_mA+0x22>
20003884:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003886:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
2000388a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000388e:	4413      	add	r3, r2
20003890:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003894:	2b01      	cmp	r3, #1
20003896:	d116      	bne.n	200038c6 <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
20003898:	f002 0430 	and.w	r4, r2, #48	; 0x30
2000389c:	f3c2 0280 	ubfx	r2, r2, #2, #1
200038a0:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
200038a4:	2c03      	cmp	r4, #3
200038a6:	d80e      	bhi.n	200038c6 <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
200038a8:	f7ff ff7e 	bl	200037a8 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
200038ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
200038b0:	ea4f 0080 	mov.w	r0, r0, lsl #2
200038b4:	f64a 0340 	movw	r3, #43072	; 0xa840
200038b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038bc:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
200038c0:	fbb0 f0f3 	udiv	r0, r0, r3
200038c4:	bd10      	pop	{r4, pc}
200038c6:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
200038ca:	bd10      	pop	{r4, pc}

200038cc <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200038cc:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200038ce:	2801      	cmp	r0, #1
200038d0:	d903      	bls.n	200038da <ACE_convert_to_uA+0xe>
200038d2:	be00      	bkpt	0x0000
200038d4:	f04f 0000 	mov.w	r0, #0
200038d8:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200038da:	f64a 4344 	movw	r3, #44100	; 0xac44
200038de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200038e6:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
200038e8:	2a2f      	cmp	r2, #47	; 0x2f
200038ea:	d900      	bls.n	200038ee <ACE_convert_to_uA+0x22>
200038ec:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
200038ee:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
200038f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038f6:	4413      	add	r3, r2
200038f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
200038fc:	2b01      	cmp	r3, #1
200038fe:	d116      	bne.n	2000392e <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
20003900:	f002 0430 	and.w	r4, r2, #48	; 0x30
20003904:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003908:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
2000390c:	2c03      	cmp	r4, #3
2000390e:	d80e      	bhi.n	2000392e <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
20003910:	f7ff ff4a 	bl	200037a8 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
20003914:	f644 6320 	movw	r3, #20000	; 0x4e20
20003918:	fb03 f000 	mul.w	r0, r3, r0
2000391c:	f64a 0240 	movw	r2, #43072	; 0xa840
20003920:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003924:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
20003928:	fbb0 f0f2 	udiv	r0, r0, r2
2000392c:	bd10      	pop	{r4, pc}
2000392e:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
20003932:	bd10      	pop	{r4, pc}

20003934 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003934:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
20003936:	f7ff ff37 	bl	200037a8 <ACE_convert_to_mV>
2000393a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
2000393e:	ea4f 0040 	mov.w	r0, r0, lsl #1
20003942:	f248 531f 	movw	r3, #34079	; 0x851f
20003946:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000394a:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
2000394e:	ea4f 00d3 	mov.w	r0, r3, lsr #3
20003952:	bd08      	pop	{r3, pc}

20003954 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003954:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
20003956:	f7ff ff27 	bl	200037a8 <ACE_convert_to_mV>
2000395a:	f24f 5355 	movw	r3, #62805	; 0xf555
2000395e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
20003962:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20003966:	bd08      	pop	{r3, pc}

20003968 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003968:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
2000396a:	f7ff ffe3 	bl	20003934 <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
2000396e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
20003972:	f246 6367 	movw	r3, #26215	; 0x6667
20003976:	f2c6 6366 	movt	r3, #26214	; 0x6666
2000397a:	fb83 2300 	smull	r2, r3, r3, r0
2000397e:	ea4f 70e0 	mov.w	r0, r0, asr #31
20003982:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
20003986:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
2000398a:	f1a0 0003 	sub.w	r0, r0, #3
2000398e:	bd08      	pop	{r3, pc}

20003990 <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
20003990:	2801      	cmp	r0, #1
20003992:	bf8f      	iteee	hi
20003994:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
20003996:	f64a 4344 	movwls	r3, #44100	; 0xac44
2000399a:	f2c2 0300 	movtls	r3, #8192	; 0x2000
2000399e:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
200039a2:	bf98      	it	ls
200039a4:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
200039a6:	4770      	bx	lr

200039a8 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
200039a8:	f64a 4344 	movw	r3, #44100	; 0xac44
200039ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039b0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200039b4:	791a      	ldrb	r2, [r3, #4]
200039b6:	ea4f 1212 	mov.w	r2, r2, lsr #4
200039ba:	f64a 433c 	movw	r3, #44092	; 0xac3c
200039be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039c2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
200039c6:	885b      	ldrh	r3, [r3, #2]
200039c8:	428b      	cmp	r3, r1
200039ca:	d209      	bcs.n	200039e0 <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
200039cc:	f64a 433c 	movw	r3, #44092	; 0xac3c
200039d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039d4:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
200039d8:	f100 30ff 	add.w	r0, r0, #4294967295
200039dc:	b280      	uxth	r0, r0
200039de:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
200039e0:	f64a 403c 	movw	r0, #44092	; 0xac3c
200039e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200039e8:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
200039ec:	f100 30ff 	add.w	r0, r0, #4294967295
200039f0:	fb00 f101 	mul.w	r1, r0, r1
200039f4:	fbb1 f3f3 	udiv	r3, r1, r3
200039f8:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
200039fa:	4770      	bx	lr

200039fc <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
200039fc:	f64a 433c 	movw	r3, #44092	; 0xac3c
20003a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a04:	f64a 4244 	movw	r2, #44100	; 0xac44
20003a08:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003a0c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
20003a10:	7912      	ldrb	r2, [r2, #4]
20003a12:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003a16:	eb03 0382 	add.w	r3, r3, r2, lsl #2
20003a1a:	885b      	ldrh	r3, [r3, #2]
20003a1c:	428b      	cmp	r3, r1
20003a1e:	bf31      	iteee	cc
20003a20:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
20003a24:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
20003a28:	fbb1 f3f3 	udivcs	r3, r1, r3
20003a2c:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
20003a2e:	4770      	bx	lr

20003a30 <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003a30:	f64a 4344 	movw	r3, #44100	; 0xac44
20003a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a38:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003a3c:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
20003a3e:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
20003a42:	4618      	mov	r0, r3
20003a44:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
20003a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a4c:	4403      	add	r3, r0
20003a4e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
20003a52:	2bff      	cmp	r3, #255	; 0xff
20003a54:	d10e      	bne.n	20003a74 <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
20003a56:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
20003a5a:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
20003a5e:	f64a 433c 	movw	r3, #44092	; 0xac3c
20003a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a66:	eb03 038c 	add.w	r3, r3, ip, lsl #2
20003a6a:	885b      	ldrh	r3, [r3, #2]
20003a6c:	fbb1 f0f3 	udiv	r0, r1, r3
20003a70:	b280      	uxth	r0, r0
20003a72:	e027      	b.n	20003ac4 <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
20003a74:	f24b 12b8 	movw	r2, #45496	; 0xb1b8
20003a78:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003a7c:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
20003a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a84:	4418      	add	r0, r3
20003a86:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
20003a8a:	4402      	add	r2, r0
20003a8c:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
20003a8e:	eb03 0042 	add.w	r0, r3, r2, lsl #1
20003a92:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
20003a96:	ebc1 0100 	rsb	r1, r1, r0
20003a9a:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
20003a9e:	4413      	add	r3, r2
20003aa0:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
20003aa4:	fbb1 f0f3 	udiv	r0, r1, r3
20003aa8:	f64a 433c 	movw	r3, #44092	; 0xac3c
20003aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ab0:	eb03 038c 	add.w	r3, r3, ip, lsl #2
20003ab4:	885b      	ldrh	r3, [r3, #2]
20003ab6:	fbb0 f0f3 	udiv	r0, r0, r3
20003aba:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
20003abe:	f100 001f 	add.w	r0, r0, #31
20003ac2:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
20003ac4:	f640 73ff 	movw	r3, #4095	; 0xfff
20003ac8:	4298      	cmp	r0, r3
20003aca:	bf28      	it	cs
20003acc:	4618      	movcs	r0, r3
20003ace:	4770      	bx	lr

20003ad0 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003ad0:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003ad2:	2801      	cmp	r0, #1
20003ad4:	d900      	bls.n	20003ad8 <ACE_convert_from_mA+0x8>
20003ad6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003ad8:	f64a 4344 	movw	r3, #44100	; 0xac44
20003adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ae0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003ae4:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003ae6:	2a2f      	cmp	r2, #47	; 0x2f
20003ae8:	d900      	bls.n	20003aec <ACE_convert_from_mA+0x1c>
20003aea:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003aec:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
20003af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003af4:	4413      	add	r3, r2
20003af6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003afa:	2b01      	cmp	r3, #1
20003afc:	d120      	bne.n	20003b40 <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003afe:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003b02:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003b06:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003b0a:	2a03      	cmp	r2, #3
20003b0c:	d818      	bhi.n	20003b40 <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003b0e:	f64a 0340 	movw	r3, #43072	; 0xa840
20003b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003b1a:	fb01 f103 	mul.w	r1, r1, r3
20003b1e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003b22:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003b26:	fba3 2101 	umull	r2, r1, r3, r1
20003b2a:	ea4f 1111 	mov.w	r1, r1, lsr #4
20003b2e:	f7ff ff65 	bl	200039fc <convert_mV_to_ppe_value>
20003b32:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b36:	4298      	cmp	r0, r3
20003b38:	bf28      	it	cs
20003b3a:	4618      	movcs	r0, r3
20003b3c:	b280      	uxth	r0, r0
20003b3e:	bd08      	pop	{r3, pc}
20003b40:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003b44:	bd08      	pop	{r3, pc}
20003b46:	bf00      	nop

20003b48 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003b48:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003b4a:	2801      	cmp	r0, #1
20003b4c:	d900      	bls.n	20003b50 <ACE_convert_from_uA+0x8>
20003b4e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003b50:	f64a 4344 	movw	r3, #44100	; 0xac44
20003b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b58:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003b5c:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003b5e:	2a2f      	cmp	r2, #47	; 0x2f
20003b60:	d900      	bls.n	20003b64 <ACE_convert_from_uA+0x1c>
20003b62:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003b64:	f64a 03d0 	movw	r3, #43216	; 0xa8d0
20003b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b6c:	4413      	add	r3, r2
20003b6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003b72:	2b01      	cmp	r3, #1
20003b74:	d120      	bne.n	20003bb8 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003b76:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003b7a:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003b7e:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003b82:	2a03      	cmp	r2, #3
20003b84:	d818      	bhi.n	20003bb8 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003b86:	f64a 0340 	movw	r3, #43072	; 0xa840
20003b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003b92:	fb01 f103 	mul.w	r1, r1, r3
20003b96:	f241 7359 	movw	r3, #5977	; 0x1759
20003b9a:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
20003b9e:	fba3 2101 	umull	r2, r1, r3, r1
20003ba2:	ea4f 3191 	mov.w	r1, r1, lsr #14
20003ba6:	f7ff ff29 	bl	200039fc <convert_mV_to_ppe_value>
20003baa:	f640 73ff 	movw	r3, #4095	; 0xfff
20003bae:	4298      	cmp	r0, r3
20003bb0:	bf28      	it	cs
20003bb2:	4618      	movcs	r0, r3
20003bb4:	b280      	uxth	r0, r0
20003bb6:	bd08      	pop	{r3, pc}
20003bb8:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003bbc:	bd08      	pop	{r3, pc}
20003bbe:	bf00      	nop

20003bc0 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
20003bc0:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003bc2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003bc6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003bca:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003bce:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003bd2:	fba3 2101 	umull	r2, r1, r3, r1
20003bd6:	ea4f 01d1 	mov.w	r1, r1, lsr #3
20003bda:	f7ff ff0f 	bl	200039fc <convert_mV_to_ppe_value>
20003bde:	f640 73ff 	movw	r3, #4095	; 0xfff
20003be2:	4298      	cmp	r0, r3
20003be4:	bf28      	it	cs
20003be6:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003be8:	b280      	uxth	r0, r0
20003bea:	bd08      	pop	{r3, pc}

20003bec <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003bec:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003bee:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
20003bf2:	f101 010b 	add.w	r1, r1, #11
20003bf6:	ea4f 0191 	mov.w	r1, r1, lsr #2
20003bfa:	f7ff feff 	bl	200039fc <convert_mV_to_ppe_value>
20003bfe:	f640 73ff 	movw	r3, #4095	; 0xfff
20003c02:	4298      	cmp	r0, r3
20003c04:	bf28      	it	cs
20003c06:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003c08:	b280      	uxth	r0, r0
20003c0a:	bd08      	pop	{r3, pc}

20003c0c <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003c0c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
20003c0e:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
20003c12:	f101 0103 	add.w	r1, r1, #3
20003c16:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
20003c1a:	f648 6339 	movw	r3, #36409	; 0x8e39
20003c1e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20003c22:	fba3 2101 	umull	r2, r1, r3, r1
20003c26:	ea4f 0151 	mov.w	r1, r1, lsr #1
20003c2a:	f7ff ffc9 	bl	20003bc0 <ACE_convert_from_Kelvin>
20003c2e:	f640 73ff 	movw	r3, #4095	; 0xfff
20003c32:	4298      	cmp	r0, r3
20003c34:	bf28      	it	cs
20003c36:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003c38:	b280      	uxth	r0, r0
20003c3a:	bd08      	pop	{r3, pc}

20003c3c <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
20003c3c:	b111      	cbz	r1, 20003c44 <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
20003c3e:	ea4f 6210 	mov.w	r2, r0, lsr #24
20003c42:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
20003c44:	f3c0 200f 	ubfx	r0, r0, #8, #16
20003c48:	4770      	bx	lr
20003c4a:	bf00      	nop

20003c4c <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
20003c4c:	4770      	bx	lr
20003c4e:	bf00      	nop

20003c50 <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
20003c50:	f04f 0000 	mov.w	r0, #0
20003c54:	4770      	bx	lr
20003c56:	bf00      	nop

20003c58 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
20003c58:	f04f 0000 	mov.w	r0, #0
20003c5c:	4770      	bx	lr
20003c5e:	bf00      	nop

20003c60 <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
20003c60:	4770      	bx	lr
20003c62:	bf00      	nop

20003c64 <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003c64:	4770      	bx	lr
20003c66:	bf00      	nop

20003c68 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003c68:	4770      	bx	lr
20003c6a:	bf00      	nop

20003c6c <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
20003c6c:	4770      	bx	lr
20003c6e:	bf00      	nop

20003c70 <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
20003c70:	4770      	bx	lr
20003c72:	bf00      	nop

20003c74 <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
20003c74:	f04f 0000 	mov.w	r0, #0
20003c78:	4770      	bx	lr
20003c7a:	bf00      	nop

20003c7c <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
20003c7c:	f04f 30ff 	mov.w	r0, #4294967295
20003c80:	4770      	bx	lr
20003c82:	bf00      	nop

20003c84 <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
20003c84:	f04f 0000 	mov.w	r0, #0
20003c88:	4770      	bx	lr
20003c8a:	bf00      	nop

20003c8c <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
20003c8c:	f04f 0002 	mov.w	r0, #2
20003c90:	4770      	bx	lr
20003c92:	bf00      	nop

20003c94 <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
20003c94:	f04f 0000 	mov.w	r0, #0
20003c98:	4770      	bx	lr
20003c9a:	bf00      	nop

20003c9c <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
20003c9c:	f04f 0000 	mov.w	r0, #0
20003ca0:	4770      	bx	lr
20003ca2:	bf00      	nop

20003ca4 <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
20003ca4:	f04f 0000 	mov.w	r0, #0
20003ca8:	4770      	bx	lr
20003caa:	bf00      	nop

20003cac <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
20003cac:	4770      	bx	lr
20003cae:	bf00      	nop

20003cb0 <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
20003cb0:	4770      	bx	lr
20003cb2:	bf00      	nop

20003cb4 <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
20003cb4:	4770      	bx	lr
20003cb6:	bf00      	nop

20003cb8 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
20003cb8:	4770      	bx	lr
20003cba:	bf00      	nop

20003cbc <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003cbc:	4770      	bx	lr
20003cbe:	bf00      	nop

20003cc0 <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003cc0:	4770      	bx	lr
20003cc2:	bf00      	nop

20003cc4 <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
20003cc4:	4770      	bx	lr
20003cc6:	bf00      	nop

20003cc8 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
20003cc8:	4770      	bx	lr
20003cca:	bf00      	nop

20003ccc <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
20003ccc:	4770      	bx	lr
20003cce:	bf00      	nop

20003cd0 <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003cd0:	4770      	bx	lr
20003cd2:	bf00      	nop

20003cd4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003cd4:	4668      	mov	r0, sp
20003cd6:	f020 0107 	bic.w	r1, r0, #7
20003cda:	468d      	mov	sp, r1
20003cdc:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003cde:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ce6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
20003cea:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
20003cee:	bc01      	pop	{r0}
20003cf0:	4685      	mov	sp, r0
20003cf2:	4770      	bx	lr

20003cf4 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003cf4:	4668      	mov	r0, sp
20003cf6:	f020 0107 	bic.w	r1, r0, #7
20003cfa:	468d      	mov	sp, r1
20003cfc:	b401      	push	{r0}
20003cfe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d02:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d06:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
20003d0a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
20003d0e:	bc01      	pop	{r0}
20003d10:	4685      	mov	sp, r0
20003d12:	4770      	bx	lr

20003d14 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003d14:	4668      	mov	r0, sp
20003d16:	f020 0107 	bic.w	r1, r0, #7
20003d1a:	468d      	mov	sp, r1
20003d1c:	b401      	push	{r0}
20003d1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d26:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
20003d2a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
20003d2e:	bc01      	pop	{r0}
20003d30:	4685      	mov	sp, r0
20003d32:	4770      	bx	lr

20003d34 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003d34:	4668      	mov	r0, sp
20003d36:	f020 0107 	bic.w	r1, r0, #7
20003d3a:	468d      	mov	sp, r1
20003d3c:	b401      	push	{r0}
20003d3e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d42:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
20003d4a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
20003d4e:	bc01      	pop	{r0}
20003d50:	4685      	mov	sp, r0
20003d52:	4770      	bx	lr

20003d54 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20003d54:	4668      	mov	r0, sp
20003d56:	f020 0107 	bic.w	r1, r0, #7
20003d5a:	468d      	mov	sp, r1
20003d5c:	b401      	push	{r0}
20003d5e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d62:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
20003d6a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
20003d6e:	bc01      	pop	{r0}
20003d70:	4685      	mov	sp, r0
20003d72:	4770      	bx	lr

20003d74 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003d74:	4668      	mov	r0, sp
20003d76:	f020 0107 	bic.w	r1, r0, #7
20003d7a:	468d      	mov	sp, r1
20003d7c:	b401      	push	{r0}
20003d7e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d82:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
20003d8a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
20003d8e:	bc01      	pop	{r0}
20003d90:	4685      	mov	sp, r0
20003d92:	4770      	bx	lr

20003d94 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003d94:	4668      	mov	r0, sp
20003d96:	f020 0107 	bic.w	r1, r0, #7
20003d9a:	468d      	mov	sp, r1
20003d9c:	b401      	push	{r0}
20003d9e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003da2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
20003daa:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
20003dae:	bc01      	pop	{r0}
20003db0:	4685      	mov	sp, r0
20003db2:	4770      	bx	lr

20003db4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003db4:	4668      	mov	r0, sp
20003db6:	f020 0107 	bic.w	r1, r0, #7
20003dba:	468d      	mov	sp, r1
20003dbc:	b401      	push	{r0}
20003dbe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003dc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003dc6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
20003dca:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
20003dce:	bc01      	pop	{r0}
20003dd0:	4685      	mov	sp, r0
20003dd2:	4770      	bx	lr

20003dd4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003dd4:	4668      	mov	r0, sp
20003dd6:	f020 0107 	bic.w	r1, r0, #7
20003dda:	468d      	mov	sp, r1
20003ddc:	b401      	push	{r0}
20003dde:	f24e 1300 	movw	r3, #57600	; 0xe100
20003de2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003de6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20003dea:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
20003dee:	bc01      	pop	{r0}
20003df0:	4685      	mov	sp, r0
20003df2:	4770      	bx	lr

20003df4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003df4:	4668      	mov	r0, sp
20003df6:	f020 0107 	bic.w	r1, r0, #7
20003dfa:	468d      	mov	sp, r1
20003dfc:	b401      	push	{r0}
20003dfe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e02:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
20003e0a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
20003e0e:	bc01      	pop	{r0}
20003e10:	4685      	mov	sp, r0
20003e12:	4770      	bx	lr

20003e14 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003e14:	4668      	mov	r0, sp
20003e16:	f020 0107 	bic.w	r1, r0, #7
20003e1a:	468d      	mov	sp, r1
20003e1c:	b401      	push	{r0}
20003e1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e26:	f04f 0201 	mov.w	r2, #1
20003e2a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
20003e2e:	bc01      	pop	{r0}
20003e30:	4685      	mov	sp, r0
20003e32:	4770      	bx	lr

20003e34 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003e34:	4668      	mov	r0, sp
20003e36:	f020 0107 	bic.w	r1, r0, #7
20003e3a:	468d      	mov	sp, r1
20003e3c:	b401      	push	{r0}
20003e3e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e42:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e46:	f04f 0202 	mov.w	r2, #2
20003e4a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
20003e4e:	bc01      	pop	{r0}
20003e50:	4685      	mov	sp, r0
20003e52:	4770      	bx	lr

20003e54 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003e54:	4668      	mov	r0, sp
20003e56:	f020 0107 	bic.w	r1, r0, #7
20003e5a:	468d      	mov	sp, r1
20003e5c:	b401      	push	{r0}
20003e5e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e62:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e66:	f04f 0204 	mov.w	r2, #4
20003e6a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
20003e6e:	bc01      	pop	{r0}
20003e70:	4685      	mov	sp, r0
20003e72:	4770      	bx	lr

20003e74 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003e74:	4668      	mov	r0, sp
20003e76:	f020 0107 	bic.w	r1, r0, #7
20003e7a:	468d      	mov	sp, r1
20003e7c:	b401      	push	{r0}
20003e7e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e82:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e86:	f04f 0208 	mov.w	r2, #8
20003e8a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
20003e8e:	bc01      	pop	{r0}
20003e90:	4685      	mov	sp, r0
20003e92:	4770      	bx	lr

20003e94 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003e94:	4668      	mov	r0, sp
20003e96:	f020 0107 	bic.w	r1, r0, #7
20003e9a:	468d      	mov	sp, r1
20003e9c:	b401      	push	{r0}
20003e9e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ea2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ea6:	f04f 0210 	mov.w	r2, #16
20003eaa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
20003eae:	bc01      	pop	{r0}
20003eb0:	4685      	mov	sp, r0
20003eb2:	4770      	bx	lr

20003eb4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003eb4:	4668      	mov	r0, sp
20003eb6:	f020 0107 	bic.w	r1, r0, #7
20003eba:	468d      	mov	sp, r1
20003ebc:	b401      	push	{r0}
20003ebe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ec2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ec6:	f04f 0220 	mov.w	r2, #32
20003eca:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
20003ece:	bc01      	pop	{r0}
20003ed0:	4685      	mov	sp, r0
20003ed2:	4770      	bx	lr

20003ed4 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003ed4:	4668      	mov	r0, sp
20003ed6:	f020 0107 	bic.w	r1, r0, #7
20003eda:	468d      	mov	sp, r1
20003edc:	b401      	push	{r0}
20003ede:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ee2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ee6:	f04f 0240 	mov.w	r2, #64	; 0x40
20003eea:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
20003eee:	bc01      	pop	{r0}
20003ef0:	4685      	mov	sp, r0
20003ef2:	4770      	bx	lr

20003ef4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003ef4:	4668      	mov	r0, sp
20003ef6:	f020 0107 	bic.w	r1, r0, #7
20003efa:	468d      	mov	sp, r1
20003efc:	b401      	push	{r0}
20003efe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f02:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f06:	f04f 0280 	mov.w	r2, #128	; 0x80
20003f0a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
20003f0e:	bc01      	pop	{r0}
20003f10:	4685      	mov	sp, r0
20003f12:	4770      	bx	lr

20003f14 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003f14:	4668      	mov	r0, sp
20003f16:	f020 0107 	bic.w	r1, r0, #7
20003f1a:	468d      	mov	sp, r1
20003f1c:	b401      	push	{r0}
20003f1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f26:	f44f 7280 	mov.w	r2, #256	; 0x100
20003f2a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
20003f2e:	bc01      	pop	{r0}
20003f30:	4685      	mov	sp, r0
20003f32:	4770      	bx	lr

20003f34 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003f34:	4668      	mov	r0, sp
20003f36:	f020 0107 	bic.w	r1, r0, #7
20003f3a:	468d      	mov	sp, r1
20003f3c:	b401      	push	{r0}
20003f3e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f42:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f46:	f44f 7200 	mov.w	r2, #512	; 0x200
20003f4a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
20003f4e:	bc01      	pop	{r0}
20003f50:	4685      	mov	sp, r0
20003f52:	4770      	bx	lr

20003f54 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003f54:	4668      	mov	r0, sp
20003f56:	f020 0107 	bic.w	r1, r0, #7
20003f5a:	468d      	mov	sp, r1
20003f5c:	b401      	push	{r0}
20003f5e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f62:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
20003f6a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
20003f6e:	bc01      	pop	{r0}
20003f70:	4685      	mov	sp, r0
20003f72:	4770      	bx	lr

20003f74 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003f74:	4668      	mov	r0, sp
20003f76:	f020 0107 	bic.w	r1, r0, #7
20003f7a:	468d      	mov	sp, r1
20003f7c:	b401      	push	{r0}
20003f7e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f82:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f86:	f44f 6200 	mov.w	r2, #2048	; 0x800
20003f8a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
20003f8e:	bc01      	pop	{r0}
20003f90:	4685      	mov	sp, r0
20003f92:	4770      	bx	lr

20003f94 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003f94:	4668      	mov	r0, sp
20003f96:	f020 0107 	bic.w	r1, r0, #7
20003f9a:	468d      	mov	sp, r1
20003f9c:	b401      	push	{r0}
20003f9e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fa2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fa6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20003faa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
20003fae:	bc01      	pop	{r0}
20003fb0:	4685      	mov	sp, r0
20003fb2:	4770      	bx	lr

20003fb4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003fb4:	4668      	mov	r0, sp
20003fb6:	f020 0107 	bic.w	r1, r0, #7
20003fba:	468d      	mov	sp, r1
20003fbc:	b401      	push	{r0}
20003fbe:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20003fca:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
20003fce:	bc01      	pop	{r0}
20003fd0:	4685      	mov	sp, r0
20003fd2:	4770      	bx	lr

20003fd4 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003fd4:	4668      	mov	r0, sp
20003fd6:	f020 0107 	bic.w	r1, r0, #7
20003fda:	468d      	mov	sp, r1
20003fdc:	b401      	push	{r0}
20003fde:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fe2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fe6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20003fea:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
20003fee:	bc01      	pop	{r0}
20003ff0:	4685      	mov	sp, r0
20003ff2:	4770      	bx	lr

20003ff4 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003ff4:	4668      	mov	r0, sp
20003ff6:	f020 0107 	bic.w	r1, r0, #7
20003ffa:	468d      	mov	sp, r1
20003ffc:	b401      	push	{r0}
20003ffe:	f24e 1300 	movw	r3, #57600	; 0xe100
20004002:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004006:	f44f 4200 	mov.w	r2, #32768	; 0x8000
2000400a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
2000400e:	bc01      	pop	{r0}
20004010:	4685      	mov	sp, r0
20004012:	4770      	bx	lr

20004014 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20004014:	4668      	mov	r0, sp
20004016:	f020 0107 	bic.w	r1, r0, #7
2000401a:	468d      	mov	sp, r1
2000401c:	b401      	push	{r0}
2000401e:	f24e 1300 	movw	r3, #57600	; 0xe100
20004022:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004026:	f44f 3280 	mov.w	r2, #65536	; 0x10000
2000402a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
2000402e:	bc01      	pop	{r0}
20004030:	4685      	mov	sp, r0
20004032:	4770      	bx	lr

20004034 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20004034:	4668      	mov	r0, sp
20004036:	f020 0107 	bic.w	r1, r0, #7
2000403a:	468d      	mov	sp, r1
2000403c:	b401      	push	{r0}
2000403e:	f24e 1300 	movw	r3, #57600	; 0xe100
20004042:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004046:	f44f 3200 	mov.w	r2, #131072	; 0x20000
2000404a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
2000404e:	bc01      	pop	{r0}
20004050:	4685      	mov	sp, r0
20004052:	4770      	bx	lr

20004054 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20004054:	4668      	mov	r0, sp
20004056:	f020 0107 	bic.w	r1, r0, #7
2000405a:	468d      	mov	sp, r1
2000405c:	b401      	push	{r0}
2000405e:	f24e 1300 	movw	r3, #57600	; 0xe100
20004062:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004066:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000406a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
2000406e:	bc01      	pop	{r0}
20004070:	4685      	mov	sp, r0
20004072:	4770      	bx	lr

20004074 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20004074:	4668      	mov	r0, sp
20004076:	f020 0107 	bic.w	r1, r0, #7
2000407a:	468d      	mov	sp, r1
2000407c:	b401      	push	{r0}
2000407e:	f24e 1300 	movw	r3, #57600	; 0xe100
20004082:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004086:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000408a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
2000408e:	bc01      	pop	{r0}
20004090:	4685      	mov	sp, r0
20004092:	4770      	bx	lr

20004094 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20004094:	4668      	mov	r0, sp
20004096:	f020 0107 	bic.w	r1, r0, #7
2000409a:	468d      	mov	sp, r1
2000409c:	b401      	push	{r0}
2000409e:	f24e 1300 	movw	r3, #57600	; 0xe100
200040a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200040a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
200040aa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
200040ae:	bc01      	pop	{r0}
200040b0:	4685      	mov	sp, r0
200040b2:	4770      	bx	lr

200040b4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
200040b4:	4668      	mov	r0, sp
200040b6:	f020 0107 	bic.w	r1, r0, #7
200040ba:	468d      	mov	sp, r1
200040bc:	b401      	push	{r0}
200040be:	f24e 1300 	movw	r3, #57600	; 0xe100
200040c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200040c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
200040ca:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
200040ce:	bc01      	pop	{r0}
200040d0:	4685      	mov	sp, r0
200040d2:	4770      	bx	lr

200040d4 <__aeabi_drsub>:
200040d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200040d8:	e002      	b.n	200040e0 <__adddf3>
200040da:	bf00      	nop

200040dc <__aeabi_dsub>:
200040dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200040e0 <__adddf3>:
200040e0:	b530      	push	{r4, r5, lr}
200040e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
200040e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
200040ea:	ea94 0f05 	teq	r4, r5
200040ee:	bf08      	it	eq
200040f0:	ea90 0f02 	teqeq	r0, r2
200040f4:	bf1f      	itttt	ne
200040f6:	ea54 0c00 	orrsne.w	ip, r4, r0
200040fa:	ea55 0c02 	orrsne.w	ip, r5, r2
200040fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20004102:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20004106:	f000 80e2 	beq.w	200042ce <__adddf3+0x1ee>
2000410a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000410e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20004112:	bfb8      	it	lt
20004114:	426d      	neglt	r5, r5
20004116:	dd0c      	ble.n	20004132 <__adddf3+0x52>
20004118:	442c      	add	r4, r5
2000411a:	ea80 0202 	eor.w	r2, r0, r2
2000411e:	ea81 0303 	eor.w	r3, r1, r3
20004122:	ea82 0000 	eor.w	r0, r2, r0
20004126:	ea83 0101 	eor.w	r1, r3, r1
2000412a:	ea80 0202 	eor.w	r2, r0, r2
2000412e:	ea81 0303 	eor.w	r3, r1, r3
20004132:	2d36      	cmp	r5, #54	; 0x36
20004134:	bf88      	it	hi
20004136:	bd30      	pophi	{r4, r5, pc}
20004138:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000413c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004140:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20004144:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20004148:	d002      	beq.n	20004150 <__adddf3+0x70>
2000414a:	4240      	negs	r0, r0
2000414c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004150:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20004154:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004158:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000415c:	d002      	beq.n	20004164 <__adddf3+0x84>
2000415e:	4252      	negs	r2, r2
20004160:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20004164:	ea94 0f05 	teq	r4, r5
20004168:	f000 80a7 	beq.w	200042ba <__adddf3+0x1da>
2000416c:	f1a4 0401 	sub.w	r4, r4, #1
20004170:	f1d5 0e20 	rsbs	lr, r5, #32
20004174:	db0d      	blt.n	20004192 <__adddf3+0xb2>
20004176:	fa02 fc0e 	lsl.w	ip, r2, lr
2000417a:	fa22 f205 	lsr.w	r2, r2, r5
2000417e:	1880      	adds	r0, r0, r2
20004180:	f141 0100 	adc.w	r1, r1, #0
20004184:	fa03 f20e 	lsl.w	r2, r3, lr
20004188:	1880      	adds	r0, r0, r2
2000418a:	fa43 f305 	asr.w	r3, r3, r5
2000418e:	4159      	adcs	r1, r3
20004190:	e00e      	b.n	200041b0 <__adddf3+0xd0>
20004192:	f1a5 0520 	sub.w	r5, r5, #32
20004196:	f10e 0e20 	add.w	lr, lr, #32
2000419a:	2a01      	cmp	r2, #1
2000419c:	fa03 fc0e 	lsl.w	ip, r3, lr
200041a0:	bf28      	it	cs
200041a2:	f04c 0c02 	orrcs.w	ip, ip, #2
200041a6:	fa43 f305 	asr.w	r3, r3, r5
200041aa:	18c0      	adds	r0, r0, r3
200041ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200041b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200041b4:	d507      	bpl.n	200041c6 <__adddf3+0xe6>
200041b6:	f04f 0e00 	mov.w	lr, #0
200041ba:	f1dc 0c00 	rsbs	ip, ip, #0
200041be:	eb7e 0000 	sbcs.w	r0, lr, r0
200041c2:	eb6e 0101 	sbc.w	r1, lr, r1
200041c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200041ca:	d31b      	bcc.n	20004204 <__adddf3+0x124>
200041cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200041d0:	d30c      	bcc.n	200041ec <__adddf3+0x10c>
200041d2:	0849      	lsrs	r1, r1, #1
200041d4:	ea5f 0030 	movs.w	r0, r0, rrx
200041d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200041dc:	f104 0401 	add.w	r4, r4, #1
200041e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200041e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200041e8:	f080 809a 	bcs.w	20004320 <__adddf3+0x240>
200041ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200041f0:	bf08      	it	eq
200041f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200041f6:	f150 0000 	adcs.w	r0, r0, #0
200041fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200041fe:	ea41 0105 	orr.w	r1, r1, r5
20004202:	bd30      	pop	{r4, r5, pc}
20004204:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20004208:	4140      	adcs	r0, r0
2000420a:	eb41 0101 	adc.w	r1, r1, r1
2000420e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004212:	f1a4 0401 	sub.w	r4, r4, #1
20004216:	d1e9      	bne.n	200041ec <__adddf3+0x10c>
20004218:	f091 0f00 	teq	r1, #0
2000421c:	bf04      	itt	eq
2000421e:	4601      	moveq	r1, r0
20004220:	2000      	moveq	r0, #0
20004222:	fab1 f381 	clz	r3, r1
20004226:	bf08      	it	eq
20004228:	3320      	addeq	r3, #32
2000422a:	f1a3 030b 	sub.w	r3, r3, #11
2000422e:	f1b3 0220 	subs.w	r2, r3, #32
20004232:	da0c      	bge.n	2000424e <__adddf3+0x16e>
20004234:	320c      	adds	r2, #12
20004236:	dd08      	ble.n	2000424a <__adddf3+0x16a>
20004238:	f102 0c14 	add.w	ip, r2, #20
2000423c:	f1c2 020c 	rsb	r2, r2, #12
20004240:	fa01 f00c 	lsl.w	r0, r1, ip
20004244:	fa21 f102 	lsr.w	r1, r1, r2
20004248:	e00c      	b.n	20004264 <__adddf3+0x184>
2000424a:	f102 0214 	add.w	r2, r2, #20
2000424e:	bfd8      	it	le
20004250:	f1c2 0c20 	rsble	ip, r2, #32
20004254:	fa01 f102 	lsl.w	r1, r1, r2
20004258:	fa20 fc0c 	lsr.w	ip, r0, ip
2000425c:	bfdc      	itt	le
2000425e:	ea41 010c 	orrle.w	r1, r1, ip
20004262:	4090      	lslle	r0, r2
20004264:	1ae4      	subs	r4, r4, r3
20004266:	bfa2      	ittt	ge
20004268:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000426c:	4329      	orrge	r1, r5
2000426e:	bd30      	popge	{r4, r5, pc}
20004270:	ea6f 0404 	mvn.w	r4, r4
20004274:	3c1f      	subs	r4, #31
20004276:	da1c      	bge.n	200042b2 <__adddf3+0x1d2>
20004278:	340c      	adds	r4, #12
2000427a:	dc0e      	bgt.n	2000429a <__adddf3+0x1ba>
2000427c:	f104 0414 	add.w	r4, r4, #20
20004280:	f1c4 0220 	rsb	r2, r4, #32
20004284:	fa20 f004 	lsr.w	r0, r0, r4
20004288:	fa01 f302 	lsl.w	r3, r1, r2
2000428c:	ea40 0003 	orr.w	r0, r0, r3
20004290:	fa21 f304 	lsr.w	r3, r1, r4
20004294:	ea45 0103 	orr.w	r1, r5, r3
20004298:	bd30      	pop	{r4, r5, pc}
2000429a:	f1c4 040c 	rsb	r4, r4, #12
2000429e:	f1c4 0220 	rsb	r2, r4, #32
200042a2:	fa20 f002 	lsr.w	r0, r0, r2
200042a6:	fa01 f304 	lsl.w	r3, r1, r4
200042aa:	ea40 0003 	orr.w	r0, r0, r3
200042ae:	4629      	mov	r1, r5
200042b0:	bd30      	pop	{r4, r5, pc}
200042b2:	fa21 f004 	lsr.w	r0, r1, r4
200042b6:	4629      	mov	r1, r5
200042b8:	bd30      	pop	{r4, r5, pc}
200042ba:	f094 0f00 	teq	r4, #0
200042be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200042c2:	bf06      	itte	eq
200042c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200042c8:	3401      	addeq	r4, #1
200042ca:	3d01      	subne	r5, #1
200042cc:	e74e      	b.n	2000416c <__adddf3+0x8c>
200042ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200042d2:	bf18      	it	ne
200042d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200042d8:	d029      	beq.n	2000432e <__adddf3+0x24e>
200042da:	ea94 0f05 	teq	r4, r5
200042de:	bf08      	it	eq
200042e0:	ea90 0f02 	teqeq	r0, r2
200042e4:	d005      	beq.n	200042f2 <__adddf3+0x212>
200042e6:	ea54 0c00 	orrs.w	ip, r4, r0
200042ea:	bf04      	itt	eq
200042ec:	4619      	moveq	r1, r3
200042ee:	4610      	moveq	r0, r2
200042f0:	bd30      	pop	{r4, r5, pc}
200042f2:	ea91 0f03 	teq	r1, r3
200042f6:	bf1e      	ittt	ne
200042f8:	2100      	movne	r1, #0
200042fa:	2000      	movne	r0, #0
200042fc:	bd30      	popne	{r4, r5, pc}
200042fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20004302:	d105      	bne.n	20004310 <__adddf3+0x230>
20004304:	0040      	lsls	r0, r0, #1
20004306:	4149      	adcs	r1, r1
20004308:	bf28      	it	cs
2000430a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000430e:	bd30      	pop	{r4, r5, pc}
20004310:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20004314:	bf3c      	itt	cc
20004316:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000431a:	bd30      	popcc	{r4, r5, pc}
2000431c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004320:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20004324:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004328:	f04f 0000 	mov.w	r0, #0
2000432c:	bd30      	pop	{r4, r5, pc}
2000432e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20004332:	bf1a      	itte	ne
20004334:	4619      	movne	r1, r3
20004336:	4610      	movne	r0, r2
20004338:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000433c:	bf1c      	itt	ne
2000433e:	460b      	movne	r3, r1
20004340:	4602      	movne	r2, r0
20004342:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004346:	bf06      	itte	eq
20004348:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000434c:	ea91 0f03 	teqeq	r1, r3
20004350:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20004354:	bd30      	pop	{r4, r5, pc}
20004356:	bf00      	nop

20004358 <__aeabi_ui2d>:
20004358:	f090 0f00 	teq	r0, #0
2000435c:	bf04      	itt	eq
2000435e:	2100      	moveq	r1, #0
20004360:	4770      	bxeq	lr
20004362:	b530      	push	{r4, r5, lr}
20004364:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004368:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000436c:	f04f 0500 	mov.w	r5, #0
20004370:	f04f 0100 	mov.w	r1, #0
20004374:	e750      	b.n	20004218 <__adddf3+0x138>
20004376:	bf00      	nop

20004378 <__aeabi_i2d>:
20004378:	f090 0f00 	teq	r0, #0
2000437c:	bf04      	itt	eq
2000437e:	2100      	moveq	r1, #0
20004380:	4770      	bxeq	lr
20004382:	b530      	push	{r4, r5, lr}
20004384:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004388:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000438c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20004390:	bf48      	it	mi
20004392:	4240      	negmi	r0, r0
20004394:	f04f 0100 	mov.w	r1, #0
20004398:	e73e      	b.n	20004218 <__adddf3+0x138>
2000439a:	bf00      	nop

2000439c <__aeabi_f2d>:
2000439c:	0042      	lsls	r2, r0, #1
2000439e:	ea4f 01e2 	mov.w	r1, r2, asr #3
200043a2:	ea4f 0131 	mov.w	r1, r1, rrx
200043a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200043aa:	bf1f      	itttt	ne
200043ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200043b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200043b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200043b8:	4770      	bxne	lr
200043ba:	f092 0f00 	teq	r2, #0
200043be:	bf14      	ite	ne
200043c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200043c4:	4770      	bxeq	lr
200043c6:	b530      	push	{r4, r5, lr}
200043c8:	f44f 7460 	mov.w	r4, #896	; 0x380
200043cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200043d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200043d4:	e720      	b.n	20004218 <__adddf3+0x138>
200043d6:	bf00      	nop

200043d8 <__aeabi_ul2d>:
200043d8:	ea50 0201 	orrs.w	r2, r0, r1
200043dc:	bf08      	it	eq
200043de:	4770      	bxeq	lr
200043e0:	b530      	push	{r4, r5, lr}
200043e2:	f04f 0500 	mov.w	r5, #0
200043e6:	e00a      	b.n	200043fe <__aeabi_l2d+0x16>

200043e8 <__aeabi_l2d>:
200043e8:	ea50 0201 	orrs.w	r2, r0, r1
200043ec:	bf08      	it	eq
200043ee:	4770      	bxeq	lr
200043f0:	b530      	push	{r4, r5, lr}
200043f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200043f6:	d502      	bpl.n	200043fe <__aeabi_l2d+0x16>
200043f8:	4240      	negs	r0, r0
200043fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200043fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004402:	f104 0432 	add.w	r4, r4, #50	; 0x32
20004406:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000440a:	f43f aedc 	beq.w	200041c6 <__adddf3+0xe6>
2000440e:	f04f 0203 	mov.w	r2, #3
20004412:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004416:	bf18      	it	ne
20004418:	3203      	addne	r2, #3
2000441a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000441e:	bf18      	it	ne
20004420:	3203      	addne	r2, #3
20004422:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20004426:	f1c2 0320 	rsb	r3, r2, #32
2000442a:	fa00 fc03 	lsl.w	ip, r0, r3
2000442e:	fa20 f002 	lsr.w	r0, r0, r2
20004432:	fa01 fe03 	lsl.w	lr, r1, r3
20004436:	ea40 000e 	orr.w	r0, r0, lr
2000443a:	fa21 f102 	lsr.w	r1, r1, r2
2000443e:	4414      	add	r4, r2
20004440:	e6c1      	b.n	200041c6 <__adddf3+0xe6>
20004442:	bf00      	nop

20004444 <__aeabi_dmul>:
20004444:	b570      	push	{r4, r5, r6, lr}
20004446:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000444a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000444e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004452:	bf1d      	ittte	ne
20004454:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004458:	ea94 0f0c 	teqne	r4, ip
2000445c:	ea95 0f0c 	teqne	r5, ip
20004460:	f000 f8de 	bleq	20004620 <__aeabi_dmul+0x1dc>
20004464:	442c      	add	r4, r5
20004466:	ea81 0603 	eor.w	r6, r1, r3
2000446a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000446e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20004472:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20004476:	bf18      	it	ne
20004478:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000447c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004480:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20004484:	d038      	beq.n	200044f8 <__aeabi_dmul+0xb4>
20004486:	fba0 ce02 	umull	ip, lr, r0, r2
2000448a:	f04f 0500 	mov.w	r5, #0
2000448e:	fbe1 e502 	umlal	lr, r5, r1, r2
20004492:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20004496:	fbe0 e503 	umlal	lr, r5, r0, r3
2000449a:	f04f 0600 	mov.w	r6, #0
2000449e:	fbe1 5603 	umlal	r5, r6, r1, r3
200044a2:	f09c 0f00 	teq	ip, #0
200044a6:	bf18      	it	ne
200044a8:	f04e 0e01 	orrne.w	lr, lr, #1
200044ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200044b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200044b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200044b8:	d204      	bcs.n	200044c4 <__aeabi_dmul+0x80>
200044ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200044be:	416d      	adcs	r5, r5
200044c0:	eb46 0606 	adc.w	r6, r6, r6
200044c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200044c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200044cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200044d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200044d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200044d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200044dc:	bf88      	it	hi
200044de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200044e2:	d81e      	bhi.n	20004522 <__aeabi_dmul+0xde>
200044e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200044e8:	bf08      	it	eq
200044ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200044ee:	f150 0000 	adcs.w	r0, r0, #0
200044f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200044f6:	bd70      	pop	{r4, r5, r6, pc}
200044f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200044fc:	ea46 0101 	orr.w	r1, r6, r1
20004500:	ea40 0002 	orr.w	r0, r0, r2
20004504:	ea81 0103 	eor.w	r1, r1, r3
20004508:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000450c:	bfc2      	ittt	gt
2000450e:	ebd4 050c 	rsbsgt	r5, r4, ip
20004512:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20004516:	bd70      	popgt	{r4, r5, r6, pc}
20004518:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000451c:	f04f 0e00 	mov.w	lr, #0
20004520:	3c01      	subs	r4, #1
20004522:	f300 80ab 	bgt.w	2000467c <__aeabi_dmul+0x238>
20004526:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000452a:	bfde      	ittt	le
2000452c:	2000      	movle	r0, #0
2000452e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20004532:	bd70      	pople	{r4, r5, r6, pc}
20004534:	f1c4 0400 	rsb	r4, r4, #0
20004538:	3c20      	subs	r4, #32
2000453a:	da35      	bge.n	200045a8 <__aeabi_dmul+0x164>
2000453c:	340c      	adds	r4, #12
2000453e:	dc1b      	bgt.n	20004578 <__aeabi_dmul+0x134>
20004540:	f104 0414 	add.w	r4, r4, #20
20004544:	f1c4 0520 	rsb	r5, r4, #32
20004548:	fa00 f305 	lsl.w	r3, r0, r5
2000454c:	fa20 f004 	lsr.w	r0, r0, r4
20004550:	fa01 f205 	lsl.w	r2, r1, r5
20004554:	ea40 0002 	orr.w	r0, r0, r2
20004558:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000455c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004560:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004564:	fa21 f604 	lsr.w	r6, r1, r4
20004568:	eb42 0106 	adc.w	r1, r2, r6
2000456c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004570:	bf08      	it	eq
20004572:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004576:	bd70      	pop	{r4, r5, r6, pc}
20004578:	f1c4 040c 	rsb	r4, r4, #12
2000457c:	f1c4 0520 	rsb	r5, r4, #32
20004580:	fa00 f304 	lsl.w	r3, r0, r4
20004584:	fa20 f005 	lsr.w	r0, r0, r5
20004588:	fa01 f204 	lsl.w	r2, r1, r4
2000458c:	ea40 0002 	orr.w	r0, r0, r2
20004590:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004598:	f141 0100 	adc.w	r1, r1, #0
2000459c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200045a0:	bf08      	it	eq
200045a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200045a6:	bd70      	pop	{r4, r5, r6, pc}
200045a8:	f1c4 0520 	rsb	r5, r4, #32
200045ac:	fa00 f205 	lsl.w	r2, r0, r5
200045b0:	ea4e 0e02 	orr.w	lr, lr, r2
200045b4:	fa20 f304 	lsr.w	r3, r0, r4
200045b8:	fa01 f205 	lsl.w	r2, r1, r5
200045bc:	ea43 0302 	orr.w	r3, r3, r2
200045c0:	fa21 f004 	lsr.w	r0, r1, r4
200045c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200045c8:	fa21 f204 	lsr.w	r2, r1, r4
200045cc:	ea20 0002 	bic.w	r0, r0, r2
200045d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200045d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200045d8:	bf08      	it	eq
200045da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200045de:	bd70      	pop	{r4, r5, r6, pc}
200045e0:	f094 0f00 	teq	r4, #0
200045e4:	d10f      	bne.n	20004606 <__aeabi_dmul+0x1c2>
200045e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200045ea:	0040      	lsls	r0, r0, #1
200045ec:	eb41 0101 	adc.w	r1, r1, r1
200045f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200045f4:	bf08      	it	eq
200045f6:	3c01      	subeq	r4, #1
200045f8:	d0f7      	beq.n	200045ea <__aeabi_dmul+0x1a6>
200045fa:	ea41 0106 	orr.w	r1, r1, r6
200045fe:	f095 0f00 	teq	r5, #0
20004602:	bf18      	it	ne
20004604:	4770      	bxne	lr
20004606:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000460a:	0052      	lsls	r2, r2, #1
2000460c:	eb43 0303 	adc.w	r3, r3, r3
20004610:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20004614:	bf08      	it	eq
20004616:	3d01      	subeq	r5, #1
20004618:	d0f7      	beq.n	2000460a <__aeabi_dmul+0x1c6>
2000461a:	ea43 0306 	orr.w	r3, r3, r6
2000461e:	4770      	bx	lr
20004620:	ea94 0f0c 	teq	r4, ip
20004624:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004628:	bf18      	it	ne
2000462a:	ea95 0f0c 	teqne	r5, ip
2000462e:	d00c      	beq.n	2000464a <__aeabi_dmul+0x206>
20004630:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004634:	bf18      	it	ne
20004636:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000463a:	d1d1      	bne.n	200045e0 <__aeabi_dmul+0x19c>
2000463c:	ea81 0103 	eor.w	r1, r1, r3
20004640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004644:	f04f 0000 	mov.w	r0, #0
20004648:	bd70      	pop	{r4, r5, r6, pc}
2000464a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000464e:	bf06      	itte	eq
20004650:	4610      	moveq	r0, r2
20004652:	4619      	moveq	r1, r3
20004654:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004658:	d019      	beq.n	2000468e <__aeabi_dmul+0x24a>
2000465a:	ea94 0f0c 	teq	r4, ip
2000465e:	d102      	bne.n	20004666 <__aeabi_dmul+0x222>
20004660:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20004664:	d113      	bne.n	2000468e <__aeabi_dmul+0x24a>
20004666:	ea95 0f0c 	teq	r5, ip
2000466a:	d105      	bne.n	20004678 <__aeabi_dmul+0x234>
2000466c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20004670:	bf1c      	itt	ne
20004672:	4610      	movne	r0, r2
20004674:	4619      	movne	r1, r3
20004676:	d10a      	bne.n	2000468e <__aeabi_dmul+0x24a>
20004678:	ea81 0103 	eor.w	r1, r1, r3
2000467c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004680:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20004684:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004688:	f04f 0000 	mov.w	r0, #0
2000468c:	bd70      	pop	{r4, r5, r6, pc}
2000468e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20004692:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20004696:	bd70      	pop	{r4, r5, r6, pc}

20004698 <__aeabi_ddiv>:
20004698:	b570      	push	{r4, r5, r6, lr}
2000469a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000469e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200046a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200046a6:	bf1d      	ittte	ne
200046a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200046ac:	ea94 0f0c 	teqne	r4, ip
200046b0:	ea95 0f0c 	teqne	r5, ip
200046b4:	f000 f8a7 	bleq	20004806 <__aeabi_ddiv+0x16e>
200046b8:	eba4 0405 	sub.w	r4, r4, r5
200046bc:	ea81 0e03 	eor.w	lr, r1, r3
200046c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200046c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200046c8:	f000 8088 	beq.w	200047dc <__aeabi_ddiv+0x144>
200046cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200046d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200046d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200046d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200046dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
200046e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200046e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200046e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
200046ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200046f0:	429d      	cmp	r5, r3
200046f2:	bf08      	it	eq
200046f4:	4296      	cmpeq	r6, r2
200046f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200046fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
200046fe:	d202      	bcs.n	20004706 <__aeabi_ddiv+0x6e>
20004700:	085b      	lsrs	r3, r3, #1
20004702:	ea4f 0232 	mov.w	r2, r2, rrx
20004706:	1ab6      	subs	r6, r6, r2
20004708:	eb65 0503 	sbc.w	r5, r5, r3
2000470c:	085b      	lsrs	r3, r3, #1
2000470e:	ea4f 0232 	mov.w	r2, r2, rrx
20004712:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20004716:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000471a:	ebb6 0e02 	subs.w	lr, r6, r2
2000471e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004722:	bf22      	ittt	cs
20004724:	1ab6      	subcs	r6, r6, r2
20004726:	4675      	movcs	r5, lr
20004728:	ea40 000c 	orrcs.w	r0, r0, ip
2000472c:	085b      	lsrs	r3, r3, #1
2000472e:	ea4f 0232 	mov.w	r2, r2, rrx
20004732:	ebb6 0e02 	subs.w	lr, r6, r2
20004736:	eb75 0e03 	sbcs.w	lr, r5, r3
2000473a:	bf22      	ittt	cs
2000473c:	1ab6      	subcs	r6, r6, r2
2000473e:	4675      	movcs	r5, lr
20004740:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004744:	085b      	lsrs	r3, r3, #1
20004746:	ea4f 0232 	mov.w	r2, r2, rrx
2000474a:	ebb6 0e02 	subs.w	lr, r6, r2
2000474e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004752:	bf22      	ittt	cs
20004754:	1ab6      	subcs	r6, r6, r2
20004756:	4675      	movcs	r5, lr
20004758:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000475c:	085b      	lsrs	r3, r3, #1
2000475e:	ea4f 0232 	mov.w	r2, r2, rrx
20004762:	ebb6 0e02 	subs.w	lr, r6, r2
20004766:	eb75 0e03 	sbcs.w	lr, r5, r3
2000476a:	bf22      	ittt	cs
2000476c:	1ab6      	subcs	r6, r6, r2
2000476e:	4675      	movcs	r5, lr
20004770:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20004774:	ea55 0e06 	orrs.w	lr, r5, r6
20004778:	d018      	beq.n	200047ac <__aeabi_ddiv+0x114>
2000477a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000477e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20004782:	ea4f 1606 	mov.w	r6, r6, lsl #4
20004786:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000478a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000478e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20004792:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20004796:	d1c0      	bne.n	2000471a <__aeabi_ddiv+0x82>
20004798:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000479c:	d10b      	bne.n	200047b6 <__aeabi_ddiv+0x11e>
2000479e:	ea41 0100 	orr.w	r1, r1, r0
200047a2:	f04f 0000 	mov.w	r0, #0
200047a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200047aa:	e7b6      	b.n	2000471a <__aeabi_ddiv+0x82>
200047ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200047b0:	bf04      	itt	eq
200047b2:	4301      	orreq	r1, r0
200047b4:	2000      	moveq	r0, #0
200047b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200047ba:	bf88      	it	hi
200047bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200047c0:	f63f aeaf 	bhi.w	20004522 <__aeabi_dmul+0xde>
200047c4:	ebb5 0c03 	subs.w	ip, r5, r3
200047c8:	bf04      	itt	eq
200047ca:	ebb6 0c02 	subseq.w	ip, r6, r2
200047ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200047d2:	f150 0000 	adcs.w	r0, r0, #0
200047d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200047da:	bd70      	pop	{r4, r5, r6, pc}
200047dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200047e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200047e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200047e8:	bfc2      	ittt	gt
200047ea:	ebd4 050c 	rsbsgt	r5, r4, ip
200047ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200047f2:	bd70      	popgt	{r4, r5, r6, pc}
200047f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200047f8:	f04f 0e00 	mov.w	lr, #0
200047fc:	3c01      	subs	r4, #1
200047fe:	e690      	b.n	20004522 <__aeabi_dmul+0xde>
20004800:	ea45 0e06 	orr.w	lr, r5, r6
20004804:	e68d      	b.n	20004522 <__aeabi_dmul+0xde>
20004806:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000480a:	ea94 0f0c 	teq	r4, ip
2000480e:	bf08      	it	eq
20004810:	ea95 0f0c 	teqeq	r5, ip
20004814:	f43f af3b 	beq.w	2000468e <__aeabi_dmul+0x24a>
20004818:	ea94 0f0c 	teq	r4, ip
2000481c:	d10a      	bne.n	20004834 <__aeabi_ddiv+0x19c>
2000481e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004822:	f47f af34 	bne.w	2000468e <__aeabi_dmul+0x24a>
20004826:	ea95 0f0c 	teq	r5, ip
2000482a:	f47f af25 	bne.w	20004678 <__aeabi_dmul+0x234>
2000482e:	4610      	mov	r0, r2
20004830:	4619      	mov	r1, r3
20004832:	e72c      	b.n	2000468e <__aeabi_dmul+0x24a>
20004834:	ea95 0f0c 	teq	r5, ip
20004838:	d106      	bne.n	20004848 <__aeabi_ddiv+0x1b0>
2000483a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000483e:	f43f aefd 	beq.w	2000463c <__aeabi_dmul+0x1f8>
20004842:	4610      	mov	r0, r2
20004844:	4619      	mov	r1, r3
20004846:	e722      	b.n	2000468e <__aeabi_dmul+0x24a>
20004848:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000484c:	bf18      	it	ne
2000484e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004852:	f47f aec5 	bne.w	200045e0 <__aeabi_dmul+0x19c>
20004856:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000485a:	f47f af0d 	bne.w	20004678 <__aeabi_dmul+0x234>
2000485e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20004862:	f47f aeeb 	bne.w	2000463c <__aeabi_dmul+0x1f8>
20004866:	e712      	b.n	2000468e <__aeabi_dmul+0x24a>

20004868 <__aeabi_d2iz>:
20004868:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000486c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20004870:	d215      	bcs.n	2000489e <__aeabi_d2iz+0x36>
20004872:	d511      	bpl.n	20004898 <__aeabi_d2iz+0x30>
20004874:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20004878:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000487c:	d912      	bls.n	200048a4 <__aeabi_d2iz+0x3c>
2000487e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20004882:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004886:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000488a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000488e:	fa23 f002 	lsr.w	r0, r3, r2
20004892:	bf18      	it	ne
20004894:	4240      	negne	r0, r0
20004896:	4770      	bx	lr
20004898:	f04f 0000 	mov.w	r0, #0
2000489c:	4770      	bx	lr
2000489e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200048a2:	d105      	bne.n	200048b0 <__aeabi_d2iz+0x48>
200048a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200048a8:	bf08      	it	eq
200048aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200048ae:	4770      	bx	lr
200048b0:	f04f 0000 	mov.w	r0, #0
200048b4:	4770      	bx	lr
200048b6:	bf00      	nop

200048b8 <__aeabi_frsub>:
200048b8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200048bc:	e002      	b.n	200048c4 <__addsf3>
200048be:	bf00      	nop

200048c0 <__aeabi_fsub>:
200048c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200048c4 <__addsf3>:
200048c4:	0042      	lsls	r2, r0, #1
200048c6:	bf1f      	itttt	ne
200048c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200048cc:	ea92 0f03 	teqne	r2, r3
200048d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
200048d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200048d8:	d06a      	beq.n	200049b0 <__addsf3+0xec>
200048da:	ea4f 6212 	mov.w	r2, r2, lsr #24
200048de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
200048e2:	bfc1      	itttt	gt
200048e4:	18d2      	addgt	r2, r2, r3
200048e6:	4041      	eorgt	r1, r0
200048e8:	4048      	eorgt	r0, r1
200048ea:	4041      	eorgt	r1, r0
200048ec:	bfb8      	it	lt
200048ee:	425b      	neglt	r3, r3
200048f0:	2b19      	cmp	r3, #25
200048f2:	bf88      	it	hi
200048f4:	4770      	bxhi	lr
200048f6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200048fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200048fe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20004902:	bf18      	it	ne
20004904:	4240      	negne	r0, r0
20004906:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000490a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000490e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20004912:	bf18      	it	ne
20004914:	4249      	negne	r1, r1
20004916:	ea92 0f03 	teq	r2, r3
2000491a:	d03f      	beq.n	2000499c <__addsf3+0xd8>
2000491c:	f1a2 0201 	sub.w	r2, r2, #1
20004920:	fa41 fc03 	asr.w	ip, r1, r3
20004924:	eb10 000c 	adds.w	r0, r0, ip
20004928:	f1c3 0320 	rsb	r3, r3, #32
2000492c:	fa01 f103 	lsl.w	r1, r1, r3
20004930:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004934:	d502      	bpl.n	2000493c <__addsf3+0x78>
20004936:	4249      	negs	r1, r1
20004938:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
2000493c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20004940:	d313      	bcc.n	2000496a <__addsf3+0xa6>
20004942:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20004946:	d306      	bcc.n	20004956 <__addsf3+0x92>
20004948:	0840      	lsrs	r0, r0, #1
2000494a:	ea4f 0131 	mov.w	r1, r1, rrx
2000494e:	f102 0201 	add.w	r2, r2, #1
20004952:	2afe      	cmp	r2, #254	; 0xfe
20004954:	d251      	bcs.n	200049fa <__addsf3+0x136>
20004956:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000495a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000495e:	bf08      	it	eq
20004960:	f020 0001 	biceq.w	r0, r0, #1
20004964:	ea40 0003 	orr.w	r0, r0, r3
20004968:	4770      	bx	lr
2000496a:	0049      	lsls	r1, r1, #1
2000496c:	eb40 0000 	adc.w	r0, r0, r0
20004970:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20004974:	f1a2 0201 	sub.w	r2, r2, #1
20004978:	d1ed      	bne.n	20004956 <__addsf3+0x92>
2000497a:	fab0 fc80 	clz	ip, r0
2000497e:	f1ac 0c08 	sub.w	ip, ip, #8
20004982:	ebb2 020c 	subs.w	r2, r2, ip
20004986:	fa00 f00c 	lsl.w	r0, r0, ip
2000498a:	bfaa      	itet	ge
2000498c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20004990:	4252      	neglt	r2, r2
20004992:	4318      	orrge	r0, r3
20004994:	bfbc      	itt	lt
20004996:	40d0      	lsrlt	r0, r2
20004998:	4318      	orrlt	r0, r3
2000499a:	4770      	bx	lr
2000499c:	f092 0f00 	teq	r2, #0
200049a0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200049a4:	bf06      	itte	eq
200049a6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200049aa:	3201      	addeq	r2, #1
200049ac:	3b01      	subne	r3, #1
200049ae:	e7b5      	b.n	2000491c <__addsf3+0x58>
200049b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
200049b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200049b8:	bf18      	it	ne
200049ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200049be:	d021      	beq.n	20004a04 <__addsf3+0x140>
200049c0:	ea92 0f03 	teq	r2, r3
200049c4:	d004      	beq.n	200049d0 <__addsf3+0x10c>
200049c6:	f092 0f00 	teq	r2, #0
200049ca:	bf08      	it	eq
200049cc:	4608      	moveq	r0, r1
200049ce:	4770      	bx	lr
200049d0:	ea90 0f01 	teq	r0, r1
200049d4:	bf1c      	itt	ne
200049d6:	2000      	movne	r0, #0
200049d8:	4770      	bxne	lr
200049da:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
200049de:	d104      	bne.n	200049ea <__addsf3+0x126>
200049e0:	0040      	lsls	r0, r0, #1
200049e2:	bf28      	it	cs
200049e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
200049e8:	4770      	bx	lr
200049ea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
200049ee:	bf3c      	itt	cc
200049f0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200049f4:	4770      	bxcc	lr
200049f6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200049fa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200049fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004a02:	4770      	bx	lr
20004a04:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004a08:	bf16      	itet	ne
20004a0a:	4608      	movne	r0, r1
20004a0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20004a10:	4601      	movne	r1, r0
20004a12:	0242      	lsls	r2, r0, #9
20004a14:	bf06      	itte	eq
20004a16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
20004a1a:	ea90 0f01 	teqeq	r0, r1
20004a1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20004a22:	4770      	bx	lr

20004a24 <__aeabi_ui2f>:
20004a24:	f04f 0300 	mov.w	r3, #0
20004a28:	e004      	b.n	20004a34 <__aeabi_i2f+0x8>
20004a2a:	bf00      	nop

20004a2c <__aeabi_i2f>:
20004a2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20004a30:	bf48      	it	mi
20004a32:	4240      	negmi	r0, r0
20004a34:	ea5f 0c00 	movs.w	ip, r0
20004a38:	bf08      	it	eq
20004a3a:	4770      	bxeq	lr
20004a3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20004a40:	4601      	mov	r1, r0
20004a42:	f04f 0000 	mov.w	r0, #0
20004a46:	e01c      	b.n	20004a82 <__aeabi_l2f+0x2a>

20004a48 <__aeabi_ul2f>:
20004a48:	ea50 0201 	orrs.w	r2, r0, r1
20004a4c:	bf08      	it	eq
20004a4e:	4770      	bxeq	lr
20004a50:	f04f 0300 	mov.w	r3, #0
20004a54:	e00a      	b.n	20004a6c <__aeabi_l2f+0x14>
20004a56:	bf00      	nop

20004a58 <__aeabi_l2f>:
20004a58:	ea50 0201 	orrs.w	r2, r0, r1
20004a5c:	bf08      	it	eq
20004a5e:	4770      	bxeq	lr
20004a60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20004a64:	d502      	bpl.n	20004a6c <__aeabi_l2f+0x14>
20004a66:	4240      	negs	r0, r0
20004a68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004a6c:	ea5f 0c01 	movs.w	ip, r1
20004a70:	bf02      	ittt	eq
20004a72:	4684      	moveq	ip, r0
20004a74:	4601      	moveq	r1, r0
20004a76:	2000      	moveq	r0, #0
20004a78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
20004a7c:	bf08      	it	eq
20004a7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
20004a82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
20004a86:	fabc f28c 	clz	r2, ip
20004a8a:	3a08      	subs	r2, #8
20004a8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20004a90:	db10      	blt.n	20004ab4 <__aeabi_l2f+0x5c>
20004a92:	fa01 fc02 	lsl.w	ip, r1, r2
20004a96:	4463      	add	r3, ip
20004a98:	fa00 fc02 	lsl.w	ip, r0, r2
20004a9c:	f1c2 0220 	rsb	r2, r2, #32
20004aa0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004aa4:	fa20 f202 	lsr.w	r2, r0, r2
20004aa8:	eb43 0002 	adc.w	r0, r3, r2
20004aac:	bf08      	it	eq
20004aae:	f020 0001 	biceq.w	r0, r0, #1
20004ab2:	4770      	bx	lr
20004ab4:	f102 0220 	add.w	r2, r2, #32
20004ab8:	fa01 fc02 	lsl.w	ip, r1, r2
20004abc:	f1c2 0220 	rsb	r2, r2, #32
20004ac0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20004ac4:	fa21 f202 	lsr.w	r2, r1, r2
20004ac8:	eb43 0002 	adc.w	r0, r3, r2
20004acc:	bf08      	it	eq
20004ace:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004ad2:	4770      	bx	lr

20004ad4 <__errno>:
20004ad4:	f64a 438c 	movw	r3, #44172	; 0xac8c
20004ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004adc:	6818      	ldr	r0, [r3, #0]
20004ade:	4770      	bx	lr

20004ae0 <__libc_init_array>:
20004ae0:	b570      	push	{r4, r5, r6, lr}
20004ae2:	f64a 4600 	movw	r6, #44032	; 0xac00
20004ae6:	f64a 4500 	movw	r5, #44032	; 0xac00
20004aea:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004aee:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004af2:	1b76      	subs	r6, r6, r5
20004af4:	10b6      	asrs	r6, r6, #2
20004af6:	d006      	beq.n	20004b06 <__libc_init_array+0x26>
20004af8:	2400      	movs	r4, #0
20004afa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004afe:	3401      	adds	r4, #1
20004b00:	4798      	blx	r3
20004b02:	42a6      	cmp	r6, r4
20004b04:	d8f9      	bhi.n	20004afa <__libc_init_array+0x1a>
20004b06:	f64a 4500 	movw	r5, #44032	; 0xac00
20004b0a:	f64a 4604 	movw	r6, #44036	; 0xac04
20004b0e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004b12:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004b16:	1b76      	subs	r6, r6, r5
20004b18:	f006 f866 	bl	2000abe8 <_init>
20004b1c:	10b6      	asrs	r6, r6, #2
20004b1e:	d006      	beq.n	20004b2e <__libc_init_array+0x4e>
20004b20:	2400      	movs	r4, #0
20004b22:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004b26:	3401      	adds	r4, #1
20004b28:	4798      	blx	r3
20004b2a:	42a6      	cmp	r6, r4
20004b2c:	d8f9      	bhi.n	20004b22 <__libc_init_array+0x42>
20004b2e:	bd70      	pop	{r4, r5, r6, pc}

20004b30 <memset>:
20004b30:	2a03      	cmp	r2, #3
20004b32:	b2c9      	uxtb	r1, r1
20004b34:	b430      	push	{r4, r5}
20004b36:	d807      	bhi.n	20004b48 <memset+0x18>
20004b38:	b122      	cbz	r2, 20004b44 <memset+0x14>
20004b3a:	2300      	movs	r3, #0
20004b3c:	54c1      	strb	r1, [r0, r3]
20004b3e:	3301      	adds	r3, #1
20004b40:	4293      	cmp	r3, r2
20004b42:	d1fb      	bne.n	20004b3c <memset+0xc>
20004b44:	bc30      	pop	{r4, r5}
20004b46:	4770      	bx	lr
20004b48:	eb00 0c02 	add.w	ip, r0, r2
20004b4c:	4603      	mov	r3, r0
20004b4e:	e001      	b.n	20004b54 <memset+0x24>
20004b50:	f803 1c01 	strb.w	r1, [r3, #-1]
20004b54:	f003 0403 	and.w	r4, r3, #3
20004b58:	461a      	mov	r2, r3
20004b5a:	3301      	adds	r3, #1
20004b5c:	2c00      	cmp	r4, #0
20004b5e:	d1f7      	bne.n	20004b50 <memset+0x20>
20004b60:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004b64:	ebc2 040c 	rsb	r4, r2, ip
20004b68:	fb03 f301 	mul.w	r3, r3, r1
20004b6c:	e01f      	b.n	20004bae <memset+0x7e>
20004b6e:	f842 3c40 	str.w	r3, [r2, #-64]
20004b72:	f842 3c3c 	str.w	r3, [r2, #-60]
20004b76:	f842 3c38 	str.w	r3, [r2, #-56]
20004b7a:	f842 3c34 	str.w	r3, [r2, #-52]
20004b7e:	f842 3c30 	str.w	r3, [r2, #-48]
20004b82:	f842 3c2c 	str.w	r3, [r2, #-44]
20004b86:	f842 3c28 	str.w	r3, [r2, #-40]
20004b8a:	f842 3c24 	str.w	r3, [r2, #-36]
20004b8e:	f842 3c20 	str.w	r3, [r2, #-32]
20004b92:	f842 3c1c 	str.w	r3, [r2, #-28]
20004b96:	f842 3c18 	str.w	r3, [r2, #-24]
20004b9a:	f842 3c14 	str.w	r3, [r2, #-20]
20004b9e:	f842 3c10 	str.w	r3, [r2, #-16]
20004ba2:	f842 3c0c 	str.w	r3, [r2, #-12]
20004ba6:	f842 3c08 	str.w	r3, [r2, #-8]
20004baa:	f842 3c04 	str.w	r3, [r2, #-4]
20004bae:	4615      	mov	r5, r2
20004bb0:	3240      	adds	r2, #64	; 0x40
20004bb2:	2c3f      	cmp	r4, #63	; 0x3f
20004bb4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004bb8:	dcd9      	bgt.n	20004b6e <memset+0x3e>
20004bba:	462a      	mov	r2, r5
20004bbc:	ebc5 040c 	rsb	r4, r5, ip
20004bc0:	e007      	b.n	20004bd2 <memset+0xa2>
20004bc2:	f842 3c10 	str.w	r3, [r2, #-16]
20004bc6:	f842 3c0c 	str.w	r3, [r2, #-12]
20004bca:	f842 3c08 	str.w	r3, [r2, #-8]
20004bce:	f842 3c04 	str.w	r3, [r2, #-4]
20004bd2:	4615      	mov	r5, r2
20004bd4:	3210      	adds	r2, #16
20004bd6:	2c0f      	cmp	r4, #15
20004bd8:	f1a4 0410 	sub.w	r4, r4, #16
20004bdc:	dcf1      	bgt.n	20004bc2 <memset+0x92>
20004bde:	462a      	mov	r2, r5
20004be0:	ebc5 050c 	rsb	r5, r5, ip
20004be4:	e001      	b.n	20004bea <memset+0xba>
20004be6:	f842 3c04 	str.w	r3, [r2, #-4]
20004bea:	4614      	mov	r4, r2
20004bec:	3204      	adds	r2, #4
20004bee:	2d03      	cmp	r5, #3
20004bf0:	f1a5 0504 	sub.w	r5, r5, #4
20004bf4:	dcf7      	bgt.n	20004be6 <memset+0xb6>
20004bf6:	e001      	b.n	20004bfc <memset+0xcc>
20004bf8:	f804 1b01 	strb.w	r1, [r4], #1
20004bfc:	4564      	cmp	r4, ip
20004bfe:	d3fb      	bcc.n	20004bf8 <memset+0xc8>
20004c00:	e7a0      	b.n	20004b44 <memset+0x14>
20004c02:	bf00      	nop

20004c04 <printf>:
20004c04:	b40f      	push	{r0, r1, r2, r3}
20004c06:	f64a 438c 	movw	r3, #44172	; 0xac8c
20004c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c0e:	b510      	push	{r4, lr}
20004c10:	681c      	ldr	r4, [r3, #0]
20004c12:	b082      	sub	sp, #8
20004c14:	b124      	cbz	r4, 20004c20 <printf+0x1c>
20004c16:	69a3      	ldr	r3, [r4, #24]
20004c18:	b913      	cbnz	r3, 20004c20 <printf+0x1c>
20004c1a:	4620      	mov	r0, r4
20004c1c:	f002 fee8 	bl	200079f0 <__sinit>
20004c20:	4620      	mov	r0, r4
20004c22:	ac05      	add	r4, sp, #20
20004c24:	9a04      	ldr	r2, [sp, #16]
20004c26:	4623      	mov	r3, r4
20004c28:	6881      	ldr	r1, [r0, #8]
20004c2a:	9401      	str	r4, [sp, #4]
20004c2c:	f000 f87e 	bl	20004d2c <_vfprintf_r>
20004c30:	b002      	add	sp, #8
20004c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004c36:	b004      	add	sp, #16
20004c38:	4770      	bx	lr
20004c3a:	bf00      	nop

20004c3c <_printf_r>:
20004c3c:	b40e      	push	{r1, r2, r3}
20004c3e:	b510      	push	{r4, lr}
20004c40:	4604      	mov	r4, r0
20004c42:	b083      	sub	sp, #12
20004c44:	b118      	cbz	r0, 20004c4e <_printf_r+0x12>
20004c46:	6983      	ldr	r3, [r0, #24]
20004c48:	b90b      	cbnz	r3, 20004c4e <_printf_r+0x12>
20004c4a:	f002 fed1 	bl	200079f0 <__sinit>
20004c4e:	4620      	mov	r0, r4
20004c50:	ac06      	add	r4, sp, #24
20004c52:	9a05      	ldr	r2, [sp, #20]
20004c54:	4623      	mov	r3, r4
20004c56:	6881      	ldr	r1, [r0, #8]
20004c58:	9401      	str	r4, [sp, #4]
20004c5a:	f000 f867 	bl	20004d2c <_vfprintf_r>
20004c5e:	b003      	add	sp, #12
20004c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004c64:	b003      	add	sp, #12
20004c66:	4770      	bx	lr

20004c68 <strncmp>:
20004c68:	b430      	push	{r4, r5}
20004c6a:	4613      	mov	r3, r2
20004c6c:	2a00      	cmp	r2, #0
20004c6e:	d043      	beq.n	20004cf8 <strncmp+0x90>
20004c70:	ea41 0200 	orr.w	r2, r1, r0
20004c74:	f012 0f03 	tst.w	r2, #3
20004c78:	d125      	bne.n	20004cc6 <strncmp+0x5e>
20004c7a:	2b03      	cmp	r3, #3
20004c7c:	4604      	mov	r4, r0
20004c7e:	460d      	mov	r5, r1
20004c80:	d93d      	bls.n	20004cfe <strncmp+0x96>
20004c82:	6802      	ldr	r2, [r0, #0]
20004c84:	6809      	ldr	r1, [r1, #0]
20004c86:	428a      	cmp	r2, r1
20004c88:	d139      	bne.n	20004cfe <strncmp+0x96>
20004c8a:	3b04      	subs	r3, #4
20004c8c:	d034      	beq.n	20004cf8 <strncmp+0x90>
20004c8e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
20004c92:	ea21 0202 	bic.w	r2, r1, r2
20004c96:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20004c9a:	d00d      	beq.n	20004cb8 <strncmp+0x50>
20004c9c:	e02c      	b.n	20004cf8 <strncmp+0x90>
20004c9e:	6822      	ldr	r2, [r4, #0]
20004ca0:	6829      	ldr	r1, [r5, #0]
20004ca2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
20004ca6:	428a      	cmp	r2, r1
20004ca8:	ea20 0002 	bic.w	r0, r0, r2
20004cac:	d127      	bne.n	20004cfe <strncmp+0x96>
20004cae:	3b04      	subs	r3, #4
20004cb0:	d022      	beq.n	20004cf8 <strncmp+0x90>
20004cb2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
20004cb6:	d11f      	bne.n	20004cf8 <strncmp+0x90>
20004cb8:	3404      	adds	r4, #4
20004cba:	3504      	adds	r5, #4
20004cbc:	2b03      	cmp	r3, #3
20004cbe:	d8ee      	bhi.n	20004c9e <strncmp+0x36>
20004cc0:	4620      	mov	r0, r4
20004cc2:	4629      	mov	r1, r5
20004cc4:	b1f3      	cbz	r3, 20004d04 <strncmp+0x9c>
20004cc6:	7804      	ldrb	r4, [r0, #0]
20004cc8:	3b01      	subs	r3, #1
20004cca:	f891 c000 	ldrb.w	ip, [r1]
20004cce:	4564      	cmp	r4, ip
20004cd0:	d10f      	bne.n	20004cf2 <strncmp+0x8a>
20004cd2:	b18b      	cbz	r3, 20004cf8 <strncmp+0x90>
20004cd4:	b184      	cbz	r4, 20004cf8 <strncmp+0x90>
20004cd6:	3b01      	subs	r3, #1
20004cd8:	2200      	movs	r2, #0
20004cda:	e002      	b.n	20004ce2 <strncmp+0x7a>
20004cdc:	b163      	cbz	r3, 20004cf8 <strncmp+0x90>
20004cde:	b15c      	cbz	r4, 20004cf8 <strncmp+0x90>
20004ce0:	3b01      	subs	r3, #1
20004ce2:	1884      	adds	r4, r0, r2
20004ce4:	188d      	adds	r5, r1, r2
20004ce6:	3201      	adds	r2, #1
20004ce8:	7864      	ldrb	r4, [r4, #1]
20004cea:	f895 c001 	ldrb.w	ip, [r5, #1]
20004cee:	4564      	cmp	r4, ip
20004cf0:	d0f4      	beq.n	20004cdc <strncmp+0x74>
20004cf2:	ebcc 0004 	rsb	r0, ip, r4
20004cf6:	e000      	b.n	20004cfa <strncmp+0x92>
20004cf8:	2000      	movs	r0, #0
20004cfa:	bc30      	pop	{r4, r5}
20004cfc:	4770      	bx	lr
20004cfe:	4620      	mov	r0, r4
20004d00:	4629      	mov	r1, r5
20004d02:	e7e0      	b.n	20004cc6 <strncmp+0x5e>
20004d04:	7824      	ldrb	r4, [r4, #0]
20004d06:	f895 c000 	ldrb.w	ip, [r5]
20004d0a:	ebcc 0004 	rsb	r0, ip, r4
20004d0e:	e7f4      	b.n	20004cfa <strncmp+0x92>

20004d10 <__sprint_r>:
20004d10:	6893      	ldr	r3, [r2, #8]
20004d12:	b510      	push	{r4, lr}
20004d14:	4614      	mov	r4, r2
20004d16:	b913      	cbnz	r3, 20004d1e <__sprint_r+0xe>
20004d18:	6053      	str	r3, [r2, #4]
20004d1a:	4618      	mov	r0, r3
20004d1c:	bd10      	pop	{r4, pc}
20004d1e:	f002 ffcb 	bl	20007cb8 <__sfvwrite_r>
20004d22:	2300      	movs	r3, #0
20004d24:	6063      	str	r3, [r4, #4]
20004d26:	60a3      	str	r3, [r4, #8]
20004d28:	bd10      	pop	{r4, pc}
20004d2a:	bf00      	nop

20004d2c <_vfprintf_r>:
20004d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004d30:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004d34:	b083      	sub	sp, #12
20004d36:	460e      	mov	r6, r1
20004d38:	4615      	mov	r5, r2
20004d3a:	469a      	mov	sl, r3
20004d3c:	4681      	mov	r9, r0
20004d3e:	f003 f9ab 	bl	20008098 <_localeconv_r>
20004d42:	6800      	ldr	r0, [r0, #0]
20004d44:	901d      	str	r0, [sp, #116]	; 0x74
20004d46:	f1b9 0f00 	cmp.w	r9, #0
20004d4a:	d004      	beq.n	20004d56 <_vfprintf_r+0x2a>
20004d4c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004d50:	2b00      	cmp	r3, #0
20004d52:	f000 815a 	beq.w	2000500a <_vfprintf_r+0x2de>
20004d56:	f64a 2318 	movw	r3, #43544	; 0xaa18
20004d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d5e:	429e      	cmp	r6, r3
20004d60:	bf08      	it	eq
20004d62:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004d66:	d010      	beq.n	20004d8a <_vfprintf_r+0x5e>
20004d68:	f64a 2338 	movw	r3, #43576	; 0xaa38
20004d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d70:	429e      	cmp	r6, r3
20004d72:	bf08      	it	eq
20004d74:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004d78:	d007      	beq.n	20004d8a <_vfprintf_r+0x5e>
20004d7a:	f64a 2358 	movw	r3, #43608	; 0xaa58
20004d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d82:	429e      	cmp	r6, r3
20004d84:	bf08      	it	eq
20004d86:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004d8a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004d8e:	fa1f f38c 	uxth.w	r3, ip
20004d92:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004d96:	d109      	bne.n	20004dac <_vfprintf_r+0x80>
20004d98:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004d9c:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004d9e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004da2:	fa1f f38c 	uxth.w	r3, ip
20004da6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004daa:	6672      	str	r2, [r6, #100]	; 0x64
20004dac:	f013 0f08 	tst.w	r3, #8
20004db0:	f001 8301 	beq.w	200063b6 <_vfprintf_r+0x168a>
20004db4:	6932      	ldr	r2, [r6, #16]
20004db6:	2a00      	cmp	r2, #0
20004db8:	f001 82fd 	beq.w	200063b6 <_vfprintf_r+0x168a>
20004dbc:	f003 031a 	and.w	r3, r3, #26
20004dc0:	2b0a      	cmp	r3, #10
20004dc2:	f000 80e0 	beq.w	20004f86 <_vfprintf_r+0x25a>
20004dc6:	2200      	movs	r2, #0
20004dc8:	9212      	str	r2, [sp, #72]	; 0x48
20004dca:	921a      	str	r2, [sp, #104]	; 0x68
20004dcc:	2300      	movs	r3, #0
20004dce:	921c      	str	r2, [sp, #112]	; 0x70
20004dd0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004dd4:	9211      	str	r2, [sp, #68]	; 0x44
20004dd6:	3404      	adds	r4, #4
20004dd8:	9219      	str	r2, [sp, #100]	; 0x64
20004dda:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004dde:	931b      	str	r3, [sp, #108]	; 0x6c
20004de0:	3204      	adds	r2, #4
20004de2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004de6:	3228      	adds	r2, #40	; 0x28
20004de8:	3303      	adds	r3, #3
20004dea:	9218      	str	r2, [sp, #96]	; 0x60
20004dec:	9307      	str	r3, [sp, #28]
20004dee:	2300      	movs	r3, #0
20004df0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004df4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004df8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004dfc:	782b      	ldrb	r3, [r5, #0]
20004dfe:	1e1a      	subs	r2, r3, #0
20004e00:	bf18      	it	ne
20004e02:	2201      	movne	r2, #1
20004e04:	2b25      	cmp	r3, #37	; 0x25
20004e06:	bf0c      	ite	eq
20004e08:	2200      	moveq	r2, #0
20004e0a:	f002 0201 	andne.w	r2, r2, #1
20004e0e:	b332      	cbz	r2, 20004e5e <_vfprintf_r+0x132>
20004e10:	462f      	mov	r7, r5
20004e12:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004e16:	1e1a      	subs	r2, r3, #0
20004e18:	bf18      	it	ne
20004e1a:	2201      	movne	r2, #1
20004e1c:	2b25      	cmp	r3, #37	; 0x25
20004e1e:	bf0c      	ite	eq
20004e20:	2200      	moveq	r2, #0
20004e22:	f002 0201 	andne.w	r2, r2, #1
20004e26:	2a00      	cmp	r2, #0
20004e28:	d1f3      	bne.n	20004e12 <_vfprintf_r+0xe6>
20004e2a:	ebb7 0805 	subs.w	r8, r7, r5
20004e2e:	bf08      	it	eq
20004e30:	463d      	moveq	r5, r7
20004e32:	d014      	beq.n	20004e5e <_vfprintf_r+0x132>
20004e34:	f8c4 8004 	str.w	r8, [r4, #4]
20004e38:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e3c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e40:	3301      	adds	r3, #1
20004e42:	6025      	str	r5, [r4, #0]
20004e44:	2b07      	cmp	r3, #7
20004e46:	4442      	add	r2, r8
20004e48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e4c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e50:	dc78      	bgt.n	20004f44 <_vfprintf_r+0x218>
20004e52:	3408      	adds	r4, #8
20004e54:	9811      	ldr	r0, [sp, #68]	; 0x44
20004e56:	463d      	mov	r5, r7
20004e58:	4440      	add	r0, r8
20004e5a:	9011      	str	r0, [sp, #68]	; 0x44
20004e5c:	783b      	ldrb	r3, [r7, #0]
20004e5e:	2b00      	cmp	r3, #0
20004e60:	d07c      	beq.n	20004f5c <_vfprintf_r+0x230>
20004e62:	1c6b      	adds	r3, r5, #1
20004e64:	f04f 37ff 	mov.w	r7, #4294967295
20004e68:	202b      	movs	r0, #43	; 0x2b
20004e6a:	f04f 0c20 	mov.w	ip, #32
20004e6e:	2100      	movs	r1, #0
20004e70:	f04f 0200 	mov.w	r2, #0
20004e74:	910f      	str	r1, [sp, #60]	; 0x3c
20004e76:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004e7a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004e7e:	786a      	ldrb	r2, [r5, #1]
20004e80:	910a      	str	r1, [sp, #40]	; 0x28
20004e82:	1c5d      	adds	r5, r3, #1
20004e84:	f1a2 0320 	sub.w	r3, r2, #32
20004e88:	2b58      	cmp	r3, #88	; 0x58
20004e8a:	f200 8286 	bhi.w	2000539a <_vfprintf_r+0x66e>
20004e8e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004e92:	0298      	.short	0x0298
20004e94:	02840284 	.word	0x02840284
20004e98:	028402a4 	.word	0x028402a4
20004e9c:	02840284 	.word	0x02840284
20004ea0:	02840284 	.word	0x02840284
20004ea4:	02ad0284 	.word	0x02ad0284
20004ea8:	028402ba 	.word	0x028402ba
20004eac:	02ca02c1 	.word	0x02ca02c1
20004eb0:	02e70284 	.word	0x02e70284
20004eb4:	02f002f0 	.word	0x02f002f0
20004eb8:	02f002f0 	.word	0x02f002f0
20004ebc:	02f002f0 	.word	0x02f002f0
20004ec0:	02f002f0 	.word	0x02f002f0
20004ec4:	028402f0 	.word	0x028402f0
20004ec8:	02840284 	.word	0x02840284
20004ecc:	02840284 	.word	0x02840284
20004ed0:	02840284 	.word	0x02840284
20004ed4:	02840284 	.word	0x02840284
20004ed8:	03040284 	.word	0x03040284
20004edc:	02840326 	.word	0x02840326
20004ee0:	02840326 	.word	0x02840326
20004ee4:	02840284 	.word	0x02840284
20004ee8:	036a0284 	.word	0x036a0284
20004eec:	02840284 	.word	0x02840284
20004ef0:	02840481 	.word	0x02840481
20004ef4:	02840284 	.word	0x02840284
20004ef8:	02840284 	.word	0x02840284
20004efc:	02840414 	.word	0x02840414
20004f00:	042f0284 	.word	0x042f0284
20004f04:	02840284 	.word	0x02840284
20004f08:	02840284 	.word	0x02840284
20004f0c:	02840284 	.word	0x02840284
20004f10:	02840284 	.word	0x02840284
20004f14:	02840284 	.word	0x02840284
20004f18:	0465044f 	.word	0x0465044f
20004f1c:	03260326 	.word	0x03260326
20004f20:	03730326 	.word	0x03730326
20004f24:	02840465 	.word	0x02840465
20004f28:	03790284 	.word	0x03790284
20004f2c:	03850284 	.word	0x03850284
20004f30:	03ad0396 	.word	0x03ad0396
20004f34:	0284040a 	.word	0x0284040a
20004f38:	028403cc 	.word	0x028403cc
20004f3c:	028403f4 	.word	0x028403f4
20004f40:	00c00284 	.word	0x00c00284
20004f44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f48:	4648      	mov	r0, r9
20004f4a:	4631      	mov	r1, r6
20004f4c:	320c      	adds	r2, #12
20004f4e:	f7ff fedf 	bl	20004d10 <__sprint_r>
20004f52:	b958      	cbnz	r0, 20004f6c <_vfprintf_r+0x240>
20004f54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f58:	3404      	adds	r4, #4
20004f5a:	e77b      	b.n	20004e54 <_vfprintf_r+0x128>
20004f5c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004f60:	2b00      	cmp	r3, #0
20004f62:	f041 8192 	bne.w	2000628a <_vfprintf_r+0x155e>
20004f66:	2300      	movs	r3, #0
20004f68:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f6c:	89b3      	ldrh	r3, [r6, #12]
20004f6e:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f72:	d002      	beq.n	20004f7a <_vfprintf_r+0x24e>
20004f74:	f04f 30ff 	mov.w	r0, #4294967295
20004f78:	9011      	str	r0, [sp, #68]	; 0x44
20004f7a:	9811      	ldr	r0, [sp, #68]	; 0x44
20004f7c:	b05f      	add	sp, #380	; 0x17c
20004f7e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004f86:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004f8a:	2b00      	cmp	r3, #0
20004f8c:	f6ff af1b 	blt.w	20004dc6 <_vfprintf_r+0x9a>
20004f90:	6a37      	ldr	r7, [r6, #32]
20004f92:	f02c 0c02 	bic.w	ip, ip, #2
20004f96:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004f9a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004f9e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004fa2:	340c      	adds	r4, #12
20004fa4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004fa8:	462a      	mov	r2, r5
20004faa:	4653      	mov	r3, sl
20004fac:	4648      	mov	r0, r9
20004fae:	4621      	mov	r1, r4
20004fb0:	ad1f      	add	r5, sp, #124	; 0x7c
20004fb2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004fb6:	2700      	movs	r7, #0
20004fb8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004fbc:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004fc0:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004fc4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004fc8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004fcc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004fd0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004fd4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004fd8:	f7ff fea8 	bl	20004d2c <_vfprintf_r>
20004fdc:	2800      	cmp	r0, #0
20004fde:	9011      	str	r0, [sp, #68]	; 0x44
20004fe0:	db09      	blt.n	20004ff6 <_vfprintf_r+0x2ca>
20004fe2:	4621      	mov	r1, r4
20004fe4:	4648      	mov	r0, r9
20004fe6:	f002 fb93 	bl	20007710 <_fflush_r>
20004fea:	9911      	ldr	r1, [sp, #68]	; 0x44
20004fec:	42b8      	cmp	r0, r7
20004fee:	bf18      	it	ne
20004ff0:	f04f 31ff 	movne.w	r1, #4294967295
20004ff4:	9111      	str	r1, [sp, #68]	; 0x44
20004ff6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004ffa:	f013 0f40 	tst.w	r3, #64	; 0x40
20004ffe:	d0bc      	beq.n	20004f7a <_vfprintf_r+0x24e>
20005000:	89b3      	ldrh	r3, [r6, #12]
20005002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005006:	81b3      	strh	r3, [r6, #12]
20005008:	e7b7      	b.n	20004f7a <_vfprintf_r+0x24e>
2000500a:	4648      	mov	r0, r9
2000500c:	f002 fcf0 	bl	200079f0 <__sinit>
20005010:	e6a1      	b.n	20004d56 <_vfprintf_r+0x2a>
20005012:	980a      	ldr	r0, [sp, #40]	; 0x28
20005014:	f64a 1ce8 	movw	ip, #43496	; 0xa9e8
20005018:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000501c:	9216      	str	r2, [sp, #88]	; 0x58
2000501e:	f010 0f20 	tst.w	r0, #32
20005022:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20005026:	f000 836e 	beq.w	20005706 <_vfprintf_r+0x9da>
2000502a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000502c:	1dcb      	adds	r3, r1, #7
2000502e:	f023 0307 	bic.w	r3, r3, #7
20005032:	f103 0208 	add.w	r2, r3, #8
20005036:	920b      	str	r2, [sp, #44]	; 0x2c
20005038:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000503c:	ea5a 020b 	orrs.w	r2, sl, fp
20005040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005042:	bf0c      	ite	eq
20005044:	2200      	moveq	r2, #0
20005046:	2201      	movne	r2, #1
20005048:	4213      	tst	r3, r2
2000504a:	f040 866b 	bne.w	20005d24 <_vfprintf_r+0xff8>
2000504e:	2302      	movs	r3, #2
20005050:	f04f 0100 	mov.w	r1, #0
20005054:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20005058:	2f00      	cmp	r7, #0
2000505a:	bfa2      	ittt	ge
2000505c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20005060:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20005064:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20005068:	2f00      	cmp	r7, #0
2000506a:	bf18      	it	ne
2000506c:	f042 0201 	orrne.w	r2, r2, #1
20005070:	2a00      	cmp	r2, #0
20005072:	f000 841e 	beq.w	200058b2 <_vfprintf_r+0xb86>
20005076:	2b01      	cmp	r3, #1
20005078:	f000 85de 	beq.w	20005c38 <_vfprintf_r+0xf0c>
2000507c:	2b02      	cmp	r3, #2
2000507e:	f000 85c1 	beq.w	20005c04 <_vfprintf_r+0xed8>
20005082:	9918      	ldr	r1, [sp, #96]	; 0x60
20005084:	9113      	str	r1, [sp, #76]	; 0x4c
20005086:	ea4f 08da 	mov.w	r8, sl, lsr #3
2000508a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000508e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20005092:	f00a 0007 	and.w	r0, sl, #7
20005096:	46e3      	mov	fp, ip
20005098:	46c2      	mov	sl, r8
2000509a:	3030      	adds	r0, #48	; 0x30
2000509c:	ea5a 020b 	orrs.w	r2, sl, fp
200050a0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200050a4:	d1ef      	bne.n	20005086 <_vfprintf_r+0x35a>
200050a6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200050aa:	9113      	str	r1, [sp, #76]	; 0x4c
200050ac:	f01c 0f01 	tst.w	ip, #1
200050b0:	f040 868c 	bne.w	20005dcc <_vfprintf_r+0x10a0>
200050b4:	9818      	ldr	r0, [sp, #96]	; 0x60
200050b6:	1a40      	subs	r0, r0, r1
200050b8:	9010      	str	r0, [sp, #64]	; 0x40
200050ba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050be:	9a10      	ldr	r2, [sp, #64]	; 0x40
200050c0:	9717      	str	r7, [sp, #92]	; 0x5c
200050c2:	42ba      	cmp	r2, r7
200050c4:	bfb8      	it	lt
200050c6:	463a      	movlt	r2, r7
200050c8:	920c      	str	r2, [sp, #48]	; 0x30
200050ca:	b113      	cbz	r3, 200050d2 <_vfprintf_r+0x3a6>
200050cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200050ce:	3201      	adds	r2, #1
200050d0:	920c      	str	r2, [sp, #48]	; 0x30
200050d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200050d4:	980a      	ldr	r0, [sp, #40]	; 0x28
200050d6:	f013 0302 	ands.w	r3, r3, #2
200050da:	9315      	str	r3, [sp, #84]	; 0x54
200050dc:	bf1e      	ittt	ne
200050de:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200050e2:	f10c 0c02 	addne.w	ip, ip, #2
200050e6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200050ea:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200050ee:	9014      	str	r0, [sp, #80]	; 0x50
200050f0:	d14d      	bne.n	2000518e <_vfprintf_r+0x462>
200050f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200050f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200050f6:	1a8f      	subs	r7, r1, r2
200050f8:	2f00      	cmp	r7, #0
200050fa:	dd48      	ble.n	2000518e <_vfprintf_r+0x462>
200050fc:	2f10      	cmp	r7, #16
200050fe:	f64a 18a4 	movw	r8, #43428	; 0xa9a4
20005102:	bfd8      	it	le
20005104:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20005108:	dd30      	ble.n	2000516c <_vfprintf_r+0x440>
2000510a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000510e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005112:	4643      	mov	r3, r8
20005114:	f04f 0a10 	mov.w	sl, #16
20005118:	46a8      	mov	r8, r5
2000511a:	f10b 0b0c 	add.w	fp, fp, #12
2000511e:	461d      	mov	r5, r3
20005120:	e002      	b.n	20005128 <_vfprintf_r+0x3fc>
20005122:	3f10      	subs	r7, #16
20005124:	2f10      	cmp	r7, #16
20005126:	dd1e      	ble.n	20005166 <_vfprintf_r+0x43a>
20005128:	f8c4 a004 	str.w	sl, [r4, #4]
2000512c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005130:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005134:	3301      	adds	r3, #1
20005136:	6025      	str	r5, [r4, #0]
20005138:	3210      	adds	r2, #16
2000513a:	2b07      	cmp	r3, #7
2000513c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005140:	f104 0408 	add.w	r4, r4, #8
20005144:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005148:	ddeb      	ble.n	20005122 <_vfprintf_r+0x3f6>
2000514a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000514e:	4648      	mov	r0, r9
20005150:	4631      	mov	r1, r6
20005152:	465a      	mov	r2, fp
20005154:	3404      	adds	r4, #4
20005156:	f7ff fddb 	bl	20004d10 <__sprint_r>
2000515a:	2800      	cmp	r0, #0
2000515c:	f47f af06 	bne.w	20004f6c <_vfprintf_r+0x240>
20005160:	3f10      	subs	r7, #16
20005162:	2f10      	cmp	r7, #16
20005164:	dce0      	bgt.n	20005128 <_vfprintf_r+0x3fc>
20005166:	462b      	mov	r3, r5
20005168:	4645      	mov	r5, r8
2000516a:	4698      	mov	r8, r3
2000516c:	6067      	str	r7, [r4, #4]
2000516e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005172:	f8c4 8000 	str.w	r8, [r4]
20005176:	1c5a      	adds	r2, r3, #1
20005178:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000517c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005180:	19db      	adds	r3, r3, r7
20005182:	2a07      	cmp	r2, #7
20005184:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005188:	f300 858a 	bgt.w	20005ca0 <_vfprintf_r+0xf74>
2000518c:	3408      	adds	r4, #8
2000518e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005192:	b19b      	cbz	r3, 200051bc <_vfprintf_r+0x490>
20005194:	2301      	movs	r3, #1
20005196:	6063      	str	r3, [r4, #4]
20005198:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000519c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200051a0:	3207      	adds	r2, #7
200051a2:	6022      	str	r2, [r4, #0]
200051a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051a8:	3301      	adds	r3, #1
200051aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051ae:	3201      	adds	r2, #1
200051b0:	2b07      	cmp	r3, #7
200051b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051b6:	f300 84b6 	bgt.w	20005b26 <_vfprintf_r+0xdfa>
200051ba:	3408      	adds	r4, #8
200051bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
200051be:	b19b      	cbz	r3, 200051e8 <_vfprintf_r+0x4bc>
200051c0:	2302      	movs	r3, #2
200051c2:	6063      	str	r3, [r4, #4]
200051c4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200051c8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200051cc:	3204      	adds	r2, #4
200051ce:	6022      	str	r2, [r4, #0]
200051d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051d4:	3301      	adds	r3, #1
200051d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051da:	3202      	adds	r2, #2
200051dc:	2b07      	cmp	r3, #7
200051de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051e2:	f300 84af 	bgt.w	20005b44 <_vfprintf_r+0xe18>
200051e6:	3408      	adds	r4, #8
200051e8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200051ec:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200051f0:	f000 8376 	beq.w	200058e0 <_vfprintf_r+0xbb4>
200051f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200051f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200051f8:	1a9f      	subs	r7, r3, r2
200051fa:	2f00      	cmp	r7, #0
200051fc:	dd43      	ble.n	20005286 <_vfprintf_r+0x55a>
200051fe:	2f10      	cmp	r7, #16
20005200:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005d90 <_vfprintf_r+0x1064>
20005204:	dd2e      	ble.n	20005264 <_vfprintf_r+0x538>
20005206:	4643      	mov	r3, r8
20005208:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000520c:	46a8      	mov	r8, r5
2000520e:	f04f 0a10 	mov.w	sl, #16
20005212:	f10b 0b0c 	add.w	fp, fp, #12
20005216:	461d      	mov	r5, r3
20005218:	e002      	b.n	20005220 <_vfprintf_r+0x4f4>
2000521a:	3f10      	subs	r7, #16
2000521c:	2f10      	cmp	r7, #16
2000521e:	dd1e      	ble.n	2000525e <_vfprintf_r+0x532>
20005220:	f8c4 a004 	str.w	sl, [r4, #4]
20005224:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005228:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000522c:	3301      	adds	r3, #1
2000522e:	6025      	str	r5, [r4, #0]
20005230:	3210      	adds	r2, #16
20005232:	2b07      	cmp	r3, #7
20005234:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005238:	f104 0408 	add.w	r4, r4, #8
2000523c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005240:	ddeb      	ble.n	2000521a <_vfprintf_r+0x4ee>
20005242:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005246:	4648      	mov	r0, r9
20005248:	4631      	mov	r1, r6
2000524a:	465a      	mov	r2, fp
2000524c:	3404      	adds	r4, #4
2000524e:	f7ff fd5f 	bl	20004d10 <__sprint_r>
20005252:	2800      	cmp	r0, #0
20005254:	f47f ae8a 	bne.w	20004f6c <_vfprintf_r+0x240>
20005258:	3f10      	subs	r7, #16
2000525a:	2f10      	cmp	r7, #16
2000525c:	dce0      	bgt.n	20005220 <_vfprintf_r+0x4f4>
2000525e:	462b      	mov	r3, r5
20005260:	4645      	mov	r5, r8
20005262:	4698      	mov	r8, r3
20005264:	6067      	str	r7, [r4, #4]
20005266:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000526a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000526e:	3301      	adds	r3, #1
20005270:	f8c4 8000 	str.w	r8, [r4]
20005274:	19d2      	adds	r2, r2, r7
20005276:	2b07      	cmp	r3, #7
20005278:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000527c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005280:	f300 8442 	bgt.w	20005b08 <_vfprintf_r+0xddc>
20005284:	3408      	adds	r4, #8
20005286:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000528a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000528e:	f040 829d 	bne.w	200057cc <_vfprintf_r+0xaa0>
20005292:	9810      	ldr	r0, [sp, #64]	; 0x40
20005294:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005296:	6060      	str	r0, [r4, #4]
20005298:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000529c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200052a0:	3301      	adds	r3, #1
200052a2:	6021      	str	r1, [r4, #0]
200052a4:	1812      	adds	r2, r2, r0
200052a6:	2b07      	cmp	r3, #7
200052a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200052ac:	bfd8      	it	le
200052ae:	f104 0308 	addle.w	r3, r4, #8
200052b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200052b6:	f300 839b 	bgt.w	200059f0 <_vfprintf_r+0xcc4>
200052ba:	990a      	ldr	r1, [sp, #40]	; 0x28
200052bc:	f011 0f04 	tst.w	r1, #4
200052c0:	d055      	beq.n	2000536e <_vfprintf_r+0x642>
200052c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200052c4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200052c8:	ebcc 0702 	rsb	r7, ip, r2
200052cc:	2f00      	cmp	r7, #0
200052ce:	dd4e      	ble.n	2000536e <_vfprintf_r+0x642>
200052d0:	2f10      	cmp	r7, #16
200052d2:	f64a 18a4 	movw	r8, #43428	; 0xa9a4
200052d6:	bfd8      	it	le
200052d8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200052dc:	dd2e      	ble.n	2000533c <_vfprintf_r+0x610>
200052de:	f2c2 0800 	movt	r8, #8192	; 0x2000
200052e2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200052e6:	4642      	mov	r2, r8
200052e8:	2410      	movs	r4, #16
200052ea:	46a8      	mov	r8, r5
200052ec:	f10a 0a0c 	add.w	sl, sl, #12
200052f0:	4615      	mov	r5, r2
200052f2:	e002      	b.n	200052fa <_vfprintf_r+0x5ce>
200052f4:	3f10      	subs	r7, #16
200052f6:	2f10      	cmp	r7, #16
200052f8:	dd1d      	ble.n	20005336 <_vfprintf_r+0x60a>
200052fa:	605c      	str	r4, [r3, #4]
200052fc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005300:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005304:	3201      	adds	r2, #1
20005306:	601d      	str	r5, [r3, #0]
20005308:	3110      	adds	r1, #16
2000530a:	2a07      	cmp	r2, #7
2000530c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005310:	f103 0308 	add.w	r3, r3, #8
20005314:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005318:	ddec      	ble.n	200052f4 <_vfprintf_r+0x5c8>
2000531a:	4648      	mov	r0, r9
2000531c:	4631      	mov	r1, r6
2000531e:	4652      	mov	r2, sl
20005320:	f7ff fcf6 	bl	20004d10 <__sprint_r>
20005324:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005328:	3304      	adds	r3, #4
2000532a:	2800      	cmp	r0, #0
2000532c:	f47f ae1e 	bne.w	20004f6c <_vfprintf_r+0x240>
20005330:	3f10      	subs	r7, #16
20005332:	2f10      	cmp	r7, #16
20005334:	dce1      	bgt.n	200052fa <_vfprintf_r+0x5ce>
20005336:	462a      	mov	r2, r5
20005338:	4645      	mov	r5, r8
2000533a:	4690      	mov	r8, r2
2000533c:	605f      	str	r7, [r3, #4]
2000533e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005342:	f8c3 8000 	str.w	r8, [r3]
20005346:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000534a:	3201      	adds	r2, #1
2000534c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005350:	18fb      	adds	r3, r7, r3
20005352:	2a07      	cmp	r2, #7
20005354:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005358:	dd0b      	ble.n	20005372 <_vfprintf_r+0x646>
2000535a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000535e:	4648      	mov	r0, r9
20005360:	4631      	mov	r1, r6
20005362:	320c      	adds	r2, #12
20005364:	f7ff fcd4 	bl	20004d10 <__sprint_r>
20005368:	2800      	cmp	r0, #0
2000536a:	f47f adff 	bne.w	20004f6c <_vfprintf_r+0x240>
2000536e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005372:	9811      	ldr	r0, [sp, #68]	; 0x44
20005374:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005376:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005378:	428a      	cmp	r2, r1
2000537a:	bfac      	ite	ge
2000537c:	1880      	addge	r0, r0, r2
2000537e:	1840      	addlt	r0, r0, r1
20005380:	9011      	str	r0, [sp, #68]	; 0x44
20005382:	2b00      	cmp	r3, #0
20005384:	f040 8342 	bne.w	20005a0c <_vfprintf_r+0xce0>
20005388:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000538c:	2300      	movs	r3, #0
2000538e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20005392:	3404      	adds	r4, #4
20005394:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005398:	e530      	b.n	20004dfc <_vfprintf_r+0xd0>
2000539a:	9216      	str	r2, [sp, #88]	; 0x58
2000539c:	2a00      	cmp	r2, #0
2000539e:	f43f addd 	beq.w	20004f5c <_vfprintf_r+0x230>
200053a2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200053a6:	2301      	movs	r3, #1
200053a8:	f04f 0c00 	mov.w	ip, #0
200053ac:	3004      	adds	r0, #4
200053ae:	930c      	str	r3, [sp, #48]	; 0x30
200053b0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200053b4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200053b8:	9013      	str	r0, [sp, #76]	; 0x4c
200053ba:	9310      	str	r3, [sp, #64]	; 0x40
200053bc:	2100      	movs	r1, #0
200053be:	9117      	str	r1, [sp, #92]	; 0x5c
200053c0:	e687      	b.n	200050d2 <_vfprintf_r+0x3a6>
200053c2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053c6:	2b00      	cmp	r3, #0
200053c8:	f040 852b 	bne.w	20005e22 <_vfprintf_r+0x10f6>
200053cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200053ce:	462b      	mov	r3, r5
200053d0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200053d4:	782a      	ldrb	r2, [r5, #0]
200053d6:	910b      	str	r1, [sp, #44]	; 0x2c
200053d8:	e553      	b.n	20004e82 <_vfprintf_r+0x156>
200053da:	990b      	ldr	r1, [sp, #44]	; 0x2c
200053dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200053de:	f043 0301 	orr.w	r3, r3, #1
200053e2:	930a      	str	r3, [sp, #40]	; 0x28
200053e4:	462b      	mov	r3, r5
200053e6:	782a      	ldrb	r2, [r5, #0]
200053e8:	910b      	str	r1, [sp, #44]	; 0x2c
200053ea:	e54a      	b.n	20004e82 <_vfprintf_r+0x156>
200053ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200053ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200053f0:	6809      	ldr	r1, [r1, #0]
200053f2:	910f      	str	r1, [sp, #60]	; 0x3c
200053f4:	1d11      	adds	r1, r2, #4
200053f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200053f8:	2b00      	cmp	r3, #0
200053fa:	f2c0 8780 	blt.w	200062fe <_vfprintf_r+0x15d2>
200053fe:	782a      	ldrb	r2, [r5, #0]
20005400:	462b      	mov	r3, r5
20005402:	910b      	str	r1, [sp, #44]	; 0x2c
20005404:	e53d      	b.n	20004e82 <_vfprintf_r+0x156>
20005406:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005408:	462b      	mov	r3, r5
2000540a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000540e:	782a      	ldrb	r2, [r5, #0]
20005410:	910b      	str	r1, [sp, #44]	; 0x2c
20005412:	e536      	b.n	20004e82 <_vfprintf_r+0x156>
20005414:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005418:	f043 0304 	orr.w	r3, r3, #4
2000541c:	930a      	str	r3, [sp, #40]	; 0x28
2000541e:	462b      	mov	r3, r5
20005420:	782a      	ldrb	r2, [r5, #0]
20005422:	910b      	str	r1, [sp, #44]	; 0x2c
20005424:	e52d      	b.n	20004e82 <_vfprintf_r+0x156>
20005426:	462b      	mov	r3, r5
20005428:	f813 2b01 	ldrb.w	r2, [r3], #1
2000542c:	2a2a      	cmp	r2, #42	; 0x2a
2000542e:	f001 80cd 	beq.w	200065cc <_vfprintf_r+0x18a0>
20005432:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005436:	2909      	cmp	r1, #9
20005438:	f201 8037 	bhi.w	200064aa <_vfprintf_r+0x177e>
2000543c:	3502      	adds	r5, #2
2000543e:	2700      	movs	r7, #0
20005440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005444:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20005448:	462b      	mov	r3, r5
2000544a:	3501      	adds	r5, #1
2000544c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20005450:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005454:	2909      	cmp	r1, #9
20005456:	d9f3      	bls.n	20005440 <_vfprintf_r+0x714>
20005458:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000545c:	461d      	mov	r5, r3
2000545e:	e511      	b.n	20004e84 <_vfprintf_r+0x158>
20005460:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005462:	462b      	mov	r3, r5
20005464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005466:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000546a:	920a      	str	r2, [sp, #40]	; 0x28
2000546c:	782a      	ldrb	r2, [r5, #0]
2000546e:	910b      	str	r1, [sp, #44]	; 0x2c
20005470:	e507      	b.n	20004e82 <_vfprintf_r+0x156>
20005472:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005476:	f04f 0800 	mov.w	r8, #0
2000547a:	462b      	mov	r3, r5
2000547c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005480:	f813 2b01 	ldrb.w	r2, [r3], #1
20005484:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005488:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000548c:	461d      	mov	r5, r3
2000548e:	2909      	cmp	r1, #9
20005490:	d9f3      	bls.n	2000547a <_vfprintf_r+0x74e>
20005492:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20005496:	461d      	mov	r5, r3
20005498:	e4f4      	b.n	20004e84 <_vfprintf_r+0x158>
2000549a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000549c:	9216      	str	r2, [sp, #88]	; 0x58
2000549e:	f043 0310 	orr.w	r3, r3, #16
200054a2:	930a      	str	r3, [sp, #40]	; 0x28
200054a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200054a8:	f01c 0f20 	tst.w	ip, #32
200054ac:	f000 815d 	beq.w	2000576a <_vfprintf_r+0xa3e>
200054b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200054b2:	1dc3      	adds	r3, r0, #7
200054b4:	f023 0307 	bic.w	r3, r3, #7
200054b8:	f103 0108 	add.w	r1, r3, #8
200054bc:	910b      	str	r1, [sp, #44]	; 0x2c
200054be:	e9d3 ab00 	ldrd	sl, fp, [r3]
200054c2:	f1ba 0f00 	cmp.w	sl, #0
200054c6:	f17b 0200 	sbcs.w	r2, fp, #0
200054ca:	f2c0 849b 	blt.w	20005e04 <_vfprintf_r+0x10d8>
200054ce:	ea5a 030b 	orrs.w	r3, sl, fp
200054d2:	f04f 0301 	mov.w	r3, #1
200054d6:	bf0c      	ite	eq
200054d8:	2200      	moveq	r2, #0
200054da:	2201      	movne	r2, #1
200054dc:	e5bc      	b.n	20005058 <_vfprintf_r+0x32c>
200054de:	980a      	ldr	r0, [sp, #40]	; 0x28
200054e0:	9216      	str	r2, [sp, #88]	; 0x58
200054e2:	f010 0f08 	tst.w	r0, #8
200054e6:	f000 84ed 	beq.w	20005ec4 <_vfprintf_r+0x1198>
200054ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054ec:	1dcb      	adds	r3, r1, #7
200054ee:	f023 0307 	bic.w	r3, r3, #7
200054f2:	f103 0208 	add.w	r2, r3, #8
200054f6:	920b      	str	r2, [sp, #44]	; 0x2c
200054f8:	f8d3 8004 	ldr.w	r8, [r3, #4]
200054fc:	f8d3 a000 	ldr.w	sl, [r3]
20005500:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005504:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005508:	4650      	mov	r0, sl
2000550a:	4641      	mov	r1, r8
2000550c:	f004 f930 	bl	20009770 <__isinfd>
20005510:	4683      	mov	fp, r0
20005512:	2800      	cmp	r0, #0
20005514:	f000 8599 	beq.w	2000604a <_vfprintf_r+0x131e>
20005518:	4650      	mov	r0, sl
2000551a:	2200      	movs	r2, #0
2000551c:	2300      	movs	r3, #0
2000551e:	4641      	mov	r1, r8
20005520:	f004 fd5c 	bl	20009fdc <__aeabi_dcmplt>
20005524:	2800      	cmp	r0, #0
20005526:	f040 850b 	bne.w	20005f40 <_vfprintf_r+0x1214>
2000552a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000552e:	f64a 11dc 	movw	r1, #43484	; 0xa9dc
20005532:	f64a 12d8 	movw	r2, #43480	; 0xa9d8
20005536:	9816      	ldr	r0, [sp, #88]	; 0x58
20005538:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000553c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005540:	f04f 0c03 	mov.w	ip, #3
20005544:	2847      	cmp	r0, #71	; 0x47
20005546:	bfd8      	it	le
20005548:	4611      	movle	r1, r2
2000554a:	9113      	str	r1, [sp, #76]	; 0x4c
2000554c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000554e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005552:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20005556:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000555a:	910a      	str	r1, [sp, #40]	; 0x28
2000555c:	f04f 0c00 	mov.w	ip, #0
20005560:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005564:	e5b1      	b.n	200050ca <_vfprintf_r+0x39e>
20005566:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000556a:	f043 0308 	orr.w	r3, r3, #8
2000556e:	930a      	str	r3, [sp, #40]	; 0x28
20005570:	462b      	mov	r3, r5
20005572:	782a      	ldrb	r2, [r5, #0]
20005574:	910b      	str	r1, [sp, #44]	; 0x2c
20005576:	e484      	b.n	20004e82 <_vfprintf_r+0x156>
20005578:	990a      	ldr	r1, [sp, #40]	; 0x28
2000557a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000557e:	910a      	str	r1, [sp, #40]	; 0x28
20005580:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005582:	e73c      	b.n	200053fe <_vfprintf_r+0x6d2>
20005584:	782a      	ldrb	r2, [r5, #0]
20005586:	2a6c      	cmp	r2, #108	; 0x6c
20005588:	f000 8555 	beq.w	20006036 <_vfprintf_r+0x130a>
2000558c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000558e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005590:	910b      	str	r1, [sp, #44]	; 0x2c
20005592:	f043 0310 	orr.w	r3, r3, #16
20005596:	930a      	str	r3, [sp, #40]	; 0x28
20005598:	462b      	mov	r3, r5
2000559a:	e472      	b.n	20004e82 <_vfprintf_r+0x156>
2000559c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000559e:	f012 0f20 	tst.w	r2, #32
200055a2:	f000 8482 	beq.w	20005eaa <_vfprintf_r+0x117e>
200055a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200055aa:	6803      	ldr	r3, [r0, #0]
200055ac:	4610      	mov	r0, r2
200055ae:	ea4f 71e0 	mov.w	r1, r0, asr #31
200055b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200055b4:	e9c3 0100 	strd	r0, r1, [r3]
200055b8:	f102 0a04 	add.w	sl, r2, #4
200055bc:	e41e      	b.n	20004dfc <_vfprintf_r+0xd0>
200055be:	9216      	str	r2, [sp, #88]	; 0x58
200055c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200055c2:	f012 0320 	ands.w	r3, r2, #32
200055c6:	f000 80ef 	beq.w	200057a8 <_vfprintf_r+0xa7c>
200055ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200055cc:	1dda      	adds	r2, r3, #7
200055ce:	2300      	movs	r3, #0
200055d0:	f022 0207 	bic.w	r2, r2, #7
200055d4:	f102 0c08 	add.w	ip, r2, #8
200055d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200055dc:	e9d2 ab00 	ldrd	sl, fp, [r2]
200055e0:	ea5a 000b 	orrs.w	r0, sl, fp
200055e4:	bf0c      	ite	eq
200055e6:	2200      	moveq	r2, #0
200055e8:	2201      	movne	r2, #1
200055ea:	e531      	b.n	20005050 <_vfprintf_r+0x324>
200055ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055ee:	2178      	movs	r1, #120	; 0x78
200055f0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200055f4:	9116      	str	r1, [sp, #88]	; 0x58
200055f6:	6803      	ldr	r3, [r0, #0]
200055f8:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
200055fc:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20005600:	2130      	movs	r1, #48	; 0x30
20005602:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005606:	f04c 0c02 	orr.w	ip, ip, #2
2000560a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000560c:	1e1a      	subs	r2, r3, #0
2000560e:	bf18      	it	ne
20005610:	2201      	movne	r2, #1
20005612:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005616:	469a      	mov	sl, r3
20005618:	f04f 0b00 	mov.w	fp, #0
2000561c:	3104      	adds	r1, #4
2000561e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005622:	9019      	str	r0, [sp, #100]	; 0x64
20005624:	2302      	movs	r3, #2
20005626:	910b      	str	r1, [sp, #44]	; 0x2c
20005628:	e512      	b.n	20005050 <_vfprintf_r+0x324>
2000562a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000562c:	9216      	str	r2, [sp, #88]	; 0x58
2000562e:	f04f 0200 	mov.w	r2, #0
20005632:	1d18      	adds	r0, r3, #4
20005634:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20005638:	681b      	ldr	r3, [r3, #0]
2000563a:	900b      	str	r0, [sp, #44]	; 0x2c
2000563c:	9313      	str	r3, [sp, #76]	; 0x4c
2000563e:	2b00      	cmp	r3, #0
20005640:	f000 86c6 	beq.w	200063d0 <_vfprintf_r+0x16a4>
20005644:	2f00      	cmp	r7, #0
20005646:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005648:	f2c0 868f 	blt.w	2000636a <_vfprintf_r+0x163e>
2000564c:	2100      	movs	r1, #0
2000564e:	463a      	mov	r2, r7
20005650:	f003 f8a6 	bl	200087a0 <memchr>
20005654:	4603      	mov	r3, r0
20005656:	2800      	cmp	r0, #0
20005658:	f000 86f5 	beq.w	20006446 <_vfprintf_r+0x171a>
2000565c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000565e:	1a1b      	subs	r3, r3, r0
20005660:	9310      	str	r3, [sp, #64]	; 0x40
20005662:	42bb      	cmp	r3, r7
20005664:	f340 85be 	ble.w	200061e4 <_vfprintf_r+0x14b8>
20005668:	9710      	str	r7, [sp, #64]	; 0x40
2000566a:	2100      	movs	r1, #0
2000566c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005670:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005674:	970c      	str	r7, [sp, #48]	; 0x30
20005676:	9117      	str	r1, [sp, #92]	; 0x5c
20005678:	e527      	b.n	200050ca <_vfprintf_r+0x39e>
2000567a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000567e:	9216      	str	r2, [sp, #88]	; 0x58
20005680:	f01c 0f20 	tst.w	ip, #32
20005684:	d023      	beq.n	200056ce <_vfprintf_r+0x9a2>
20005686:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005688:	2301      	movs	r3, #1
2000568a:	1dc2      	adds	r2, r0, #7
2000568c:	f022 0207 	bic.w	r2, r2, #7
20005690:	f102 0108 	add.w	r1, r2, #8
20005694:	910b      	str	r1, [sp, #44]	; 0x2c
20005696:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000569a:	ea5a 020b 	orrs.w	r2, sl, fp
2000569e:	bf0c      	ite	eq
200056a0:	2200      	moveq	r2, #0
200056a2:	2201      	movne	r2, #1
200056a4:	e4d4      	b.n	20005050 <_vfprintf_r+0x324>
200056a6:	990a      	ldr	r1, [sp, #40]	; 0x28
200056a8:	462b      	mov	r3, r5
200056aa:	f041 0120 	orr.w	r1, r1, #32
200056ae:	910a      	str	r1, [sp, #40]	; 0x28
200056b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200056b2:	782a      	ldrb	r2, [r5, #0]
200056b4:	910b      	str	r1, [sp, #44]	; 0x2c
200056b6:	f7ff bbe4 	b.w	20004e82 <_vfprintf_r+0x156>
200056ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056bc:	9216      	str	r2, [sp, #88]	; 0x58
200056be:	f043 0310 	orr.w	r3, r3, #16
200056c2:	930a      	str	r3, [sp, #40]	; 0x28
200056c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200056c8:	f01c 0f20 	tst.w	ip, #32
200056cc:	d1db      	bne.n	20005686 <_vfprintf_r+0x95a>
200056ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056d0:	f013 0f10 	tst.w	r3, #16
200056d4:	f000 83d5 	beq.w	20005e82 <_vfprintf_r+0x1156>
200056d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200056da:	2301      	movs	r3, #1
200056dc:	1d02      	adds	r2, r0, #4
200056de:	920b      	str	r2, [sp, #44]	; 0x2c
200056e0:	6801      	ldr	r1, [r0, #0]
200056e2:	1e0a      	subs	r2, r1, #0
200056e4:	bf18      	it	ne
200056e6:	2201      	movne	r2, #1
200056e8:	468a      	mov	sl, r1
200056ea:	f04f 0b00 	mov.w	fp, #0
200056ee:	e4af      	b.n	20005050 <_vfprintf_r+0x324>
200056f0:	980a      	ldr	r0, [sp, #40]	; 0x28
200056f2:	9216      	str	r2, [sp, #88]	; 0x58
200056f4:	f64a 12c4 	movw	r2, #43460	; 0xa9c4
200056f8:	f010 0f20 	tst.w	r0, #32
200056fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005700:	9219      	str	r2, [sp, #100]	; 0x64
20005702:	f47f ac92 	bne.w	2000502a <_vfprintf_r+0x2fe>
20005706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005708:	f013 0f10 	tst.w	r3, #16
2000570c:	f040 831a 	bne.w	20005d44 <_vfprintf_r+0x1018>
20005710:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005712:	f012 0f40 	tst.w	r2, #64	; 0x40
20005716:	f000 8315 	beq.w	20005d44 <_vfprintf_r+0x1018>
2000571a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000571c:	f103 0c04 	add.w	ip, r3, #4
20005720:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005724:	f8b3 a000 	ldrh.w	sl, [r3]
20005728:	46d2      	mov	sl, sl
2000572a:	f04f 0b00 	mov.w	fp, #0
2000572e:	e485      	b.n	2000503c <_vfprintf_r+0x310>
20005730:	9216      	str	r2, [sp, #88]	; 0x58
20005732:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20005736:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005738:	f04f 0c01 	mov.w	ip, #1
2000573c:	f04f 0000 	mov.w	r0, #0
20005740:	3104      	adds	r1, #4
20005742:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005746:	6813      	ldr	r3, [r2, #0]
20005748:	3204      	adds	r2, #4
2000574a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000574e:	920b      	str	r2, [sp, #44]	; 0x2c
20005750:	9113      	str	r1, [sp, #76]	; 0x4c
20005752:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005756:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000575a:	e62f      	b.n	200053bc <_vfprintf_r+0x690>
2000575c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005760:	9216      	str	r2, [sp, #88]	; 0x58
20005762:	f01c 0f20 	tst.w	ip, #32
20005766:	f47f aea3 	bne.w	200054b0 <_vfprintf_r+0x784>
2000576a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000576c:	f012 0f10 	tst.w	r2, #16
20005770:	f040 82f1 	bne.w	20005d56 <_vfprintf_r+0x102a>
20005774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005776:	f012 0f40 	tst.w	r2, #64	; 0x40
2000577a:	f000 82ec 	beq.w	20005d56 <_vfprintf_r+0x102a>
2000577e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005780:	f103 0c04 	add.w	ip, r3, #4
20005784:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005788:	f9b3 a000 	ldrsh.w	sl, [r3]
2000578c:	46d2      	mov	sl, sl
2000578e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005792:	e696      	b.n	200054c2 <_vfprintf_r+0x796>
20005794:	990a      	ldr	r1, [sp, #40]	; 0x28
20005796:	9216      	str	r2, [sp, #88]	; 0x58
20005798:	f041 0110 	orr.w	r1, r1, #16
2000579c:	910a      	str	r1, [sp, #40]	; 0x28
2000579e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057a0:	f012 0320 	ands.w	r3, r2, #32
200057a4:	f47f af11 	bne.w	200055ca <_vfprintf_r+0x89e>
200057a8:	990a      	ldr	r1, [sp, #40]	; 0x28
200057aa:	f011 0210 	ands.w	r2, r1, #16
200057ae:	f000 8354 	beq.w	20005e5a <_vfprintf_r+0x112e>
200057b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200057b4:	f102 0c04 	add.w	ip, r2, #4
200057b8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200057bc:	6811      	ldr	r1, [r2, #0]
200057be:	1e0a      	subs	r2, r1, #0
200057c0:	bf18      	it	ne
200057c2:	2201      	movne	r2, #1
200057c4:	468a      	mov	sl, r1
200057c6:	f04f 0b00 	mov.w	fp, #0
200057ca:	e441      	b.n	20005050 <_vfprintf_r+0x324>
200057cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200057ce:	2a65      	cmp	r2, #101	; 0x65
200057d0:	f340 8128 	ble.w	20005a24 <_vfprintf_r+0xcf8>
200057d4:	9812      	ldr	r0, [sp, #72]	; 0x48
200057d6:	2200      	movs	r2, #0
200057d8:	2300      	movs	r3, #0
200057da:	991b      	ldr	r1, [sp, #108]	; 0x6c
200057dc:	f004 fbf4 	bl	20009fc8 <__aeabi_dcmpeq>
200057e0:	2800      	cmp	r0, #0
200057e2:	f000 81be 	beq.w	20005b62 <_vfprintf_r+0xe36>
200057e6:	2301      	movs	r3, #1
200057e8:	6063      	str	r3, [r4, #4]
200057ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057ee:	f64a 2304 	movw	r3, #43524	; 0xaa04
200057f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057f6:	6023      	str	r3, [r4, #0]
200057f8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200057fc:	3201      	adds	r2, #1
200057fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005802:	3301      	adds	r3, #1
20005804:	2a07      	cmp	r2, #7
20005806:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000580a:	bfd8      	it	le
2000580c:	f104 0308 	addle.w	r3, r4, #8
20005810:	f300 839b 	bgt.w	20005f4a <_vfprintf_r+0x121e>
20005814:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005818:	981a      	ldr	r0, [sp, #104]	; 0x68
2000581a:	4282      	cmp	r2, r0
2000581c:	db04      	blt.n	20005828 <_vfprintf_r+0xafc>
2000581e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005820:	f011 0f01 	tst.w	r1, #1
20005824:	f43f ad49 	beq.w	200052ba <_vfprintf_r+0x58e>
20005828:	2201      	movs	r2, #1
2000582a:	605a      	str	r2, [r3, #4]
2000582c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005830:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005834:	3201      	adds	r2, #1
20005836:	981d      	ldr	r0, [sp, #116]	; 0x74
20005838:	3101      	adds	r1, #1
2000583a:	2a07      	cmp	r2, #7
2000583c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005840:	6018      	str	r0, [r3, #0]
20005842:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005846:	f300 855f 	bgt.w	20006308 <_vfprintf_r+0x15dc>
2000584a:	3308      	adds	r3, #8
2000584c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000584e:	1e4f      	subs	r7, r1, #1
20005850:	2f00      	cmp	r7, #0
20005852:	f77f ad32 	ble.w	200052ba <_vfprintf_r+0x58e>
20005856:	2f10      	cmp	r7, #16
20005858:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005d90 <_vfprintf_r+0x1064>
2000585c:	f340 82ea 	ble.w	20005e34 <_vfprintf_r+0x1108>
20005860:	4642      	mov	r2, r8
20005862:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005866:	46a8      	mov	r8, r5
20005868:	2410      	movs	r4, #16
2000586a:	f10a 0a0c 	add.w	sl, sl, #12
2000586e:	4615      	mov	r5, r2
20005870:	e003      	b.n	2000587a <_vfprintf_r+0xb4e>
20005872:	3f10      	subs	r7, #16
20005874:	2f10      	cmp	r7, #16
20005876:	f340 82da 	ble.w	20005e2e <_vfprintf_r+0x1102>
2000587a:	605c      	str	r4, [r3, #4]
2000587c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005880:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005884:	3201      	adds	r2, #1
20005886:	601d      	str	r5, [r3, #0]
20005888:	3110      	adds	r1, #16
2000588a:	2a07      	cmp	r2, #7
2000588c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005890:	f103 0308 	add.w	r3, r3, #8
20005894:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005898:	ddeb      	ble.n	20005872 <_vfprintf_r+0xb46>
2000589a:	4648      	mov	r0, r9
2000589c:	4631      	mov	r1, r6
2000589e:	4652      	mov	r2, sl
200058a0:	f7ff fa36 	bl	20004d10 <__sprint_r>
200058a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200058a8:	3304      	adds	r3, #4
200058aa:	2800      	cmp	r0, #0
200058ac:	d0e1      	beq.n	20005872 <_vfprintf_r+0xb46>
200058ae:	f7ff bb5d 	b.w	20004f6c <_vfprintf_r+0x240>
200058b2:	b97b      	cbnz	r3, 200058d4 <_vfprintf_r+0xba8>
200058b4:	990a      	ldr	r1, [sp, #40]	; 0x28
200058b6:	f011 0f01 	tst.w	r1, #1
200058ba:	d00b      	beq.n	200058d4 <_vfprintf_r+0xba8>
200058bc:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200058c0:	2330      	movs	r3, #48	; 0x30
200058c2:	3204      	adds	r2, #4
200058c4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200058c8:	3227      	adds	r2, #39	; 0x27
200058ca:	2301      	movs	r3, #1
200058cc:	9213      	str	r2, [sp, #76]	; 0x4c
200058ce:	9310      	str	r3, [sp, #64]	; 0x40
200058d0:	f7ff bbf3 	b.w	200050ba <_vfprintf_r+0x38e>
200058d4:	9818      	ldr	r0, [sp, #96]	; 0x60
200058d6:	2100      	movs	r1, #0
200058d8:	9110      	str	r1, [sp, #64]	; 0x40
200058da:	9013      	str	r0, [sp, #76]	; 0x4c
200058dc:	f7ff bbed 	b.w	200050ba <_vfprintf_r+0x38e>
200058e0:	980f      	ldr	r0, [sp, #60]	; 0x3c
200058e2:	990c      	ldr	r1, [sp, #48]	; 0x30
200058e4:	1a47      	subs	r7, r0, r1
200058e6:	2f00      	cmp	r7, #0
200058e8:	f77f ac84 	ble.w	200051f4 <_vfprintf_r+0x4c8>
200058ec:	2f10      	cmp	r7, #16
200058ee:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005d90 <_vfprintf_r+0x1064>
200058f2:	dd2e      	ble.n	20005952 <_vfprintf_r+0xc26>
200058f4:	4643      	mov	r3, r8
200058f6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200058fa:	46a8      	mov	r8, r5
200058fc:	f04f 0a10 	mov.w	sl, #16
20005900:	f10b 0b0c 	add.w	fp, fp, #12
20005904:	461d      	mov	r5, r3
20005906:	e002      	b.n	2000590e <_vfprintf_r+0xbe2>
20005908:	3f10      	subs	r7, #16
2000590a:	2f10      	cmp	r7, #16
2000590c:	dd1e      	ble.n	2000594c <_vfprintf_r+0xc20>
2000590e:	f8c4 a004 	str.w	sl, [r4, #4]
20005912:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005916:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000591a:	3301      	adds	r3, #1
2000591c:	6025      	str	r5, [r4, #0]
2000591e:	3210      	adds	r2, #16
20005920:	2b07      	cmp	r3, #7
20005922:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005926:	f104 0408 	add.w	r4, r4, #8
2000592a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000592e:	ddeb      	ble.n	20005908 <_vfprintf_r+0xbdc>
20005930:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005934:	4648      	mov	r0, r9
20005936:	4631      	mov	r1, r6
20005938:	465a      	mov	r2, fp
2000593a:	3404      	adds	r4, #4
2000593c:	f7ff f9e8 	bl	20004d10 <__sprint_r>
20005940:	2800      	cmp	r0, #0
20005942:	f47f ab13 	bne.w	20004f6c <_vfprintf_r+0x240>
20005946:	3f10      	subs	r7, #16
20005948:	2f10      	cmp	r7, #16
2000594a:	dce0      	bgt.n	2000590e <_vfprintf_r+0xbe2>
2000594c:	462b      	mov	r3, r5
2000594e:	4645      	mov	r5, r8
20005950:	4698      	mov	r8, r3
20005952:	6067      	str	r7, [r4, #4]
20005954:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005958:	f8c4 8000 	str.w	r8, [r4]
2000595c:	1c5a      	adds	r2, r3, #1
2000595e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005962:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005966:	19db      	adds	r3, r3, r7
20005968:	2a07      	cmp	r2, #7
2000596a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000596e:	f300 823a 	bgt.w	20005de6 <_vfprintf_r+0x10ba>
20005972:	3408      	adds	r4, #8
20005974:	e43e      	b.n	200051f4 <_vfprintf_r+0x4c8>
20005976:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005978:	6063      	str	r3, [r4, #4]
2000597a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000597e:	6021      	str	r1, [r4, #0]
20005980:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005984:	3201      	adds	r2, #1
20005986:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000598a:	18cb      	adds	r3, r1, r3
2000598c:	2a07      	cmp	r2, #7
2000598e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005992:	f300 8549 	bgt.w	20006428 <_vfprintf_r+0x16fc>
20005996:	3408      	adds	r4, #8
20005998:	9a1d      	ldr	r2, [sp, #116]	; 0x74
2000599a:	2301      	movs	r3, #1
2000599c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200059a0:	6063      	str	r3, [r4, #4]
200059a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059a6:	6022      	str	r2, [r4, #0]
200059a8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200059ac:	3301      	adds	r3, #1
200059ae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200059b2:	3201      	adds	r2, #1
200059b4:	2b07      	cmp	r3, #7
200059b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059ba:	bfd8      	it	le
200059bc:	f104 0308 	addle.w	r3, r4, #8
200059c0:	f300 8523 	bgt.w	2000640a <_vfprintf_r+0x16de>
200059c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200059c6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200059ca:	19c7      	adds	r7, r0, r7
200059cc:	981a      	ldr	r0, [sp, #104]	; 0x68
200059ce:	601f      	str	r7, [r3, #0]
200059d0:	1a81      	subs	r1, r0, r2
200059d2:	6059      	str	r1, [r3, #4]
200059d4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059d8:	1a8a      	subs	r2, r1, r2
200059da:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200059de:	1812      	adds	r2, r2, r0
200059e0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059e4:	3101      	adds	r1, #1
200059e6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200059ea:	2907      	cmp	r1, #7
200059ec:	f340 8232 	ble.w	20005e54 <_vfprintf_r+0x1128>
200059f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200059f4:	4648      	mov	r0, r9
200059f6:	4631      	mov	r1, r6
200059f8:	320c      	adds	r2, #12
200059fa:	f7ff f989 	bl	20004d10 <__sprint_r>
200059fe:	2800      	cmp	r0, #0
20005a00:	f47f aab4 	bne.w	20004f6c <_vfprintf_r+0x240>
20005a04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005a08:	3304      	adds	r3, #4
20005a0a:	e456      	b.n	200052ba <_vfprintf_r+0x58e>
20005a0c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a10:	4648      	mov	r0, r9
20005a12:	4631      	mov	r1, r6
20005a14:	320c      	adds	r2, #12
20005a16:	f7ff f97b 	bl	20004d10 <__sprint_r>
20005a1a:	2800      	cmp	r0, #0
20005a1c:	f43f acb4 	beq.w	20005388 <_vfprintf_r+0x65c>
20005a20:	f7ff baa4 	b.w	20004f6c <_vfprintf_r+0x240>
20005a24:	991a      	ldr	r1, [sp, #104]	; 0x68
20005a26:	2901      	cmp	r1, #1
20005a28:	dd4c      	ble.n	20005ac4 <_vfprintf_r+0xd98>
20005a2a:	2301      	movs	r3, #1
20005a2c:	6063      	str	r3, [r4, #4]
20005a2e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a32:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a36:	3301      	adds	r3, #1
20005a38:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005a3a:	3201      	adds	r2, #1
20005a3c:	2b07      	cmp	r3, #7
20005a3e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a42:	6020      	str	r0, [r4, #0]
20005a44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a48:	f300 81b2 	bgt.w	20005db0 <_vfprintf_r+0x1084>
20005a4c:	3408      	adds	r4, #8
20005a4e:	2301      	movs	r3, #1
20005a50:	6063      	str	r3, [r4, #4]
20005a52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a56:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a5a:	3301      	adds	r3, #1
20005a5c:	991d      	ldr	r1, [sp, #116]	; 0x74
20005a5e:	3201      	adds	r2, #1
20005a60:	2b07      	cmp	r3, #7
20005a62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a66:	6021      	str	r1, [r4, #0]
20005a68:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a6c:	f300 8192 	bgt.w	20005d94 <_vfprintf_r+0x1068>
20005a70:	3408      	adds	r4, #8
20005a72:	9812      	ldr	r0, [sp, #72]	; 0x48
20005a74:	2200      	movs	r2, #0
20005a76:	2300      	movs	r3, #0
20005a78:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005a7a:	f004 faa5 	bl	20009fc8 <__aeabi_dcmpeq>
20005a7e:	2800      	cmp	r0, #0
20005a80:	f040 811d 	bne.w	20005cbe <_vfprintf_r+0xf92>
20005a84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005a86:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005a88:	1e5a      	subs	r2, r3, #1
20005a8a:	6062      	str	r2, [r4, #4]
20005a8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a90:	1c41      	adds	r1, r0, #1
20005a92:	6021      	str	r1, [r4, #0]
20005a94:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005a98:	3301      	adds	r3, #1
20005a9a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a9e:	188a      	adds	r2, r1, r2
20005aa0:	2b07      	cmp	r3, #7
20005aa2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005aa6:	dc21      	bgt.n	20005aec <_vfprintf_r+0xdc0>
20005aa8:	3408      	adds	r4, #8
20005aaa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005aac:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005ab0:	981c      	ldr	r0, [sp, #112]	; 0x70
20005ab2:	6022      	str	r2, [r4, #0]
20005ab4:	6063      	str	r3, [r4, #4]
20005ab6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005aba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005abe:	3301      	adds	r3, #1
20005ac0:	f7ff bbf0 	b.w	200052a4 <_vfprintf_r+0x578>
20005ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ac6:	f012 0f01 	tst.w	r2, #1
20005aca:	d1ae      	bne.n	20005a2a <_vfprintf_r+0xcfe>
20005acc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005ace:	2301      	movs	r3, #1
20005ad0:	6063      	str	r3, [r4, #4]
20005ad2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005ad6:	6022      	str	r2, [r4, #0]
20005ad8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005adc:	3301      	adds	r3, #1
20005ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005ae2:	3201      	adds	r2, #1
20005ae4:	2b07      	cmp	r3, #7
20005ae6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005aea:	dddd      	ble.n	20005aa8 <_vfprintf_r+0xd7c>
20005aec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005af0:	4648      	mov	r0, r9
20005af2:	4631      	mov	r1, r6
20005af4:	320c      	adds	r2, #12
20005af6:	f7ff f90b 	bl	20004d10 <__sprint_r>
20005afa:	2800      	cmp	r0, #0
20005afc:	f47f aa36 	bne.w	20004f6c <_vfprintf_r+0x240>
20005b00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b04:	3404      	adds	r4, #4
20005b06:	e7d0      	b.n	20005aaa <_vfprintf_r+0xd7e>
20005b08:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b0c:	4648      	mov	r0, r9
20005b0e:	4631      	mov	r1, r6
20005b10:	320c      	adds	r2, #12
20005b12:	f7ff f8fd 	bl	20004d10 <__sprint_r>
20005b16:	2800      	cmp	r0, #0
20005b18:	f47f aa28 	bne.w	20004f6c <_vfprintf_r+0x240>
20005b1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b20:	3404      	adds	r4, #4
20005b22:	f7ff bbb0 	b.w	20005286 <_vfprintf_r+0x55a>
20005b26:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b2a:	4648      	mov	r0, r9
20005b2c:	4631      	mov	r1, r6
20005b2e:	320c      	adds	r2, #12
20005b30:	f7ff f8ee 	bl	20004d10 <__sprint_r>
20005b34:	2800      	cmp	r0, #0
20005b36:	f47f aa19 	bne.w	20004f6c <_vfprintf_r+0x240>
20005b3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b3e:	3404      	adds	r4, #4
20005b40:	f7ff bb3c 	b.w	200051bc <_vfprintf_r+0x490>
20005b44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b48:	4648      	mov	r0, r9
20005b4a:	4631      	mov	r1, r6
20005b4c:	320c      	adds	r2, #12
20005b4e:	f7ff f8df 	bl	20004d10 <__sprint_r>
20005b52:	2800      	cmp	r0, #0
20005b54:	f47f aa0a 	bne.w	20004f6c <_vfprintf_r+0x240>
20005b58:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b5c:	3404      	adds	r4, #4
20005b5e:	f7ff bb43 	b.w	200051e8 <_vfprintf_r+0x4bc>
20005b62:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005b66:	2b00      	cmp	r3, #0
20005b68:	f340 81fd 	ble.w	20005f66 <_vfprintf_r+0x123a>
20005b6c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005b6e:	428b      	cmp	r3, r1
20005b70:	f6ff af01 	blt.w	20005976 <_vfprintf_r+0xc4a>
20005b74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005b76:	6061      	str	r1, [r4, #4]
20005b78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005b7c:	6022      	str	r2, [r4, #0]
20005b7e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005b82:	3301      	adds	r3, #1
20005b84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005b88:	1852      	adds	r2, r2, r1
20005b8a:	2b07      	cmp	r3, #7
20005b8c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005b90:	bfd8      	it	le
20005b92:	f104 0308 	addle.w	r3, r4, #8
20005b96:	f300 8429 	bgt.w	200063ec <_vfprintf_r+0x16c0>
20005b9a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005b9e:	981a      	ldr	r0, [sp, #104]	; 0x68
20005ba0:	1a24      	subs	r4, r4, r0
20005ba2:	2c00      	cmp	r4, #0
20005ba4:	f340 81b3 	ble.w	20005f0e <_vfprintf_r+0x11e2>
20005ba8:	2c10      	cmp	r4, #16
20005baa:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005d90 <_vfprintf_r+0x1064>
20005bae:	f340 819d 	ble.w	20005eec <_vfprintf_r+0x11c0>
20005bb2:	4642      	mov	r2, r8
20005bb4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005bb8:	46a8      	mov	r8, r5
20005bba:	2710      	movs	r7, #16
20005bbc:	f10a 0a0c 	add.w	sl, sl, #12
20005bc0:	4615      	mov	r5, r2
20005bc2:	e003      	b.n	20005bcc <_vfprintf_r+0xea0>
20005bc4:	3c10      	subs	r4, #16
20005bc6:	2c10      	cmp	r4, #16
20005bc8:	f340 818d 	ble.w	20005ee6 <_vfprintf_r+0x11ba>
20005bcc:	605f      	str	r7, [r3, #4]
20005bce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005bd2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005bd6:	3201      	adds	r2, #1
20005bd8:	601d      	str	r5, [r3, #0]
20005bda:	3110      	adds	r1, #16
20005bdc:	2a07      	cmp	r2, #7
20005bde:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005be2:	f103 0308 	add.w	r3, r3, #8
20005be6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005bea:	ddeb      	ble.n	20005bc4 <_vfprintf_r+0xe98>
20005bec:	4648      	mov	r0, r9
20005bee:	4631      	mov	r1, r6
20005bf0:	4652      	mov	r2, sl
20005bf2:	f7ff f88d 	bl	20004d10 <__sprint_r>
20005bf6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005bfa:	3304      	adds	r3, #4
20005bfc:	2800      	cmp	r0, #0
20005bfe:	d0e1      	beq.n	20005bc4 <_vfprintf_r+0xe98>
20005c00:	f7ff b9b4 	b.w	20004f6c <_vfprintf_r+0x240>
20005c04:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005c06:	9819      	ldr	r0, [sp, #100]	; 0x64
20005c08:	4613      	mov	r3, r2
20005c0a:	9213      	str	r2, [sp, #76]	; 0x4c
20005c0c:	f00a 020f 	and.w	r2, sl, #15
20005c10:	ea4f 111a 	mov.w	r1, sl, lsr #4
20005c14:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005c18:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005c1c:	5c82      	ldrb	r2, [r0, r2]
20005c1e:	468a      	mov	sl, r1
20005c20:	46e3      	mov	fp, ip
20005c22:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005c26:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005c2a:	d1ef      	bne.n	20005c0c <_vfprintf_r+0xee0>
20005c2c:	9818      	ldr	r0, [sp, #96]	; 0x60
20005c2e:	9313      	str	r3, [sp, #76]	; 0x4c
20005c30:	1ac0      	subs	r0, r0, r3
20005c32:	9010      	str	r0, [sp, #64]	; 0x40
20005c34:	f7ff ba41 	b.w	200050ba <_vfprintf_r+0x38e>
20005c38:	2209      	movs	r2, #9
20005c3a:	2300      	movs	r3, #0
20005c3c:	4552      	cmp	r2, sl
20005c3e:	eb73 000b 	sbcs.w	r0, r3, fp
20005c42:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20005c46:	d21f      	bcs.n	20005c88 <_vfprintf_r+0xf5c>
20005c48:	4623      	mov	r3, r4
20005c4a:	4644      	mov	r4, r8
20005c4c:	46b8      	mov	r8, r7
20005c4e:	461f      	mov	r7, r3
20005c50:	4650      	mov	r0, sl
20005c52:	4659      	mov	r1, fp
20005c54:	220a      	movs	r2, #10
20005c56:	2300      	movs	r3, #0
20005c58:	f004 f9e8 	bl	2000a02c <__aeabi_uldivmod>
20005c5c:	2300      	movs	r3, #0
20005c5e:	4650      	mov	r0, sl
20005c60:	4659      	mov	r1, fp
20005c62:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005c66:	220a      	movs	r2, #10
20005c68:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005c6c:	f004 f9de 	bl	2000a02c <__aeabi_uldivmod>
20005c70:	2209      	movs	r2, #9
20005c72:	2300      	movs	r3, #0
20005c74:	4682      	mov	sl, r0
20005c76:	468b      	mov	fp, r1
20005c78:	4552      	cmp	r2, sl
20005c7a:	eb73 030b 	sbcs.w	r3, r3, fp
20005c7e:	d3e7      	bcc.n	20005c50 <_vfprintf_r+0xf24>
20005c80:	463b      	mov	r3, r7
20005c82:	4647      	mov	r7, r8
20005c84:	46a0      	mov	r8, r4
20005c86:	461c      	mov	r4, r3
20005c88:	f108 30ff 	add.w	r0, r8, #4294967295
20005c8c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005c90:	9013      	str	r0, [sp, #76]	; 0x4c
20005c92:	f808 ac01 	strb.w	sl, [r8, #-1]
20005c96:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c98:	1a09      	subs	r1, r1, r0
20005c9a:	9110      	str	r1, [sp, #64]	; 0x40
20005c9c:	f7ff ba0d 	b.w	200050ba <_vfprintf_r+0x38e>
20005ca0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ca4:	4648      	mov	r0, r9
20005ca6:	4631      	mov	r1, r6
20005ca8:	320c      	adds	r2, #12
20005caa:	f7ff f831 	bl	20004d10 <__sprint_r>
20005cae:	2800      	cmp	r0, #0
20005cb0:	f47f a95c 	bne.w	20004f6c <_vfprintf_r+0x240>
20005cb4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005cb8:	3404      	adds	r4, #4
20005cba:	f7ff ba68 	b.w	2000518e <_vfprintf_r+0x462>
20005cbe:	991a      	ldr	r1, [sp, #104]	; 0x68
20005cc0:	1e4f      	subs	r7, r1, #1
20005cc2:	2f00      	cmp	r7, #0
20005cc4:	f77f aef1 	ble.w	20005aaa <_vfprintf_r+0xd7e>
20005cc8:	2f10      	cmp	r7, #16
20005cca:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005d90 <_vfprintf_r+0x1064>
20005cce:	dd4e      	ble.n	20005d6e <_vfprintf_r+0x1042>
20005cd0:	4643      	mov	r3, r8
20005cd2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005cd6:	46a8      	mov	r8, r5
20005cd8:	f04f 0a10 	mov.w	sl, #16
20005cdc:	f10b 0b0c 	add.w	fp, fp, #12
20005ce0:	461d      	mov	r5, r3
20005ce2:	e002      	b.n	20005cea <_vfprintf_r+0xfbe>
20005ce4:	3f10      	subs	r7, #16
20005ce6:	2f10      	cmp	r7, #16
20005ce8:	dd3e      	ble.n	20005d68 <_vfprintf_r+0x103c>
20005cea:	f8c4 a004 	str.w	sl, [r4, #4]
20005cee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005cf2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005cf6:	3301      	adds	r3, #1
20005cf8:	6025      	str	r5, [r4, #0]
20005cfa:	3210      	adds	r2, #16
20005cfc:	2b07      	cmp	r3, #7
20005cfe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005d02:	f104 0408 	add.w	r4, r4, #8
20005d06:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005d0a:	ddeb      	ble.n	20005ce4 <_vfprintf_r+0xfb8>
20005d0c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d10:	4648      	mov	r0, r9
20005d12:	4631      	mov	r1, r6
20005d14:	465a      	mov	r2, fp
20005d16:	3404      	adds	r4, #4
20005d18:	f7fe fffa 	bl	20004d10 <__sprint_r>
20005d1c:	2800      	cmp	r0, #0
20005d1e:	d0e1      	beq.n	20005ce4 <_vfprintf_r+0xfb8>
20005d20:	f7ff b924 	b.w	20004f6c <_vfprintf_r+0x240>
20005d24:	9816      	ldr	r0, [sp, #88]	; 0x58
20005d26:	2130      	movs	r1, #48	; 0x30
20005d28:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005d2c:	2201      	movs	r2, #1
20005d2e:	2302      	movs	r3, #2
20005d30:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005d34:	f04c 0c02 	orr.w	ip, ip, #2
20005d38:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005d3c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005d40:	f7ff b986 	b.w	20005050 <_vfprintf_r+0x324>
20005d44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d46:	1d01      	adds	r1, r0, #4
20005d48:	6803      	ldr	r3, [r0, #0]
20005d4a:	910b      	str	r1, [sp, #44]	; 0x2c
20005d4c:	469a      	mov	sl, r3
20005d4e:	f04f 0b00 	mov.w	fp, #0
20005d52:	f7ff b973 	b.w	2000503c <_vfprintf_r+0x310>
20005d56:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005d58:	1d01      	adds	r1, r0, #4
20005d5a:	6803      	ldr	r3, [r0, #0]
20005d5c:	910b      	str	r1, [sp, #44]	; 0x2c
20005d5e:	469a      	mov	sl, r3
20005d60:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005d64:	f7ff bbad 	b.w	200054c2 <_vfprintf_r+0x796>
20005d68:	462b      	mov	r3, r5
20005d6a:	4645      	mov	r5, r8
20005d6c:	4698      	mov	r8, r3
20005d6e:	6067      	str	r7, [r4, #4]
20005d70:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005d74:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005d78:	3301      	adds	r3, #1
20005d7a:	f8c4 8000 	str.w	r8, [r4]
20005d7e:	19d2      	adds	r2, r2, r7
20005d80:	2b07      	cmp	r3, #7
20005d82:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005d86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005d8a:	f77f ae8d 	ble.w	20005aa8 <_vfprintf_r+0xd7c>
20005d8e:	e6ad      	b.n	20005aec <_vfprintf_r+0xdc0>
20005d90:	2000a9b4 	.word	0x2000a9b4
20005d94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d98:	4648      	mov	r0, r9
20005d9a:	4631      	mov	r1, r6
20005d9c:	320c      	adds	r2, #12
20005d9e:	f7fe ffb7 	bl	20004d10 <__sprint_r>
20005da2:	2800      	cmp	r0, #0
20005da4:	f47f a8e2 	bne.w	20004f6c <_vfprintf_r+0x240>
20005da8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005dac:	3404      	adds	r4, #4
20005dae:	e660      	b.n	20005a72 <_vfprintf_r+0xd46>
20005db0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005db4:	4648      	mov	r0, r9
20005db6:	4631      	mov	r1, r6
20005db8:	320c      	adds	r2, #12
20005dba:	f7fe ffa9 	bl	20004d10 <__sprint_r>
20005dbe:	2800      	cmp	r0, #0
20005dc0:	f47f a8d4 	bne.w	20004f6c <_vfprintf_r+0x240>
20005dc4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005dc8:	3404      	adds	r4, #4
20005dca:	e640      	b.n	20005a4e <_vfprintf_r+0xd22>
20005dcc:	2830      	cmp	r0, #48	; 0x30
20005dce:	f000 82ec 	beq.w	200063aa <_vfprintf_r+0x167e>
20005dd2:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005dd4:	2330      	movs	r3, #48	; 0x30
20005dd6:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005dda:	9918      	ldr	r1, [sp, #96]	; 0x60
20005ddc:	9013      	str	r0, [sp, #76]	; 0x4c
20005dde:	1a09      	subs	r1, r1, r0
20005de0:	9110      	str	r1, [sp, #64]	; 0x40
20005de2:	f7ff b96a 	b.w	200050ba <_vfprintf_r+0x38e>
20005de6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005dea:	4648      	mov	r0, r9
20005dec:	4631      	mov	r1, r6
20005dee:	320c      	adds	r2, #12
20005df0:	f7fe ff8e 	bl	20004d10 <__sprint_r>
20005df4:	2800      	cmp	r0, #0
20005df6:	f47f a8b9 	bne.w	20004f6c <_vfprintf_r+0x240>
20005dfa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005dfe:	3404      	adds	r4, #4
20005e00:	f7ff b9f8 	b.w	200051f4 <_vfprintf_r+0x4c8>
20005e04:	f1da 0a00 	rsbs	sl, sl, #0
20005e08:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005e0c:	232d      	movs	r3, #45	; 0x2d
20005e0e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005e12:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005e16:	bf0c      	ite	eq
20005e18:	2200      	moveq	r2, #0
20005e1a:	2201      	movne	r2, #1
20005e1c:	2301      	movs	r3, #1
20005e1e:	f7ff b91b 	b.w	20005058 <_vfprintf_r+0x32c>
20005e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005e24:	462b      	mov	r3, r5
20005e26:	782a      	ldrb	r2, [r5, #0]
20005e28:	910b      	str	r1, [sp, #44]	; 0x2c
20005e2a:	f7ff b82a 	b.w	20004e82 <_vfprintf_r+0x156>
20005e2e:	462a      	mov	r2, r5
20005e30:	4645      	mov	r5, r8
20005e32:	4690      	mov	r8, r2
20005e34:	605f      	str	r7, [r3, #4]
20005e36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e3a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e3e:	3201      	adds	r2, #1
20005e40:	f8c3 8000 	str.w	r8, [r3]
20005e44:	19c9      	adds	r1, r1, r7
20005e46:	2a07      	cmp	r2, #7
20005e48:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e4c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e50:	f73f adce 	bgt.w	200059f0 <_vfprintf_r+0xcc4>
20005e54:	3308      	adds	r3, #8
20005e56:	f7ff ba30 	b.w	200052ba <_vfprintf_r+0x58e>
20005e5a:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e5c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005e60:	f000 81ed 	beq.w	2000623e <_vfprintf_r+0x1512>
20005e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005e66:	4613      	mov	r3, r2
20005e68:	1d0a      	adds	r2, r1, #4
20005e6a:	920b      	str	r2, [sp, #44]	; 0x2c
20005e6c:	f8b1 a000 	ldrh.w	sl, [r1]
20005e70:	f1ba 0200 	subs.w	r2, sl, #0
20005e74:	bf18      	it	ne
20005e76:	2201      	movne	r2, #1
20005e78:	46d2      	mov	sl, sl
20005e7a:	f04f 0b00 	mov.w	fp, #0
20005e7e:	f7ff b8e7 	b.w	20005050 <_vfprintf_r+0x324>
20005e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e84:	f013 0f40 	tst.w	r3, #64	; 0x40
20005e88:	f000 81cc 	beq.w	20006224 <_vfprintf_r+0x14f8>
20005e8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005e8e:	2301      	movs	r3, #1
20005e90:	1d01      	adds	r1, r0, #4
20005e92:	910b      	str	r1, [sp, #44]	; 0x2c
20005e94:	f8b0 a000 	ldrh.w	sl, [r0]
20005e98:	f1ba 0200 	subs.w	r2, sl, #0
20005e9c:	bf18      	it	ne
20005e9e:	2201      	movne	r2, #1
20005ea0:	46d2      	mov	sl, sl
20005ea2:	f04f 0b00 	mov.w	fp, #0
20005ea6:	f7ff b8d3 	b.w	20005050 <_vfprintf_r+0x324>
20005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005eac:	f013 0f10 	tst.w	r3, #16
20005eb0:	f000 81a4 	beq.w	200061fc <_vfprintf_r+0x14d0>
20005eb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005eb6:	9911      	ldr	r1, [sp, #68]	; 0x44
20005eb8:	f100 0a04 	add.w	sl, r0, #4
20005ebc:	6803      	ldr	r3, [r0, #0]
20005ebe:	6019      	str	r1, [r3, #0]
20005ec0:	f7fe bf9c 	b.w	20004dfc <_vfprintf_r+0xd0>
20005ec4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005ec6:	1dc3      	adds	r3, r0, #7
20005ec8:	f023 0307 	bic.w	r3, r3, #7
20005ecc:	f103 0108 	add.w	r1, r3, #8
20005ed0:	910b      	str	r1, [sp, #44]	; 0x2c
20005ed2:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005ed6:	f8d3 a000 	ldr.w	sl, [r3]
20005eda:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005ede:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005ee2:	f7ff bb11 	b.w	20005508 <_vfprintf_r+0x7dc>
20005ee6:	462a      	mov	r2, r5
20005ee8:	4645      	mov	r5, r8
20005eea:	4690      	mov	r8, r2
20005eec:	605c      	str	r4, [r3, #4]
20005eee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ef2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005ef6:	3201      	adds	r2, #1
20005ef8:	f8c3 8000 	str.w	r8, [r3]
20005efc:	1909      	adds	r1, r1, r4
20005efe:	2a07      	cmp	r2, #7
20005f00:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f08:	f300 82ea 	bgt.w	200064e0 <_vfprintf_r+0x17b4>
20005f0c:	3308      	adds	r3, #8
20005f0e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f10:	f011 0f01 	tst.w	r1, #1
20005f14:	f43f a9d1 	beq.w	200052ba <_vfprintf_r+0x58e>
20005f18:	2201      	movs	r2, #1
20005f1a:	605a      	str	r2, [r3, #4]
20005f1c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f20:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f24:	3201      	adds	r2, #1
20005f26:	981d      	ldr	r0, [sp, #116]	; 0x74
20005f28:	3101      	adds	r1, #1
20005f2a:	2a07      	cmp	r2, #7
20005f2c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f30:	6018      	str	r0, [r3, #0]
20005f32:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f36:	f73f ad5b 	bgt.w	200059f0 <_vfprintf_r+0xcc4>
20005f3a:	3308      	adds	r3, #8
20005f3c:	f7ff b9bd 	b.w	200052ba <_vfprintf_r+0x58e>
20005f40:	232d      	movs	r3, #45	; 0x2d
20005f42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005f46:	f7ff baf2 	b.w	2000552e <_vfprintf_r+0x802>
20005f4a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005f4e:	4648      	mov	r0, r9
20005f50:	4631      	mov	r1, r6
20005f52:	320c      	adds	r2, #12
20005f54:	f7fe fedc 	bl	20004d10 <__sprint_r>
20005f58:	2800      	cmp	r0, #0
20005f5a:	f47f a807 	bne.w	20004f6c <_vfprintf_r+0x240>
20005f5e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005f62:	3304      	adds	r3, #4
20005f64:	e456      	b.n	20005814 <_vfprintf_r+0xae8>
20005f66:	2301      	movs	r3, #1
20005f68:	6063      	str	r3, [r4, #4]
20005f6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f6e:	f64a 2304 	movw	r3, #43524	; 0xaa04
20005f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f76:	6023      	str	r3, [r4, #0]
20005f78:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005f7c:	3201      	adds	r2, #1
20005f7e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f82:	3301      	adds	r3, #1
20005f84:	2a07      	cmp	r2, #7
20005f86:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005f8a:	bfd8      	it	le
20005f8c:	f104 0308 	addle.w	r3, r4, #8
20005f90:	f300 8187 	bgt.w	200062a2 <_vfprintf_r+0x1576>
20005f94:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005f98:	b93a      	cbnz	r2, 20005faa <_vfprintf_r+0x127e>
20005f9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005f9c:	b92a      	cbnz	r2, 20005faa <_vfprintf_r+0x127e>
20005f9e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005fa2:	f01c 0f01 	tst.w	ip, #1
20005fa6:	f43f a988 	beq.w	200052ba <_vfprintf_r+0x58e>
20005faa:	2201      	movs	r2, #1
20005fac:	605a      	str	r2, [r3, #4]
20005fae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005fb2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005fb6:	3201      	adds	r2, #1
20005fb8:	981d      	ldr	r0, [sp, #116]	; 0x74
20005fba:	3101      	adds	r1, #1
20005fbc:	2a07      	cmp	r2, #7
20005fbe:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005fc2:	6018      	str	r0, [r3, #0]
20005fc4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005fc8:	f300 8179 	bgt.w	200062be <_vfprintf_r+0x1592>
20005fcc:	3308      	adds	r3, #8
20005fce:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005fd2:	427f      	negs	r7, r7
20005fd4:	2f00      	cmp	r7, #0
20005fd6:	f340 81b3 	ble.w	20006340 <_vfprintf_r+0x1614>
20005fda:	2f10      	cmp	r7, #16
20005fdc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20006630 <_vfprintf_r+0x1904>
20005fe0:	f340 81d2 	ble.w	20006388 <_vfprintf_r+0x165c>
20005fe4:	4642      	mov	r2, r8
20005fe6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005fea:	46a8      	mov	r8, r5
20005fec:	2410      	movs	r4, #16
20005fee:	f10a 0a0c 	add.w	sl, sl, #12
20005ff2:	4615      	mov	r5, r2
20005ff4:	e003      	b.n	20005ffe <_vfprintf_r+0x12d2>
20005ff6:	3f10      	subs	r7, #16
20005ff8:	2f10      	cmp	r7, #16
20005ffa:	f340 81c2 	ble.w	20006382 <_vfprintf_r+0x1656>
20005ffe:	605c      	str	r4, [r3, #4]
20006000:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006004:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006008:	3201      	adds	r2, #1
2000600a:	601d      	str	r5, [r3, #0]
2000600c:	3110      	adds	r1, #16
2000600e:	2a07      	cmp	r2, #7
20006010:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006014:	f103 0308 	add.w	r3, r3, #8
20006018:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000601c:	ddeb      	ble.n	20005ff6 <_vfprintf_r+0x12ca>
2000601e:	4648      	mov	r0, r9
20006020:	4631      	mov	r1, r6
20006022:	4652      	mov	r2, sl
20006024:	f7fe fe74 	bl	20004d10 <__sprint_r>
20006028:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000602c:	3304      	adds	r3, #4
2000602e:	2800      	cmp	r0, #0
20006030:	d0e1      	beq.n	20005ff6 <_vfprintf_r+0x12ca>
20006032:	f7fe bf9b 	b.w	20004f6c <_vfprintf_r+0x240>
20006036:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006038:	1c6b      	adds	r3, r5, #1
2000603a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000603c:	f042 0220 	orr.w	r2, r2, #32
20006040:	920a      	str	r2, [sp, #40]	; 0x28
20006042:	786a      	ldrb	r2, [r5, #1]
20006044:	910b      	str	r1, [sp, #44]	; 0x2c
20006046:	f7fe bf1c 	b.w	20004e82 <_vfprintf_r+0x156>
2000604a:	4650      	mov	r0, sl
2000604c:	4641      	mov	r1, r8
2000604e:	f003 fba1 	bl	20009794 <__isnand>
20006052:	2800      	cmp	r0, #0
20006054:	f040 80ff 	bne.w	20006256 <_vfprintf_r+0x152a>
20006058:	f1b7 3fff 	cmp.w	r7, #4294967295
2000605c:	f000 8251 	beq.w	20006502 <_vfprintf_r+0x17d6>
20006060:	9816      	ldr	r0, [sp, #88]	; 0x58
20006062:	2867      	cmp	r0, #103	; 0x67
20006064:	bf14      	ite	ne
20006066:	2300      	movne	r3, #0
20006068:	2301      	moveq	r3, #1
2000606a:	2847      	cmp	r0, #71	; 0x47
2000606c:	bf08      	it	eq
2000606e:	f043 0301 	orreq.w	r3, r3, #1
20006072:	b113      	cbz	r3, 2000607a <_vfprintf_r+0x134e>
20006074:	2f00      	cmp	r7, #0
20006076:	bf08      	it	eq
20006078:	2701      	moveq	r7, #1
2000607a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000607e:	4643      	mov	r3, r8
20006080:	4652      	mov	r2, sl
20006082:	990a      	ldr	r1, [sp, #40]	; 0x28
20006084:	e9c0 2300 	strd	r2, r3, [r0]
20006088:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
2000608c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20006090:	910a      	str	r1, [sp, #40]	; 0x28
20006092:	2b00      	cmp	r3, #0
20006094:	f2c0 8264 	blt.w	20006560 <_vfprintf_r+0x1834>
20006098:	2100      	movs	r1, #0
2000609a:	9117      	str	r1, [sp, #92]	; 0x5c
2000609c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000609e:	2866      	cmp	r0, #102	; 0x66
200060a0:	bf14      	ite	ne
200060a2:	2300      	movne	r3, #0
200060a4:	2301      	moveq	r3, #1
200060a6:	2846      	cmp	r0, #70	; 0x46
200060a8:	bf08      	it	eq
200060aa:	f043 0301 	orreq.w	r3, r3, #1
200060ae:	9310      	str	r3, [sp, #64]	; 0x40
200060b0:	2b00      	cmp	r3, #0
200060b2:	f000 81d1 	beq.w	20006458 <_vfprintf_r+0x172c>
200060b6:	46bc      	mov	ip, r7
200060b8:	2303      	movs	r3, #3
200060ba:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200060be:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200060c2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200060c6:	4648      	mov	r0, r9
200060c8:	9300      	str	r3, [sp, #0]
200060ca:	9102      	str	r1, [sp, #8]
200060cc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200060d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200060d4:	310c      	adds	r1, #12
200060d6:	f8cd c004 	str.w	ip, [sp, #4]
200060da:	9103      	str	r1, [sp, #12]
200060dc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200060e0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200060e4:	9104      	str	r1, [sp, #16]
200060e6:	f000 fbc7 	bl	20006878 <_dtoa_r>
200060ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060ec:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200060f0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200060f4:	bf18      	it	ne
200060f6:	2301      	movne	r3, #1
200060f8:	2a47      	cmp	r2, #71	; 0x47
200060fa:	bf0c      	ite	eq
200060fc:	2300      	moveq	r3, #0
200060fe:	f003 0301 	andne.w	r3, r3, #1
20006102:	9013      	str	r0, [sp, #76]	; 0x4c
20006104:	b933      	cbnz	r3, 20006114 <_vfprintf_r+0x13e8>
20006106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006108:	f013 0f01 	tst.w	r3, #1
2000610c:	bf08      	it	eq
2000610e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20006112:	d016      	beq.n	20006142 <_vfprintf_r+0x1416>
20006114:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006116:	9910      	ldr	r1, [sp, #64]	; 0x40
20006118:	eb00 0b0c 	add.w	fp, r0, ip
2000611c:	b131      	cbz	r1, 2000612c <_vfprintf_r+0x1400>
2000611e:	7803      	ldrb	r3, [r0, #0]
20006120:	2b30      	cmp	r3, #48	; 0x30
20006122:	f000 80da 	beq.w	200062da <_vfprintf_r+0x15ae>
20006126:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000612a:	449b      	add	fp, r3
2000612c:	4650      	mov	r0, sl
2000612e:	2200      	movs	r2, #0
20006130:	2300      	movs	r3, #0
20006132:	4641      	mov	r1, r8
20006134:	f003 ff48 	bl	20009fc8 <__aeabi_dcmpeq>
20006138:	2800      	cmp	r0, #0
2000613a:	f000 81c2 	beq.w	200064c2 <_vfprintf_r+0x1796>
2000613e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20006142:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006144:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006146:	2a67      	cmp	r2, #103	; 0x67
20006148:	bf14      	ite	ne
2000614a:	2300      	movne	r3, #0
2000614c:	2301      	moveq	r3, #1
2000614e:	2a47      	cmp	r2, #71	; 0x47
20006150:	bf08      	it	eq
20006152:	f043 0301 	orreq.w	r3, r3, #1
20006156:	ebc0 000b 	rsb	r0, r0, fp
2000615a:	901a      	str	r0, [sp, #104]	; 0x68
2000615c:	2b00      	cmp	r3, #0
2000615e:	f000 818a 	beq.w	20006476 <_vfprintf_r+0x174a>
20006162:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20006166:	f111 0f03 	cmn.w	r1, #3
2000616a:	9110      	str	r1, [sp, #64]	; 0x40
2000616c:	db02      	blt.n	20006174 <_vfprintf_r+0x1448>
2000616e:	428f      	cmp	r7, r1
20006170:	f280 818c 	bge.w	2000648c <_vfprintf_r+0x1760>
20006174:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006176:	3a02      	subs	r2, #2
20006178:	9216      	str	r2, [sp, #88]	; 0x58
2000617a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000617c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000617e:	1e4b      	subs	r3, r1, #1
20006180:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20006184:	2b00      	cmp	r3, #0
20006186:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000618a:	f2c0 8234 	blt.w	200065f6 <_vfprintf_r+0x18ca>
2000618e:	222b      	movs	r2, #43	; 0x2b
20006190:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20006194:	2b09      	cmp	r3, #9
20006196:	f300 81b6 	bgt.w	20006506 <_vfprintf_r+0x17da>
2000619a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000619e:	3330      	adds	r3, #48	; 0x30
200061a0:	3204      	adds	r2, #4
200061a2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200061a6:	2330      	movs	r3, #48	; 0x30
200061a8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200061ac:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200061b0:	981a      	ldr	r0, [sp, #104]	; 0x68
200061b2:	991a      	ldr	r1, [sp, #104]	; 0x68
200061b4:	1ad3      	subs	r3, r2, r3
200061b6:	1818      	adds	r0, r3, r0
200061b8:	931c      	str	r3, [sp, #112]	; 0x70
200061ba:	2901      	cmp	r1, #1
200061bc:	9010      	str	r0, [sp, #64]	; 0x40
200061be:	f340 8210 	ble.w	200065e2 <_vfprintf_r+0x18b6>
200061c2:	9810      	ldr	r0, [sp, #64]	; 0x40
200061c4:	3001      	adds	r0, #1
200061c6:	9010      	str	r0, [sp, #64]	; 0x40
200061c8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200061cc:	910c      	str	r1, [sp, #48]	; 0x30
200061ce:	9817      	ldr	r0, [sp, #92]	; 0x5c
200061d0:	2800      	cmp	r0, #0
200061d2:	f000 816e 	beq.w	200064b2 <_vfprintf_r+0x1786>
200061d6:	232d      	movs	r3, #45	; 0x2d
200061d8:	2100      	movs	r1, #0
200061da:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200061de:	9117      	str	r1, [sp, #92]	; 0x5c
200061e0:	f7fe bf74 	b.w	200050cc <_vfprintf_r+0x3a0>
200061e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
200061e6:	f04f 0c00 	mov.w	ip, #0
200061ea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200061ee:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200061f2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200061f6:	920c      	str	r2, [sp, #48]	; 0x30
200061f8:	f7fe bf67 	b.w	200050ca <_vfprintf_r+0x39e>
200061fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200061fe:	f012 0f40 	tst.w	r2, #64	; 0x40
20006202:	bf17      	itett	ne
20006204:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20006206:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20006208:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000620a:	f100 0a04 	addne.w	sl, r0, #4
2000620e:	bf11      	iteee	ne
20006210:	6803      	ldrne	r3, [r0, #0]
20006212:	f102 0a04 	addeq.w	sl, r2, #4
20006216:	6813      	ldreq	r3, [r2, #0]
20006218:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000621a:	bf14      	ite	ne
2000621c:	8019      	strhne	r1, [r3, #0]
2000621e:	6018      	streq	r0, [r3, #0]
20006220:	f7fe bdec 	b.w	20004dfc <_vfprintf_r+0xd0>
20006224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006226:	1d13      	adds	r3, r2, #4
20006228:	930b      	str	r3, [sp, #44]	; 0x2c
2000622a:	6811      	ldr	r1, [r2, #0]
2000622c:	2301      	movs	r3, #1
2000622e:	1e0a      	subs	r2, r1, #0
20006230:	bf18      	it	ne
20006232:	2201      	movne	r2, #1
20006234:	468a      	mov	sl, r1
20006236:	f04f 0b00 	mov.w	fp, #0
2000623a:	f7fe bf09 	b.w	20005050 <_vfprintf_r+0x324>
2000623e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006240:	1d02      	adds	r2, r0, #4
20006242:	920b      	str	r2, [sp, #44]	; 0x2c
20006244:	6801      	ldr	r1, [r0, #0]
20006246:	1e0a      	subs	r2, r1, #0
20006248:	bf18      	it	ne
2000624a:	2201      	movne	r2, #1
2000624c:	468a      	mov	sl, r1
2000624e:	f04f 0b00 	mov.w	fp, #0
20006252:	f7fe befd 	b.w	20005050 <_vfprintf_r+0x324>
20006256:	f64a 12e4 	movw	r2, #43492	; 0xa9e4
2000625a:	f64a 13e0 	movw	r3, #43488	; 0xa9e0
2000625e:	9916      	ldr	r1, [sp, #88]	; 0x58
20006260:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006264:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006268:	2003      	movs	r0, #3
2000626a:	2947      	cmp	r1, #71	; 0x47
2000626c:	bfd8      	it	le
2000626e:	461a      	movle	r2, r3
20006270:	9213      	str	r2, [sp, #76]	; 0x4c
20006272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006274:	900c      	str	r0, [sp, #48]	; 0x30
20006276:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000627a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000627e:	920a      	str	r2, [sp, #40]	; 0x28
20006280:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006284:	9010      	str	r0, [sp, #64]	; 0x40
20006286:	f7fe bf20 	b.w	200050ca <_vfprintf_r+0x39e>
2000628a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000628e:	4648      	mov	r0, r9
20006290:	4631      	mov	r1, r6
20006292:	320c      	adds	r2, #12
20006294:	f7fe fd3c 	bl	20004d10 <__sprint_r>
20006298:	2800      	cmp	r0, #0
2000629a:	f47e ae67 	bne.w	20004f6c <_vfprintf_r+0x240>
2000629e:	f7fe be62 	b.w	20004f66 <_vfprintf_r+0x23a>
200062a2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200062a6:	4648      	mov	r0, r9
200062a8:	4631      	mov	r1, r6
200062aa:	320c      	adds	r2, #12
200062ac:	f7fe fd30 	bl	20004d10 <__sprint_r>
200062b0:	2800      	cmp	r0, #0
200062b2:	f47e ae5b 	bne.w	20004f6c <_vfprintf_r+0x240>
200062b6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200062ba:	3304      	adds	r3, #4
200062bc:	e66a      	b.n	20005f94 <_vfprintf_r+0x1268>
200062be:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200062c2:	4648      	mov	r0, r9
200062c4:	4631      	mov	r1, r6
200062c6:	320c      	adds	r2, #12
200062c8:	f7fe fd22 	bl	20004d10 <__sprint_r>
200062cc:	2800      	cmp	r0, #0
200062ce:	f47e ae4d 	bne.w	20004f6c <_vfprintf_r+0x240>
200062d2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200062d6:	3304      	adds	r3, #4
200062d8:	e679      	b.n	20005fce <_vfprintf_r+0x12a2>
200062da:	4650      	mov	r0, sl
200062dc:	2200      	movs	r2, #0
200062de:	2300      	movs	r3, #0
200062e0:	4641      	mov	r1, r8
200062e2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200062e6:	f003 fe6f 	bl	20009fc8 <__aeabi_dcmpeq>
200062ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200062ee:	2800      	cmp	r0, #0
200062f0:	f47f af19 	bne.w	20006126 <_vfprintf_r+0x13fa>
200062f4:	f1cc 0301 	rsb	r3, ip, #1
200062f8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200062fc:	e715      	b.n	2000612a <_vfprintf_r+0x13fe>
200062fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006300:	4252      	negs	r2, r2
20006302:	920f      	str	r2, [sp, #60]	; 0x3c
20006304:	f7ff b887 	b.w	20005416 <_vfprintf_r+0x6ea>
20006308:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000630c:	4648      	mov	r0, r9
2000630e:	4631      	mov	r1, r6
20006310:	320c      	adds	r2, #12
20006312:	f7fe fcfd 	bl	20004d10 <__sprint_r>
20006316:	2800      	cmp	r0, #0
20006318:	f47e ae28 	bne.w	20004f6c <_vfprintf_r+0x240>
2000631c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006320:	3304      	adds	r3, #4
20006322:	f7ff ba93 	b.w	2000584c <_vfprintf_r+0xb20>
20006326:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000632a:	4648      	mov	r0, r9
2000632c:	4631      	mov	r1, r6
2000632e:	320c      	adds	r2, #12
20006330:	f7fe fcee 	bl	20004d10 <__sprint_r>
20006334:	2800      	cmp	r0, #0
20006336:	f47e ae19 	bne.w	20004f6c <_vfprintf_r+0x240>
2000633a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000633e:	3304      	adds	r3, #4
20006340:	991a      	ldr	r1, [sp, #104]	; 0x68
20006342:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006344:	6059      	str	r1, [r3, #4]
20006346:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000634a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000634e:	6018      	str	r0, [r3, #0]
20006350:	3201      	adds	r2, #1
20006352:	981a      	ldr	r0, [sp, #104]	; 0x68
20006354:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006358:	1809      	adds	r1, r1, r0
2000635a:	2a07      	cmp	r2, #7
2000635c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006360:	f73f ab46 	bgt.w	200059f0 <_vfprintf_r+0xcc4>
20006364:	3308      	adds	r3, #8
20006366:	f7fe bfa8 	b.w	200052ba <_vfprintf_r+0x58e>
2000636a:	2100      	movs	r1, #0
2000636c:	9117      	str	r1, [sp, #92]	; 0x5c
2000636e:	f003 fb69 	bl	20009a44 <strlen>
20006372:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006376:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000637a:	9010      	str	r0, [sp, #64]	; 0x40
2000637c:	920c      	str	r2, [sp, #48]	; 0x30
2000637e:	f7fe bea4 	b.w	200050ca <_vfprintf_r+0x39e>
20006382:	462a      	mov	r2, r5
20006384:	4645      	mov	r5, r8
20006386:	4690      	mov	r8, r2
20006388:	605f      	str	r7, [r3, #4]
2000638a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000638e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006392:	3201      	adds	r2, #1
20006394:	f8c3 8000 	str.w	r8, [r3]
20006398:	19c9      	adds	r1, r1, r7
2000639a:	2a07      	cmp	r2, #7
2000639c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200063a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200063a4:	dcbf      	bgt.n	20006326 <_vfprintf_r+0x15fa>
200063a6:	3308      	adds	r3, #8
200063a8:	e7ca      	b.n	20006340 <_vfprintf_r+0x1614>
200063aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
200063ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
200063ae:	1a51      	subs	r1, r2, r1
200063b0:	9110      	str	r1, [sp, #64]	; 0x40
200063b2:	f7fe be82 	b.w	200050ba <_vfprintf_r+0x38e>
200063b6:	4648      	mov	r0, r9
200063b8:	4631      	mov	r1, r6
200063ba:	f000 f949 	bl	20006650 <__swsetup_r>
200063be:	2800      	cmp	r0, #0
200063c0:	f47e add8 	bne.w	20004f74 <_vfprintf_r+0x248>
200063c4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200063c8:	fa1f f38c 	uxth.w	r3, ip
200063cc:	f7fe bcf6 	b.w	20004dbc <_vfprintf_r+0x90>
200063d0:	2f06      	cmp	r7, #6
200063d2:	bf28      	it	cs
200063d4:	2706      	movcs	r7, #6
200063d6:	f64a 11fc 	movw	r1, #43516	; 0xa9fc
200063da:	f2c2 0100 	movt	r1, #8192	; 0x2000
200063de:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200063e2:	9710      	str	r7, [sp, #64]	; 0x40
200063e4:	9113      	str	r1, [sp, #76]	; 0x4c
200063e6:	920c      	str	r2, [sp, #48]	; 0x30
200063e8:	f7fe bfe8 	b.w	200053bc <_vfprintf_r+0x690>
200063ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200063f0:	4648      	mov	r0, r9
200063f2:	4631      	mov	r1, r6
200063f4:	320c      	adds	r2, #12
200063f6:	f7fe fc8b 	bl	20004d10 <__sprint_r>
200063fa:	2800      	cmp	r0, #0
200063fc:	f47e adb6 	bne.w	20004f6c <_vfprintf_r+0x240>
20006400:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006404:	3304      	adds	r3, #4
20006406:	f7ff bbc8 	b.w	20005b9a <_vfprintf_r+0xe6e>
2000640a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000640e:	4648      	mov	r0, r9
20006410:	4631      	mov	r1, r6
20006412:	320c      	adds	r2, #12
20006414:	f7fe fc7c 	bl	20004d10 <__sprint_r>
20006418:	2800      	cmp	r0, #0
2000641a:	f47e ada7 	bne.w	20004f6c <_vfprintf_r+0x240>
2000641e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006422:	3304      	adds	r3, #4
20006424:	f7ff bace 	b.w	200059c4 <_vfprintf_r+0xc98>
20006428:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000642c:	4648      	mov	r0, r9
2000642e:	4631      	mov	r1, r6
20006430:	320c      	adds	r2, #12
20006432:	f7fe fc6d 	bl	20004d10 <__sprint_r>
20006436:	2800      	cmp	r0, #0
20006438:	f47e ad98 	bne.w	20004f6c <_vfprintf_r+0x240>
2000643c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006440:	3404      	adds	r4, #4
20006442:	f7ff baa9 	b.w	20005998 <_vfprintf_r+0xc6c>
20006446:	9710      	str	r7, [sp, #64]	; 0x40
20006448:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000644c:	9017      	str	r0, [sp, #92]	; 0x5c
2000644e:	970c      	str	r7, [sp, #48]	; 0x30
20006450:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006454:	f7fe be39 	b.w	200050ca <_vfprintf_r+0x39e>
20006458:	9916      	ldr	r1, [sp, #88]	; 0x58
2000645a:	2965      	cmp	r1, #101	; 0x65
2000645c:	bf14      	ite	ne
2000645e:	2300      	movne	r3, #0
20006460:	2301      	moveq	r3, #1
20006462:	2945      	cmp	r1, #69	; 0x45
20006464:	bf08      	it	eq
20006466:	f043 0301 	orreq.w	r3, r3, #1
2000646a:	2b00      	cmp	r3, #0
2000646c:	d046      	beq.n	200064fc <_vfprintf_r+0x17d0>
2000646e:	f107 0c01 	add.w	ip, r7, #1
20006472:	2302      	movs	r3, #2
20006474:	e621      	b.n	200060ba <_vfprintf_r+0x138e>
20006476:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006478:	2b65      	cmp	r3, #101	; 0x65
2000647a:	dd76      	ble.n	2000656a <_vfprintf_r+0x183e>
2000647c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000647e:	2a66      	cmp	r2, #102	; 0x66
20006480:	bf1c      	itt	ne
20006482:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20006486:	9310      	strne	r3, [sp, #64]	; 0x40
20006488:	f000 8083 	beq.w	20006592 <_vfprintf_r+0x1866>
2000648c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000648e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006490:	4283      	cmp	r3, r0
20006492:	dc6e      	bgt.n	20006572 <_vfprintf_r+0x1846>
20006494:	990a      	ldr	r1, [sp, #40]	; 0x28
20006496:	f011 0f01 	tst.w	r1, #1
2000649a:	f040 808e 	bne.w	200065ba <_vfprintf_r+0x188e>
2000649e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200064a2:	2367      	movs	r3, #103	; 0x67
200064a4:	920c      	str	r2, [sp, #48]	; 0x30
200064a6:	9316      	str	r3, [sp, #88]	; 0x58
200064a8:	e691      	b.n	200061ce <_vfprintf_r+0x14a2>
200064aa:	2700      	movs	r7, #0
200064ac:	461d      	mov	r5, r3
200064ae:	f7fe bce9 	b.w	20004e84 <_vfprintf_r+0x158>
200064b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200064b4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200064b8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200064bc:	910c      	str	r1, [sp, #48]	; 0x30
200064be:	f7fe be04 	b.w	200050ca <_vfprintf_r+0x39e>
200064c2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200064c6:	459b      	cmp	fp, r3
200064c8:	bf98      	it	ls
200064ca:	469b      	movls	fp, r3
200064cc:	f67f ae39 	bls.w	20006142 <_vfprintf_r+0x1416>
200064d0:	2230      	movs	r2, #48	; 0x30
200064d2:	f803 2b01 	strb.w	r2, [r3], #1
200064d6:	459b      	cmp	fp, r3
200064d8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200064dc:	d8f9      	bhi.n	200064d2 <_vfprintf_r+0x17a6>
200064de:	e630      	b.n	20006142 <_vfprintf_r+0x1416>
200064e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200064e4:	4648      	mov	r0, r9
200064e6:	4631      	mov	r1, r6
200064e8:	320c      	adds	r2, #12
200064ea:	f7fe fc11 	bl	20004d10 <__sprint_r>
200064ee:	2800      	cmp	r0, #0
200064f0:	f47e ad3c 	bne.w	20004f6c <_vfprintf_r+0x240>
200064f4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200064f8:	3304      	adds	r3, #4
200064fa:	e508      	b.n	20005f0e <_vfprintf_r+0x11e2>
200064fc:	46bc      	mov	ip, r7
200064fe:	3302      	adds	r3, #2
20006500:	e5db      	b.n	200060ba <_vfprintf_r+0x138e>
20006502:	3707      	adds	r7, #7
20006504:	e5b9      	b.n	2000607a <_vfprintf_r+0x134e>
20006506:	f246 6c67 	movw	ip, #26215	; 0x6667
2000650a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000650e:	3103      	adds	r1, #3
20006510:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20006514:	fb8c 2003 	smull	r2, r0, ip, r3
20006518:	17da      	asrs	r2, r3, #31
2000651a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000651e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20006522:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20006526:	4613      	mov	r3, r2
20006528:	3030      	adds	r0, #48	; 0x30
2000652a:	2a09      	cmp	r2, #9
2000652c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006530:	dcf0      	bgt.n	20006514 <_vfprintf_r+0x17e8>
20006532:	3330      	adds	r3, #48	; 0x30
20006534:	1e48      	subs	r0, r1, #1
20006536:	b2da      	uxtb	r2, r3
20006538:	f801 2c01 	strb.w	r2, [r1, #-1]
2000653c:	9b07      	ldr	r3, [sp, #28]
2000653e:	4283      	cmp	r3, r0
20006540:	d96a      	bls.n	20006618 <_vfprintf_r+0x18ec>
20006542:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20006546:	3303      	adds	r3, #3
20006548:	e001      	b.n	2000654e <_vfprintf_r+0x1822>
2000654a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000654e:	f803 2c01 	strb.w	r2, [r3, #-1]
20006552:	461a      	mov	r2, r3
20006554:	f8dd c01c 	ldr.w	ip, [sp, #28]
20006558:	3301      	adds	r3, #1
2000655a:	458c      	cmp	ip, r1
2000655c:	d8f5      	bhi.n	2000654a <_vfprintf_r+0x181e>
2000655e:	e625      	b.n	200061ac <_vfprintf_r+0x1480>
20006560:	222d      	movs	r2, #45	; 0x2d
20006562:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20006566:	9217      	str	r2, [sp, #92]	; 0x5c
20006568:	e598      	b.n	2000609c <_vfprintf_r+0x1370>
2000656a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000656e:	9010      	str	r0, [sp, #64]	; 0x40
20006570:	e603      	b.n	2000617a <_vfprintf_r+0x144e>
20006572:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006574:	991a      	ldr	r1, [sp, #104]	; 0x68
20006576:	2b00      	cmp	r3, #0
20006578:	bfda      	itte	le
2000657a:	9810      	ldrle	r0, [sp, #64]	; 0x40
2000657c:	f1c0 0302 	rsble	r3, r0, #2
20006580:	2301      	movgt	r3, #1
20006582:	185b      	adds	r3, r3, r1
20006584:	2267      	movs	r2, #103	; 0x67
20006586:	9310      	str	r3, [sp, #64]	; 0x40
20006588:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
2000658c:	9216      	str	r2, [sp, #88]	; 0x58
2000658e:	930c      	str	r3, [sp, #48]	; 0x30
20006590:	e61d      	b.n	200061ce <_vfprintf_r+0x14a2>
20006592:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20006596:	2800      	cmp	r0, #0
20006598:	9010      	str	r0, [sp, #64]	; 0x40
2000659a:	dd31      	ble.n	20006600 <_vfprintf_r+0x18d4>
2000659c:	b91f      	cbnz	r7, 200065a6 <_vfprintf_r+0x187a>
2000659e:	990a      	ldr	r1, [sp, #40]	; 0x28
200065a0:	f011 0f01 	tst.w	r1, #1
200065a4:	d00e      	beq.n	200065c4 <_vfprintf_r+0x1898>
200065a6:	9810      	ldr	r0, [sp, #64]	; 0x40
200065a8:	2166      	movs	r1, #102	; 0x66
200065aa:	9116      	str	r1, [sp, #88]	; 0x58
200065ac:	1c43      	adds	r3, r0, #1
200065ae:	19db      	adds	r3, r3, r7
200065b0:	9310      	str	r3, [sp, #64]	; 0x40
200065b2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200065b6:	920c      	str	r2, [sp, #48]	; 0x30
200065b8:	e609      	b.n	200061ce <_vfprintf_r+0x14a2>
200065ba:	9810      	ldr	r0, [sp, #64]	; 0x40
200065bc:	2167      	movs	r1, #103	; 0x67
200065be:	9116      	str	r1, [sp, #88]	; 0x58
200065c0:	3001      	adds	r0, #1
200065c2:	9010      	str	r0, [sp, #64]	; 0x40
200065c4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200065c8:	920c      	str	r2, [sp, #48]	; 0x30
200065ca:	e600      	b.n	200061ce <_vfprintf_r+0x14a2>
200065cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200065ce:	781a      	ldrb	r2, [r3, #0]
200065d0:	680f      	ldr	r7, [r1, #0]
200065d2:	3104      	adds	r1, #4
200065d4:	910b      	str	r1, [sp, #44]	; 0x2c
200065d6:	2f00      	cmp	r7, #0
200065d8:	bfb8      	it	lt
200065da:	f04f 37ff 	movlt.w	r7, #4294967295
200065de:	f7fe bc50 	b.w	20004e82 <_vfprintf_r+0x156>
200065e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200065e4:	f012 0f01 	tst.w	r2, #1
200065e8:	bf04      	itt	eq
200065ea:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200065ee:	930c      	streq	r3, [sp, #48]	; 0x30
200065f0:	f43f aded 	beq.w	200061ce <_vfprintf_r+0x14a2>
200065f4:	e5e5      	b.n	200061c2 <_vfprintf_r+0x1496>
200065f6:	222d      	movs	r2, #45	; 0x2d
200065f8:	425b      	negs	r3, r3
200065fa:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200065fe:	e5c9      	b.n	20006194 <_vfprintf_r+0x1468>
20006600:	b977      	cbnz	r7, 20006620 <_vfprintf_r+0x18f4>
20006602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006604:	f013 0f01 	tst.w	r3, #1
20006608:	d10a      	bne.n	20006620 <_vfprintf_r+0x18f4>
2000660a:	f04f 0c01 	mov.w	ip, #1
2000660e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006612:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006616:	e5da      	b.n	200061ce <_vfprintf_r+0x14a2>
20006618:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000661c:	3202      	adds	r2, #2
2000661e:	e5c5      	b.n	200061ac <_vfprintf_r+0x1480>
20006620:	3702      	adds	r7, #2
20006622:	2166      	movs	r1, #102	; 0x66
20006624:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006628:	9710      	str	r7, [sp, #64]	; 0x40
2000662a:	9116      	str	r1, [sp, #88]	; 0x58
2000662c:	920c      	str	r2, [sp, #48]	; 0x30
2000662e:	e5ce      	b.n	200061ce <_vfprintf_r+0x14a2>
20006630:	2000a9b4 	.word	0x2000a9b4

20006634 <vfprintf>:
20006634:	b410      	push	{r4}
20006636:	f64a 448c 	movw	r4, #44172	; 0xac8c
2000663a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000663e:	468c      	mov	ip, r1
20006640:	4613      	mov	r3, r2
20006642:	4601      	mov	r1, r0
20006644:	4662      	mov	r2, ip
20006646:	6820      	ldr	r0, [r4, #0]
20006648:	bc10      	pop	{r4}
2000664a:	f7fe bb6f 	b.w	20004d2c <_vfprintf_r>
2000664e:	bf00      	nop

20006650 <__swsetup_r>:
20006650:	b570      	push	{r4, r5, r6, lr}
20006652:	f64a 458c 	movw	r5, #44172	; 0xac8c
20006656:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000665a:	4606      	mov	r6, r0
2000665c:	460c      	mov	r4, r1
2000665e:	6828      	ldr	r0, [r5, #0]
20006660:	b110      	cbz	r0, 20006668 <__swsetup_r+0x18>
20006662:	6983      	ldr	r3, [r0, #24]
20006664:	2b00      	cmp	r3, #0
20006666:	d036      	beq.n	200066d6 <__swsetup_r+0x86>
20006668:	f64a 2318 	movw	r3, #43544	; 0xaa18
2000666c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006670:	429c      	cmp	r4, r3
20006672:	d038      	beq.n	200066e6 <__swsetup_r+0x96>
20006674:	f64a 2338 	movw	r3, #43576	; 0xaa38
20006678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000667c:	429c      	cmp	r4, r3
2000667e:	d041      	beq.n	20006704 <__swsetup_r+0xb4>
20006680:	f64a 2358 	movw	r3, #43608	; 0xaa58
20006684:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006688:	429c      	cmp	r4, r3
2000668a:	bf04      	itt	eq
2000668c:	682b      	ldreq	r3, [r5, #0]
2000668e:	68dc      	ldreq	r4, [r3, #12]
20006690:	89a2      	ldrh	r2, [r4, #12]
20006692:	4611      	mov	r1, r2
20006694:	b293      	uxth	r3, r2
20006696:	f013 0f08 	tst.w	r3, #8
2000669a:	4618      	mov	r0, r3
2000669c:	bf18      	it	ne
2000669e:	6922      	ldrne	r2, [r4, #16]
200066a0:	d033      	beq.n	2000670a <__swsetup_r+0xba>
200066a2:	b31a      	cbz	r2, 200066ec <__swsetup_r+0x9c>
200066a4:	f013 0101 	ands.w	r1, r3, #1
200066a8:	d007      	beq.n	200066ba <__swsetup_r+0x6a>
200066aa:	6963      	ldr	r3, [r4, #20]
200066ac:	2100      	movs	r1, #0
200066ae:	60a1      	str	r1, [r4, #8]
200066b0:	425b      	negs	r3, r3
200066b2:	61a3      	str	r3, [r4, #24]
200066b4:	b142      	cbz	r2, 200066c8 <__swsetup_r+0x78>
200066b6:	2000      	movs	r0, #0
200066b8:	bd70      	pop	{r4, r5, r6, pc}
200066ba:	f013 0f02 	tst.w	r3, #2
200066be:	bf08      	it	eq
200066c0:	6961      	ldreq	r1, [r4, #20]
200066c2:	60a1      	str	r1, [r4, #8]
200066c4:	2a00      	cmp	r2, #0
200066c6:	d1f6      	bne.n	200066b6 <__swsetup_r+0x66>
200066c8:	89a3      	ldrh	r3, [r4, #12]
200066ca:	f013 0f80 	tst.w	r3, #128	; 0x80
200066ce:	d0f2      	beq.n	200066b6 <__swsetup_r+0x66>
200066d0:	f04f 30ff 	mov.w	r0, #4294967295
200066d4:	bd70      	pop	{r4, r5, r6, pc}
200066d6:	f001 f98b 	bl	200079f0 <__sinit>
200066da:	f64a 2318 	movw	r3, #43544	; 0xaa18
200066de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066e2:	429c      	cmp	r4, r3
200066e4:	d1c6      	bne.n	20006674 <__swsetup_r+0x24>
200066e6:	682b      	ldr	r3, [r5, #0]
200066e8:	685c      	ldr	r4, [r3, #4]
200066ea:	e7d1      	b.n	20006690 <__swsetup_r+0x40>
200066ec:	f403 7120 	and.w	r1, r3, #640	; 0x280
200066f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200066f4:	d0d6      	beq.n	200066a4 <__swsetup_r+0x54>
200066f6:	4630      	mov	r0, r6
200066f8:	4621      	mov	r1, r4
200066fa:	f001 fd01 	bl	20008100 <__smakebuf_r>
200066fe:	89a3      	ldrh	r3, [r4, #12]
20006700:	6922      	ldr	r2, [r4, #16]
20006702:	e7cf      	b.n	200066a4 <__swsetup_r+0x54>
20006704:	682b      	ldr	r3, [r5, #0]
20006706:	689c      	ldr	r4, [r3, #8]
20006708:	e7c2      	b.n	20006690 <__swsetup_r+0x40>
2000670a:	f013 0f10 	tst.w	r3, #16
2000670e:	d0df      	beq.n	200066d0 <__swsetup_r+0x80>
20006710:	f013 0f04 	tst.w	r3, #4
20006714:	bf08      	it	eq
20006716:	6922      	ldreq	r2, [r4, #16]
20006718:	d017      	beq.n	2000674a <__swsetup_r+0xfa>
2000671a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000671c:	b151      	cbz	r1, 20006734 <__swsetup_r+0xe4>
2000671e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006722:	4299      	cmp	r1, r3
20006724:	d003      	beq.n	2000672e <__swsetup_r+0xde>
20006726:	4630      	mov	r0, r6
20006728:	f001 f9e6 	bl	20007af8 <_free_r>
2000672c:	89a2      	ldrh	r2, [r4, #12]
2000672e:	b290      	uxth	r0, r2
20006730:	2300      	movs	r3, #0
20006732:	6363      	str	r3, [r4, #52]	; 0x34
20006734:	6922      	ldr	r2, [r4, #16]
20006736:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000673a:	f2c0 0100 	movt	r1, #0
2000673e:	2300      	movs	r3, #0
20006740:	ea00 0101 	and.w	r1, r0, r1
20006744:	6063      	str	r3, [r4, #4]
20006746:	81a1      	strh	r1, [r4, #12]
20006748:	6022      	str	r2, [r4, #0]
2000674a:	f041 0308 	orr.w	r3, r1, #8
2000674e:	81a3      	strh	r3, [r4, #12]
20006750:	b29b      	uxth	r3, r3
20006752:	e7a6      	b.n	200066a2 <__swsetup_r+0x52>
20006754:	0000      	lsls	r0, r0, #0
	...

20006758 <quorem>:
20006758:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000675c:	6903      	ldr	r3, [r0, #16]
2000675e:	690e      	ldr	r6, [r1, #16]
20006760:	4682      	mov	sl, r0
20006762:	4689      	mov	r9, r1
20006764:	429e      	cmp	r6, r3
20006766:	f300 8083 	bgt.w	20006870 <quorem+0x118>
2000676a:	1cf2      	adds	r2, r6, #3
2000676c:	f101 0514 	add.w	r5, r1, #20
20006770:	f100 0414 	add.w	r4, r0, #20
20006774:	3e01      	subs	r6, #1
20006776:	0092      	lsls	r2, r2, #2
20006778:	188b      	adds	r3, r1, r2
2000677a:	1812      	adds	r2, r2, r0
2000677c:	f103 0804 	add.w	r8, r3, #4
20006780:	6859      	ldr	r1, [r3, #4]
20006782:	6850      	ldr	r0, [r2, #4]
20006784:	3101      	adds	r1, #1
20006786:	f003 fa8b 	bl	20009ca0 <__aeabi_uidiv>
2000678a:	4607      	mov	r7, r0
2000678c:	2800      	cmp	r0, #0
2000678e:	d039      	beq.n	20006804 <quorem+0xac>
20006790:	2300      	movs	r3, #0
20006792:	469c      	mov	ip, r3
20006794:	461a      	mov	r2, r3
20006796:	58e9      	ldr	r1, [r5, r3]
20006798:	58e0      	ldr	r0, [r4, r3]
2000679a:	fa1f fe81 	uxth.w	lr, r1
2000679e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200067a2:	b281      	uxth	r1, r0
200067a4:	fb0e ce07 	mla	lr, lr, r7, ip
200067a8:	1851      	adds	r1, r2, r1
200067aa:	fb0b fc07 	mul.w	ip, fp, r7
200067ae:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200067b2:	fa1f fe8e 	uxth.w	lr, lr
200067b6:	ebce 0101 	rsb	r1, lr, r1
200067ba:	fa1f f28c 	uxth.w	r2, ip
200067be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200067c2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200067c6:	fa1f fe81 	uxth.w	lr, r1
200067ca:	eb02 4221 	add.w	r2, r2, r1, asr #16
200067ce:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200067d2:	50e1      	str	r1, [r4, r3]
200067d4:	3304      	adds	r3, #4
200067d6:	1412      	asrs	r2, r2, #16
200067d8:	1959      	adds	r1, r3, r5
200067da:	4588      	cmp	r8, r1
200067dc:	d2db      	bcs.n	20006796 <quorem+0x3e>
200067de:	1d32      	adds	r2, r6, #4
200067e0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200067e4:	6859      	ldr	r1, [r3, #4]
200067e6:	b969      	cbnz	r1, 20006804 <quorem+0xac>
200067e8:	429c      	cmp	r4, r3
200067ea:	d209      	bcs.n	20006800 <quorem+0xa8>
200067ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200067f0:	b112      	cbz	r2, 200067f8 <quorem+0xa0>
200067f2:	e005      	b.n	20006800 <quorem+0xa8>
200067f4:	681a      	ldr	r2, [r3, #0]
200067f6:	b91a      	cbnz	r2, 20006800 <quorem+0xa8>
200067f8:	3b04      	subs	r3, #4
200067fa:	3e01      	subs	r6, #1
200067fc:	429c      	cmp	r4, r3
200067fe:	d3f9      	bcc.n	200067f4 <quorem+0x9c>
20006800:	f8ca 6010 	str.w	r6, [sl, #16]
20006804:	4649      	mov	r1, r9
20006806:	4650      	mov	r0, sl
20006808:	f002 f97e 	bl	20008b08 <__mcmp>
2000680c:	2800      	cmp	r0, #0
2000680e:	db2c      	blt.n	2000686a <quorem+0x112>
20006810:	2300      	movs	r3, #0
20006812:	3701      	adds	r7, #1
20006814:	469c      	mov	ip, r3
20006816:	58ea      	ldr	r2, [r5, r3]
20006818:	58e0      	ldr	r0, [r4, r3]
2000681a:	b291      	uxth	r1, r2
2000681c:	0c12      	lsrs	r2, r2, #16
2000681e:	fa1f f980 	uxth.w	r9, r0
20006822:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20006826:	ebc1 0109 	rsb	r1, r1, r9
2000682a:	4461      	add	r1, ip
2000682c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006830:	b289      	uxth	r1, r1
20006832:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20006836:	50e1      	str	r1, [r4, r3]
20006838:	3304      	adds	r3, #4
2000683a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000683e:	195a      	adds	r2, r3, r5
20006840:	4590      	cmp	r8, r2
20006842:	d2e8      	bcs.n	20006816 <quorem+0xbe>
20006844:	1d32      	adds	r2, r6, #4
20006846:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000684a:	6859      	ldr	r1, [r3, #4]
2000684c:	b969      	cbnz	r1, 2000686a <quorem+0x112>
2000684e:	429c      	cmp	r4, r3
20006850:	d209      	bcs.n	20006866 <quorem+0x10e>
20006852:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006856:	b112      	cbz	r2, 2000685e <quorem+0x106>
20006858:	e005      	b.n	20006866 <quorem+0x10e>
2000685a:	681a      	ldr	r2, [r3, #0]
2000685c:	b91a      	cbnz	r2, 20006866 <quorem+0x10e>
2000685e:	3b04      	subs	r3, #4
20006860:	3e01      	subs	r6, #1
20006862:	429c      	cmp	r4, r3
20006864:	d3f9      	bcc.n	2000685a <quorem+0x102>
20006866:	f8ca 6010 	str.w	r6, [sl, #16]
2000686a:	4638      	mov	r0, r7
2000686c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006870:	2000      	movs	r0, #0
20006872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006876:	bf00      	nop

20006878 <_dtoa_r>:
20006878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000687c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000687e:	b0a1      	sub	sp, #132	; 0x84
20006880:	4604      	mov	r4, r0
20006882:	4690      	mov	r8, r2
20006884:	4699      	mov	r9, r3
20006886:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006888:	2e00      	cmp	r6, #0
2000688a:	f000 8423 	beq.w	200070d4 <_dtoa_r+0x85c>
2000688e:	6832      	ldr	r2, [r6, #0]
20006890:	b182      	cbz	r2, 200068b4 <_dtoa_r+0x3c>
20006892:	6a61      	ldr	r1, [r4, #36]	; 0x24
20006894:	f04f 0c01 	mov.w	ip, #1
20006898:	6876      	ldr	r6, [r6, #4]
2000689a:	4620      	mov	r0, r4
2000689c:	680b      	ldr	r3, [r1, #0]
2000689e:	6056      	str	r6, [r2, #4]
200068a0:	684a      	ldr	r2, [r1, #4]
200068a2:	4619      	mov	r1, r3
200068a4:	fa0c f202 	lsl.w	r2, ip, r2
200068a8:	609a      	str	r2, [r3, #8]
200068aa:	f002 fa67 	bl	20008d7c <_Bfree>
200068ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
200068b0:	2200      	movs	r2, #0
200068b2:	601a      	str	r2, [r3, #0]
200068b4:	f1b9 0600 	subs.w	r6, r9, #0
200068b8:	db38      	blt.n	2000692c <_dtoa_r+0xb4>
200068ba:	2300      	movs	r3, #0
200068bc:	602b      	str	r3, [r5, #0]
200068be:	f240 0300 	movw	r3, #0
200068c2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200068c6:	461a      	mov	r2, r3
200068c8:	ea06 0303 	and.w	r3, r6, r3
200068cc:	4293      	cmp	r3, r2
200068ce:	d017      	beq.n	20006900 <_dtoa_r+0x88>
200068d0:	2200      	movs	r2, #0
200068d2:	2300      	movs	r3, #0
200068d4:	4640      	mov	r0, r8
200068d6:	4649      	mov	r1, r9
200068d8:	e9cd 8906 	strd	r8, r9, [sp, #24]
200068dc:	f003 fb74 	bl	20009fc8 <__aeabi_dcmpeq>
200068e0:	2800      	cmp	r0, #0
200068e2:	d029      	beq.n	20006938 <_dtoa_r+0xc0>
200068e4:	982c      	ldr	r0, [sp, #176]	; 0xb0
200068e6:	2301      	movs	r3, #1
200068e8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200068ea:	6003      	str	r3, [r0, #0]
200068ec:	2900      	cmp	r1, #0
200068ee:	f000 80d0 	beq.w	20006a92 <_dtoa_r+0x21a>
200068f2:	4b79      	ldr	r3, [pc, #484]	; (20006ad8 <_dtoa_r+0x260>)
200068f4:	1e58      	subs	r0, r3, #1
200068f6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200068f8:	6013      	str	r3, [r2, #0]
200068fa:	b021      	add	sp, #132	; 0x84
200068fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006900:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006902:	f242 730f 	movw	r3, #9999	; 0x270f
20006906:	6003      	str	r3, [r0, #0]
20006908:	f1b8 0f00 	cmp.w	r8, #0
2000690c:	f000 8095 	beq.w	20006a3a <_dtoa_r+0x1c2>
20006910:	f64a 2014 	movw	r0, #43540	; 0xaa14
20006914:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006918:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000691a:	2900      	cmp	r1, #0
2000691c:	d0ed      	beq.n	200068fa <_dtoa_r+0x82>
2000691e:	78c2      	ldrb	r2, [r0, #3]
20006920:	1cc3      	adds	r3, r0, #3
20006922:	2a00      	cmp	r2, #0
20006924:	d0e7      	beq.n	200068f6 <_dtoa_r+0x7e>
20006926:	f100 0308 	add.w	r3, r0, #8
2000692a:	e7e4      	b.n	200068f6 <_dtoa_r+0x7e>
2000692c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006930:	2301      	movs	r3, #1
20006932:	46b1      	mov	r9, r6
20006934:	602b      	str	r3, [r5, #0]
20006936:	e7c2      	b.n	200068be <_dtoa_r+0x46>
20006938:	4620      	mov	r0, r4
2000693a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000693e:	a91e      	add	r1, sp, #120	; 0x78
20006940:	9100      	str	r1, [sp, #0]
20006942:	a91f      	add	r1, sp, #124	; 0x7c
20006944:	9101      	str	r1, [sp, #4]
20006946:	f002 fa6b 	bl	20008e20 <__d2b>
2000694a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000694e:	4683      	mov	fp, r0
20006950:	2d00      	cmp	r5, #0
20006952:	d07e      	beq.n	20006a52 <_dtoa_r+0x1da>
20006954:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006958:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000695c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000695e:	3d07      	subs	r5, #7
20006960:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20006964:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006968:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000696c:	2300      	movs	r3, #0
2000696e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20006972:	9319      	str	r3, [sp, #100]	; 0x64
20006974:	f240 0300 	movw	r3, #0
20006978:	2200      	movs	r2, #0
2000697a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000697e:	f7fd fbad 	bl	200040dc <__aeabi_dsub>
20006982:	a34f      	add	r3, pc, #316	; (adr r3, 20006ac0 <_dtoa_r+0x248>)
20006984:	e9d3 2300 	ldrd	r2, r3, [r3]
20006988:	f7fd fd5c 	bl	20004444 <__aeabi_dmul>
2000698c:	a34e      	add	r3, pc, #312	; (adr r3, 20006ac8 <_dtoa_r+0x250>)
2000698e:	e9d3 2300 	ldrd	r2, r3, [r3]
20006992:	f7fd fba5 	bl	200040e0 <__adddf3>
20006996:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000699a:	4628      	mov	r0, r5
2000699c:	f7fd fcec 	bl	20004378 <__aeabi_i2d>
200069a0:	a34b      	add	r3, pc, #300	; (adr r3, 20006ad0 <_dtoa_r+0x258>)
200069a2:	e9d3 2300 	ldrd	r2, r3, [r3]
200069a6:	f7fd fd4d 	bl	20004444 <__aeabi_dmul>
200069aa:	4602      	mov	r2, r0
200069ac:	460b      	mov	r3, r1
200069ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200069b2:	f7fd fb95 	bl	200040e0 <__adddf3>
200069b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200069ba:	f7fd ff55 	bl	20004868 <__aeabi_d2iz>
200069be:	2200      	movs	r2, #0
200069c0:	2300      	movs	r3, #0
200069c2:	4606      	mov	r6, r0
200069c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200069c8:	f003 fb08 	bl	20009fdc <__aeabi_dcmplt>
200069cc:	b140      	cbz	r0, 200069e0 <_dtoa_r+0x168>
200069ce:	4630      	mov	r0, r6
200069d0:	f7fd fcd2 	bl	20004378 <__aeabi_i2d>
200069d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200069d8:	f003 faf6 	bl	20009fc8 <__aeabi_dcmpeq>
200069dc:	b900      	cbnz	r0, 200069e0 <_dtoa_r+0x168>
200069de:	3e01      	subs	r6, #1
200069e0:	2e16      	cmp	r6, #22
200069e2:	d95b      	bls.n	20006a9c <_dtoa_r+0x224>
200069e4:	2301      	movs	r3, #1
200069e6:	9318      	str	r3, [sp, #96]	; 0x60
200069e8:	3f01      	subs	r7, #1
200069ea:	ebb7 0a05 	subs.w	sl, r7, r5
200069ee:	bf42      	ittt	mi
200069f0:	f1ca 0a00 	rsbmi	sl, sl, #0
200069f4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200069f8:	f04f 0a00 	movmi.w	sl, #0
200069fc:	d401      	bmi.n	20006a02 <_dtoa_r+0x18a>
200069fe:	2200      	movs	r2, #0
20006a00:	920f      	str	r2, [sp, #60]	; 0x3c
20006a02:	2e00      	cmp	r6, #0
20006a04:	f2c0 8371 	blt.w	200070ea <_dtoa_r+0x872>
20006a08:	44b2      	add	sl, r6
20006a0a:	2300      	movs	r3, #0
20006a0c:	9617      	str	r6, [sp, #92]	; 0x5c
20006a0e:	9315      	str	r3, [sp, #84]	; 0x54
20006a10:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20006a12:	2b09      	cmp	r3, #9
20006a14:	d862      	bhi.n	20006adc <_dtoa_r+0x264>
20006a16:	2b05      	cmp	r3, #5
20006a18:	f340 8677 	ble.w	2000770a <_dtoa_r+0xe92>
20006a1c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006a1e:	2700      	movs	r7, #0
20006a20:	3804      	subs	r0, #4
20006a22:	902a      	str	r0, [sp, #168]	; 0xa8
20006a24:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006a26:	1e8b      	subs	r3, r1, #2
20006a28:	2b03      	cmp	r3, #3
20006a2a:	f200 83dd 	bhi.w	200071e8 <_dtoa_r+0x970>
20006a2e:	e8df f013 	tbh	[pc, r3, lsl #1]
20006a32:	03a5      	.short	0x03a5
20006a34:	03d503d8 	.word	0x03d503d8
20006a38:	03c4      	.short	0x03c4
20006a3a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006a3e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20006a42:	2e00      	cmp	r6, #0
20006a44:	f47f af64 	bne.w	20006910 <_dtoa_r+0x98>
20006a48:	f64a 2008 	movw	r0, #43528	; 0xaa08
20006a4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a50:	e762      	b.n	20006918 <_dtoa_r+0xa0>
20006a52:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006a54:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006a56:	18fb      	adds	r3, r7, r3
20006a58:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006a5c:	1c9d      	adds	r5, r3, #2
20006a5e:	2d20      	cmp	r5, #32
20006a60:	bfdc      	itt	le
20006a62:	f1c5 0020 	rsble	r0, r5, #32
20006a66:	fa08 f000 	lslle.w	r0, r8, r0
20006a6a:	dd08      	ble.n	20006a7e <_dtoa_r+0x206>
20006a6c:	3b1e      	subs	r3, #30
20006a6e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20006a72:	fa16 f202 	lsls.w	r2, r6, r2
20006a76:	fa28 f303 	lsr.w	r3, r8, r3
20006a7a:	ea42 0003 	orr.w	r0, r2, r3
20006a7e:	f7fd fc6b 	bl	20004358 <__aeabi_ui2d>
20006a82:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20006a86:	2201      	movs	r2, #1
20006a88:	3d03      	subs	r5, #3
20006a8a:	9219      	str	r2, [sp, #100]	; 0x64
20006a8c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006a90:	e770      	b.n	20006974 <_dtoa_r+0xfc>
20006a92:	f64a 2004 	movw	r0, #43524	; 0xaa04
20006a96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a9a:	e72e      	b.n	200068fa <_dtoa_r+0x82>
20006a9c:	f64a 23c0 	movw	r3, #43712	; 0xaac0
20006aa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aa8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
20006ab0:	f003 fa94 	bl	20009fdc <__aeabi_dcmplt>
20006ab4:	2800      	cmp	r0, #0
20006ab6:	f040 8320 	bne.w	200070fa <_dtoa_r+0x882>
20006aba:	9018      	str	r0, [sp, #96]	; 0x60
20006abc:	e794      	b.n	200069e8 <_dtoa_r+0x170>
20006abe:	bf00      	nop
20006ac0:	636f4361 	.word	0x636f4361
20006ac4:	3fd287a7 	.word	0x3fd287a7
20006ac8:	8b60c8b3 	.word	0x8b60c8b3
20006acc:	3fc68a28 	.word	0x3fc68a28
20006ad0:	509f79fb 	.word	0x509f79fb
20006ad4:	3fd34413 	.word	0x3fd34413
20006ad8:	2000aa05 	.word	0x2000aa05
20006adc:	2300      	movs	r3, #0
20006ade:	f04f 30ff 	mov.w	r0, #4294967295
20006ae2:	461f      	mov	r7, r3
20006ae4:	2101      	movs	r1, #1
20006ae6:	932a      	str	r3, [sp, #168]	; 0xa8
20006ae8:	9011      	str	r0, [sp, #68]	; 0x44
20006aea:	9116      	str	r1, [sp, #88]	; 0x58
20006aec:	9008      	str	r0, [sp, #32]
20006aee:	932b      	str	r3, [sp, #172]	; 0xac
20006af0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006af2:	2300      	movs	r3, #0
20006af4:	606b      	str	r3, [r5, #4]
20006af6:	4620      	mov	r0, r4
20006af8:	6869      	ldr	r1, [r5, #4]
20006afa:	f002 f95b 	bl	20008db4 <_Balloc>
20006afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006b00:	6028      	str	r0, [r5, #0]
20006b02:	681b      	ldr	r3, [r3, #0]
20006b04:	9310      	str	r3, [sp, #64]	; 0x40
20006b06:	2f00      	cmp	r7, #0
20006b08:	f000 815b 	beq.w	20006dc2 <_dtoa_r+0x54a>
20006b0c:	2e00      	cmp	r6, #0
20006b0e:	f340 842a 	ble.w	20007366 <_dtoa_r+0xaee>
20006b12:	f64a 23c0 	movw	r3, #43712	; 0xaac0
20006b16:	f006 020f 	and.w	r2, r6, #15
20006b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b1e:	1135      	asrs	r5, r6, #4
20006b20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20006b24:	f015 0f10 	tst.w	r5, #16
20006b28:	e9d3 0100 	ldrd	r0, r1, [r3]
20006b2c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006b30:	f000 82e7 	beq.w	20007102 <_dtoa_r+0x88a>
20006b34:	f64a 3398 	movw	r3, #43928	; 0xab98
20006b38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b40:	f005 050f 	and.w	r5, r5, #15
20006b44:	f04f 0803 	mov.w	r8, #3
20006b48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006b4c:	f7fd fda4 	bl	20004698 <__aeabi_ddiv>
20006b50:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20006b54:	b1bd      	cbz	r5, 20006b86 <_dtoa_r+0x30e>
20006b56:	f64a 3798 	movw	r7, #43928	; 0xab98
20006b5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006b5e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006b62:	f015 0f01 	tst.w	r5, #1
20006b66:	4610      	mov	r0, r2
20006b68:	4619      	mov	r1, r3
20006b6a:	d007      	beq.n	20006b7c <_dtoa_r+0x304>
20006b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
20006b70:	f108 0801 	add.w	r8, r8, #1
20006b74:	f7fd fc66 	bl	20004444 <__aeabi_dmul>
20006b78:	4602      	mov	r2, r0
20006b7a:	460b      	mov	r3, r1
20006b7c:	3708      	adds	r7, #8
20006b7e:	106d      	asrs	r5, r5, #1
20006b80:	d1ef      	bne.n	20006b62 <_dtoa_r+0x2ea>
20006b82:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006b86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006b8a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006b8e:	f7fd fd83 	bl	20004698 <__aeabi_ddiv>
20006b92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006b96:	9918      	ldr	r1, [sp, #96]	; 0x60
20006b98:	2900      	cmp	r1, #0
20006b9a:	f000 80de 	beq.w	20006d5a <_dtoa_r+0x4e2>
20006b9e:	f240 0300 	movw	r3, #0
20006ba2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ba6:	2200      	movs	r2, #0
20006ba8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006bac:	f04f 0500 	mov.w	r5, #0
20006bb0:	f003 fa14 	bl	20009fdc <__aeabi_dcmplt>
20006bb4:	b108      	cbz	r0, 20006bba <_dtoa_r+0x342>
20006bb6:	f04f 0501 	mov.w	r5, #1
20006bba:	9a08      	ldr	r2, [sp, #32]
20006bbc:	2a00      	cmp	r2, #0
20006bbe:	bfd4      	ite	le
20006bc0:	2500      	movle	r5, #0
20006bc2:	f005 0501 	andgt.w	r5, r5, #1
20006bc6:	2d00      	cmp	r5, #0
20006bc8:	f000 80c7 	beq.w	20006d5a <_dtoa_r+0x4e2>
20006bcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006bce:	2b00      	cmp	r3, #0
20006bd0:	f340 80f5 	ble.w	20006dbe <_dtoa_r+0x546>
20006bd4:	f240 0300 	movw	r3, #0
20006bd8:	2200      	movs	r2, #0
20006bda:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006bde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006be2:	f7fd fc2f 	bl	20004444 <__aeabi_dmul>
20006be6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006bea:	f108 0001 	add.w	r0, r8, #1
20006bee:	1e71      	subs	r1, r6, #1
20006bf0:	9112      	str	r1, [sp, #72]	; 0x48
20006bf2:	f7fd fbc1 	bl	20004378 <__aeabi_i2d>
20006bf6:	4602      	mov	r2, r0
20006bf8:	460b      	mov	r3, r1
20006bfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bfe:	f7fd fc21 	bl	20004444 <__aeabi_dmul>
20006c02:	f240 0300 	movw	r3, #0
20006c06:	2200      	movs	r2, #0
20006c08:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006c0c:	f7fd fa68 	bl	200040e0 <__adddf3>
20006c10:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20006c14:	4680      	mov	r8, r0
20006c16:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006c1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006c1c:	2b00      	cmp	r3, #0
20006c1e:	f000 83ad 	beq.w	2000737c <_dtoa_r+0xb04>
20006c22:	f64a 23c0 	movw	r3, #43712	; 0xaac0
20006c26:	f240 0100 	movw	r1, #0
20006c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c2e:	2000      	movs	r0, #0
20006c30:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20006c34:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006c38:	f8cd c00c 	str.w	ip, [sp, #12]
20006c3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006c40:	f7fd fd2a 	bl	20004698 <__aeabi_ddiv>
20006c44:	4642      	mov	r2, r8
20006c46:	464b      	mov	r3, r9
20006c48:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006c4a:	f7fd fa47 	bl	200040dc <__aeabi_dsub>
20006c4e:	4680      	mov	r8, r0
20006c50:	4689      	mov	r9, r1
20006c52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c56:	f7fd fe07 	bl	20004868 <__aeabi_d2iz>
20006c5a:	4607      	mov	r7, r0
20006c5c:	f7fd fb8c 	bl	20004378 <__aeabi_i2d>
20006c60:	4602      	mov	r2, r0
20006c62:	460b      	mov	r3, r1
20006c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c68:	f7fd fa38 	bl	200040dc <__aeabi_dsub>
20006c6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006c70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006c74:	4640      	mov	r0, r8
20006c76:	f805 3b01 	strb.w	r3, [r5], #1
20006c7a:	4649      	mov	r1, r9
20006c7c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006c80:	f003 f9ca 	bl	2000a018 <__aeabi_dcmpgt>
20006c84:	2800      	cmp	r0, #0
20006c86:	f040 8213 	bne.w	200070b0 <_dtoa_r+0x838>
20006c8a:	f240 0100 	movw	r1, #0
20006c8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006c92:	2000      	movs	r0, #0
20006c94:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c98:	f7fd fa20 	bl	200040dc <__aeabi_dsub>
20006c9c:	4602      	mov	r2, r0
20006c9e:	460b      	mov	r3, r1
20006ca0:	4640      	mov	r0, r8
20006ca2:	4649      	mov	r1, r9
20006ca4:	f003 f9b8 	bl	2000a018 <__aeabi_dcmpgt>
20006ca8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006cac:	2800      	cmp	r0, #0
20006cae:	f040 83e7 	bne.w	20007480 <_dtoa_r+0xc08>
20006cb2:	f1bc 0f01 	cmp.w	ip, #1
20006cb6:	f340 8082 	ble.w	20006dbe <_dtoa_r+0x546>
20006cba:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006cbe:	2701      	movs	r7, #1
20006cc0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006cc4:	961d      	str	r6, [sp, #116]	; 0x74
20006cc6:	4666      	mov	r6, ip
20006cc8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006ccc:	940c      	str	r4, [sp, #48]	; 0x30
20006cce:	e010      	b.n	20006cf2 <_dtoa_r+0x47a>
20006cd0:	f240 0100 	movw	r1, #0
20006cd4:	2000      	movs	r0, #0
20006cd6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006cda:	f7fd f9ff 	bl	200040dc <__aeabi_dsub>
20006cde:	4642      	mov	r2, r8
20006ce0:	464b      	mov	r3, r9
20006ce2:	f003 f97b 	bl	20009fdc <__aeabi_dcmplt>
20006ce6:	2800      	cmp	r0, #0
20006ce8:	f040 83c7 	bne.w	2000747a <_dtoa_r+0xc02>
20006cec:	42b7      	cmp	r7, r6
20006cee:	f280 848b 	bge.w	20007608 <_dtoa_r+0xd90>
20006cf2:	f240 0300 	movw	r3, #0
20006cf6:	4640      	mov	r0, r8
20006cf8:	4649      	mov	r1, r9
20006cfa:	2200      	movs	r2, #0
20006cfc:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006d00:	3501      	adds	r5, #1
20006d02:	f7fd fb9f 	bl	20004444 <__aeabi_dmul>
20006d06:	f240 0300 	movw	r3, #0
20006d0a:	2200      	movs	r2, #0
20006d0c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006d10:	4680      	mov	r8, r0
20006d12:	4689      	mov	r9, r1
20006d14:	4650      	mov	r0, sl
20006d16:	4659      	mov	r1, fp
20006d18:	f7fd fb94 	bl	20004444 <__aeabi_dmul>
20006d1c:	468b      	mov	fp, r1
20006d1e:	4682      	mov	sl, r0
20006d20:	f7fd fda2 	bl	20004868 <__aeabi_d2iz>
20006d24:	4604      	mov	r4, r0
20006d26:	f7fd fb27 	bl	20004378 <__aeabi_i2d>
20006d2a:	3430      	adds	r4, #48	; 0x30
20006d2c:	4602      	mov	r2, r0
20006d2e:	460b      	mov	r3, r1
20006d30:	4650      	mov	r0, sl
20006d32:	4659      	mov	r1, fp
20006d34:	f7fd f9d2 	bl	200040dc <__aeabi_dsub>
20006d38:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006d3a:	464b      	mov	r3, r9
20006d3c:	55d4      	strb	r4, [r2, r7]
20006d3e:	4642      	mov	r2, r8
20006d40:	3701      	adds	r7, #1
20006d42:	4682      	mov	sl, r0
20006d44:	468b      	mov	fp, r1
20006d46:	f003 f949 	bl	20009fdc <__aeabi_dcmplt>
20006d4a:	4652      	mov	r2, sl
20006d4c:	465b      	mov	r3, fp
20006d4e:	2800      	cmp	r0, #0
20006d50:	d0be      	beq.n	20006cd0 <_dtoa_r+0x458>
20006d52:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006d56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006d58:	e1aa      	b.n	200070b0 <_dtoa_r+0x838>
20006d5a:	4640      	mov	r0, r8
20006d5c:	f7fd fb0c 	bl	20004378 <__aeabi_i2d>
20006d60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006d64:	f7fd fb6e 	bl	20004444 <__aeabi_dmul>
20006d68:	f240 0300 	movw	r3, #0
20006d6c:	2200      	movs	r2, #0
20006d6e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006d72:	f7fd f9b5 	bl	200040e0 <__adddf3>
20006d76:	9a08      	ldr	r2, [sp, #32]
20006d78:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006d7c:	4680      	mov	r8, r0
20006d7e:	46a9      	mov	r9, r5
20006d80:	2a00      	cmp	r2, #0
20006d82:	f040 82ec 	bne.w	2000735e <_dtoa_r+0xae6>
20006d86:	f240 0300 	movw	r3, #0
20006d8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006d8e:	2200      	movs	r2, #0
20006d90:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006d94:	f7fd f9a2 	bl	200040dc <__aeabi_dsub>
20006d98:	4642      	mov	r2, r8
20006d9a:	462b      	mov	r3, r5
20006d9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006da0:	f003 f93a 	bl	2000a018 <__aeabi_dcmpgt>
20006da4:	2800      	cmp	r0, #0
20006da6:	f040 824a 	bne.w	2000723e <_dtoa_r+0x9c6>
20006daa:	4642      	mov	r2, r8
20006dac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006db0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006db4:	f003 f912 	bl	20009fdc <__aeabi_dcmplt>
20006db8:	2800      	cmp	r0, #0
20006dba:	f040 81d5 	bne.w	20007168 <_dtoa_r+0x8f0>
20006dbe:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006dc2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006dc4:	ea6f 0703 	mvn.w	r7, r3
20006dc8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006dcc:	2e0e      	cmp	r6, #14
20006dce:	bfcc      	ite	gt
20006dd0:	2700      	movgt	r7, #0
20006dd2:	f007 0701 	andle.w	r7, r7, #1
20006dd6:	2f00      	cmp	r7, #0
20006dd8:	f000 80b7 	beq.w	20006f4a <_dtoa_r+0x6d2>
20006ddc:	982b      	ldr	r0, [sp, #172]	; 0xac
20006dde:	f64a 23c0 	movw	r3, #43712	; 0xaac0
20006de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006de6:	9908      	ldr	r1, [sp, #32]
20006de8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006dec:	0fc2      	lsrs	r2, r0, #31
20006dee:	2900      	cmp	r1, #0
20006df0:	bfcc      	ite	gt
20006df2:	2200      	movgt	r2, #0
20006df4:	f002 0201 	andle.w	r2, r2, #1
20006df8:	e9d3 0100 	ldrd	r0, r1, [r3]
20006dfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006e00:	2a00      	cmp	r2, #0
20006e02:	f040 81a0 	bne.w	20007146 <_dtoa_r+0x8ce>
20006e06:	4602      	mov	r2, r0
20006e08:	460b      	mov	r3, r1
20006e0a:	4640      	mov	r0, r8
20006e0c:	4649      	mov	r1, r9
20006e0e:	f7fd fc43 	bl	20004698 <__aeabi_ddiv>
20006e12:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006e14:	f7fd fd28 	bl	20004868 <__aeabi_d2iz>
20006e18:	4682      	mov	sl, r0
20006e1a:	f7fd faad 	bl	20004378 <__aeabi_i2d>
20006e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006e22:	f7fd fb0f 	bl	20004444 <__aeabi_dmul>
20006e26:	4602      	mov	r2, r0
20006e28:	460b      	mov	r3, r1
20006e2a:	4640      	mov	r0, r8
20006e2c:	4649      	mov	r1, r9
20006e2e:	f7fd f955 	bl	200040dc <__aeabi_dsub>
20006e32:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006e36:	f805 3b01 	strb.w	r3, [r5], #1
20006e3a:	9a08      	ldr	r2, [sp, #32]
20006e3c:	2a01      	cmp	r2, #1
20006e3e:	4680      	mov	r8, r0
20006e40:	4689      	mov	r9, r1
20006e42:	d052      	beq.n	20006eea <_dtoa_r+0x672>
20006e44:	f240 0300 	movw	r3, #0
20006e48:	2200      	movs	r2, #0
20006e4a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006e4e:	f7fd faf9 	bl	20004444 <__aeabi_dmul>
20006e52:	2200      	movs	r2, #0
20006e54:	2300      	movs	r3, #0
20006e56:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006e5a:	f003 f8b5 	bl	20009fc8 <__aeabi_dcmpeq>
20006e5e:	2800      	cmp	r0, #0
20006e60:	f040 81eb 	bne.w	2000723a <_dtoa_r+0x9c2>
20006e64:	9810      	ldr	r0, [sp, #64]	; 0x40
20006e66:	f04f 0801 	mov.w	r8, #1
20006e6a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006e6e:	46a3      	mov	fp, r4
20006e70:	1c87      	adds	r7, r0, #2
20006e72:	960f      	str	r6, [sp, #60]	; 0x3c
20006e74:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006e78:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006e7c:	e00a      	b.n	20006e94 <_dtoa_r+0x61c>
20006e7e:	f7fd fae1 	bl	20004444 <__aeabi_dmul>
20006e82:	2200      	movs	r2, #0
20006e84:	2300      	movs	r3, #0
20006e86:	4604      	mov	r4, r0
20006e88:	460d      	mov	r5, r1
20006e8a:	f003 f89d 	bl	20009fc8 <__aeabi_dcmpeq>
20006e8e:	2800      	cmp	r0, #0
20006e90:	f040 81ce 	bne.w	20007230 <_dtoa_r+0x9b8>
20006e94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006e98:	4620      	mov	r0, r4
20006e9a:	4629      	mov	r1, r5
20006e9c:	f108 0801 	add.w	r8, r8, #1
20006ea0:	f7fd fbfa 	bl	20004698 <__aeabi_ddiv>
20006ea4:	463e      	mov	r6, r7
20006ea6:	f7fd fcdf 	bl	20004868 <__aeabi_d2iz>
20006eaa:	4682      	mov	sl, r0
20006eac:	f7fd fa64 	bl	20004378 <__aeabi_i2d>
20006eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006eb4:	f7fd fac6 	bl	20004444 <__aeabi_dmul>
20006eb8:	4602      	mov	r2, r0
20006eba:	460b      	mov	r3, r1
20006ebc:	4620      	mov	r0, r4
20006ebe:	4629      	mov	r1, r5
20006ec0:	f7fd f90c 	bl	200040dc <__aeabi_dsub>
20006ec4:	2200      	movs	r2, #0
20006ec6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006eca:	f807 cc01 	strb.w	ip, [r7, #-1]
20006ece:	3701      	adds	r7, #1
20006ed0:	45c1      	cmp	r9, r8
20006ed2:	f240 0300 	movw	r3, #0
20006ed6:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006eda:	d1d0      	bne.n	20006e7e <_dtoa_r+0x606>
20006edc:	4635      	mov	r5, r6
20006ede:	465c      	mov	r4, fp
20006ee0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006ee2:	4680      	mov	r8, r0
20006ee4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006ee8:	4689      	mov	r9, r1
20006eea:	4642      	mov	r2, r8
20006eec:	464b      	mov	r3, r9
20006eee:	4640      	mov	r0, r8
20006ef0:	4649      	mov	r1, r9
20006ef2:	f7fd f8f5 	bl	200040e0 <__adddf3>
20006ef6:	4680      	mov	r8, r0
20006ef8:	4689      	mov	r9, r1
20006efa:	4642      	mov	r2, r8
20006efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006f00:	464b      	mov	r3, r9
20006f02:	f003 f86b 	bl	20009fdc <__aeabi_dcmplt>
20006f06:	b960      	cbnz	r0, 20006f22 <_dtoa_r+0x6aa>
20006f08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006f0c:	4642      	mov	r2, r8
20006f0e:	464b      	mov	r3, r9
20006f10:	f003 f85a 	bl	20009fc8 <__aeabi_dcmpeq>
20006f14:	2800      	cmp	r0, #0
20006f16:	f000 8190 	beq.w	2000723a <_dtoa_r+0x9c2>
20006f1a:	f01a 0f01 	tst.w	sl, #1
20006f1e:	f000 818c 	beq.w	2000723a <_dtoa_r+0x9c2>
20006f22:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f24:	e000      	b.n	20006f28 <_dtoa_r+0x6b0>
20006f26:	461d      	mov	r5, r3
20006f28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006f2c:	1e6b      	subs	r3, r5, #1
20006f2e:	2a39      	cmp	r2, #57	; 0x39
20006f30:	f040 8367 	bne.w	20007602 <_dtoa_r+0xd8a>
20006f34:	428b      	cmp	r3, r1
20006f36:	d1f6      	bne.n	20006f26 <_dtoa_r+0x6ae>
20006f38:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f3a:	2330      	movs	r3, #48	; 0x30
20006f3c:	3601      	adds	r6, #1
20006f3e:	2231      	movs	r2, #49	; 0x31
20006f40:	700b      	strb	r3, [r1, #0]
20006f42:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006f44:	701a      	strb	r2, [r3, #0]
20006f46:	9612      	str	r6, [sp, #72]	; 0x48
20006f48:	e0b2      	b.n	200070b0 <_dtoa_r+0x838>
20006f4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006f4c:	2a00      	cmp	r2, #0
20006f4e:	f040 80df 	bne.w	20007110 <_dtoa_r+0x898>
20006f52:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006f54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006f56:	920c      	str	r2, [sp, #48]	; 0x30
20006f58:	2d00      	cmp	r5, #0
20006f5a:	bfd4      	ite	le
20006f5c:	2300      	movle	r3, #0
20006f5e:	2301      	movgt	r3, #1
20006f60:	f1ba 0f00 	cmp.w	sl, #0
20006f64:	bfd4      	ite	le
20006f66:	2300      	movle	r3, #0
20006f68:	f003 0301 	andgt.w	r3, r3, #1
20006f6c:	b14b      	cbz	r3, 20006f82 <_dtoa_r+0x70a>
20006f6e:	45aa      	cmp	sl, r5
20006f70:	bfb4      	ite	lt
20006f72:	4653      	movlt	r3, sl
20006f74:	462b      	movge	r3, r5
20006f76:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006f78:	ebc3 0a0a 	rsb	sl, r3, sl
20006f7c:	1aed      	subs	r5, r5, r3
20006f7e:	1ac0      	subs	r0, r0, r3
20006f80:	900f      	str	r0, [sp, #60]	; 0x3c
20006f82:	9915      	ldr	r1, [sp, #84]	; 0x54
20006f84:	2900      	cmp	r1, #0
20006f86:	dd1c      	ble.n	20006fc2 <_dtoa_r+0x74a>
20006f88:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006f8a:	2a00      	cmp	r2, #0
20006f8c:	f000 82e9 	beq.w	20007562 <_dtoa_r+0xcea>
20006f90:	2f00      	cmp	r7, #0
20006f92:	dd12      	ble.n	20006fba <_dtoa_r+0x742>
20006f94:	990c      	ldr	r1, [sp, #48]	; 0x30
20006f96:	463a      	mov	r2, r7
20006f98:	4620      	mov	r0, r4
20006f9a:	f002 f96b 	bl	20009274 <__pow5mult>
20006f9e:	465a      	mov	r2, fp
20006fa0:	900c      	str	r0, [sp, #48]	; 0x30
20006fa2:	4620      	mov	r0, r4
20006fa4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006fa6:	f002 f87d 	bl	200090a4 <__multiply>
20006faa:	4659      	mov	r1, fp
20006fac:	4603      	mov	r3, r0
20006fae:	4620      	mov	r0, r4
20006fb0:	9303      	str	r3, [sp, #12]
20006fb2:	f001 fee3 	bl	20008d7c <_Bfree>
20006fb6:	9b03      	ldr	r3, [sp, #12]
20006fb8:	469b      	mov	fp, r3
20006fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006fbc:	1bda      	subs	r2, r3, r7
20006fbe:	f040 8311 	bne.w	200075e4 <_dtoa_r+0xd6c>
20006fc2:	2101      	movs	r1, #1
20006fc4:	4620      	mov	r0, r4
20006fc6:	f002 f907 	bl	200091d8 <__i2b>
20006fca:	9006      	str	r0, [sp, #24]
20006fcc:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006fce:	2800      	cmp	r0, #0
20006fd0:	dd05      	ble.n	20006fde <_dtoa_r+0x766>
20006fd2:	9906      	ldr	r1, [sp, #24]
20006fd4:	4620      	mov	r0, r4
20006fd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006fd8:	f002 f94c 	bl	20009274 <__pow5mult>
20006fdc:	9006      	str	r0, [sp, #24]
20006fde:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006fe0:	2901      	cmp	r1, #1
20006fe2:	f340 810a 	ble.w	200071fa <_dtoa_r+0x982>
20006fe6:	2700      	movs	r7, #0
20006fe8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006fea:	2b00      	cmp	r3, #0
20006fec:	f040 8261 	bne.w	200074b2 <_dtoa_r+0xc3a>
20006ff0:	2301      	movs	r3, #1
20006ff2:	4453      	add	r3, sl
20006ff4:	f013 031f 	ands.w	r3, r3, #31
20006ff8:	f040 812a 	bne.w	20007250 <_dtoa_r+0x9d8>
20006ffc:	231c      	movs	r3, #28
20006ffe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007000:	449a      	add	sl, r3
20007002:	18ed      	adds	r5, r5, r3
20007004:	18d2      	adds	r2, r2, r3
20007006:	920f      	str	r2, [sp, #60]	; 0x3c
20007008:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000700a:	2b00      	cmp	r3, #0
2000700c:	dd05      	ble.n	2000701a <_dtoa_r+0x7a2>
2000700e:	4659      	mov	r1, fp
20007010:	461a      	mov	r2, r3
20007012:	4620      	mov	r0, r4
20007014:	f001 ffe8 	bl	20008fe8 <__lshift>
20007018:	4683      	mov	fp, r0
2000701a:	f1ba 0f00 	cmp.w	sl, #0
2000701e:	dd05      	ble.n	2000702c <_dtoa_r+0x7b4>
20007020:	9906      	ldr	r1, [sp, #24]
20007022:	4652      	mov	r2, sl
20007024:	4620      	mov	r0, r4
20007026:	f001 ffdf 	bl	20008fe8 <__lshift>
2000702a:	9006      	str	r0, [sp, #24]
2000702c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000702e:	2800      	cmp	r0, #0
20007030:	f040 8229 	bne.w	20007486 <_dtoa_r+0xc0e>
20007034:	982a      	ldr	r0, [sp, #168]	; 0xa8
20007036:	9908      	ldr	r1, [sp, #32]
20007038:	2802      	cmp	r0, #2
2000703a:	bfd4      	ite	le
2000703c:	2300      	movle	r3, #0
2000703e:	2301      	movgt	r3, #1
20007040:	2900      	cmp	r1, #0
20007042:	bfcc      	ite	gt
20007044:	2300      	movgt	r3, #0
20007046:	f003 0301 	andle.w	r3, r3, #1
2000704a:	2b00      	cmp	r3, #0
2000704c:	f000 810c 	beq.w	20007268 <_dtoa_r+0x9f0>
20007050:	2900      	cmp	r1, #0
20007052:	f040 808c 	bne.w	2000716e <_dtoa_r+0x8f6>
20007056:	2205      	movs	r2, #5
20007058:	9906      	ldr	r1, [sp, #24]
2000705a:	9b08      	ldr	r3, [sp, #32]
2000705c:	4620      	mov	r0, r4
2000705e:	f002 f8c5 	bl	200091ec <__multadd>
20007062:	9006      	str	r0, [sp, #24]
20007064:	4658      	mov	r0, fp
20007066:	9906      	ldr	r1, [sp, #24]
20007068:	f001 fd4e 	bl	20008b08 <__mcmp>
2000706c:	2800      	cmp	r0, #0
2000706e:	dd7e      	ble.n	2000716e <_dtoa_r+0x8f6>
20007070:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007072:	3601      	adds	r6, #1
20007074:	2700      	movs	r7, #0
20007076:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000707a:	2331      	movs	r3, #49	; 0x31
2000707c:	f805 3b01 	strb.w	r3, [r5], #1
20007080:	9906      	ldr	r1, [sp, #24]
20007082:	4620      	mov	r0, r4
20007084:	f001 fe7a 	bl	20008d7c <_Bfree>
20007088:	f1ba 0f00 	cmp.w	sl, #0
2000708c:	f000 80d5 	beq.w	2000723a <_dtoa_r+0x9c2>
20007090:	1e3b      	subs	r3, r7, #0
20007092:	bf18      	it	ne
20007094:	2301      	movne	r3, #1
20007096:	4557      	cmp	r7, sl
20007098:	bf0c      	ite	eq
2000709a:	2300      	moveq	r3, #0
2000709c:	f003 0301 	andne.w	r3, r3, #1
200070a0:	2b00      	cmp	r3, #0
200070a2:	f040 80d0 	bne.w	20007246 <_dtoa_r+0x9ce>
200070a6:	4651      	mov	r1, sl
200070a8:	4620      	mov	r0, r4
200070aa:	f001 fe67 	bl	20008d7c <_Bfree>
200070ae:	9612      	str	r6, [sp, #72]	; 0x48
200070b0:	4620      	mov	r0, r4
200070b2:	4659      	mov	r1, fp
200070b4:	f001 fe62 	bl	20008d7c <_Bfree>
200070b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200070ba:	1c53      	adds	r3, r2, #1
200070bc:	2200      	movs	r2, #0
200070be:	702a      	strb	r2, [r5, #0]
200070c0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200070c2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200070c4:	6003      	str	r3, [r0, #0]
200070c6:	2900      	cmp	r1, #0
200070c8:	f000 81d4 	beq.w	20007474 <_dtoa_r+0xbfc>
200070cc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200070ce:	9810      	ldr	r0, [sp, #64]	; 0x40
200070d0:	6015      	str	r5, [r2, #0]
200070d2:	e412      	b.n	200068fa <_dtoa_r+0x82>
200070d4:	2010      	movs	r0, #16
200070d6:	f001 f889 	bl	200081ec <malloc>
200070da:	60c6      	str	r6, [r0, #12]
200070dc:	6046      	str	r6, [r0, #4]
200070de:	6086      	str	r6, [r0, #8]
200070e0:	6006      	str	r6, [r0, #0]
200070e2:	4606      	mov	r6, r0
200070e4:	6260      	str	r0, [r4, #36]	; 0x24
200070e6:	f7ff bbd2 	b.w	2000688e <_dtoa_r+0x16>
200070ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
200070ec:	4271      	negs	r1, r6
200070ee:	2200      	movs	r2, #0
200070f0:	9115      	str	r1, [sp, #84]	; 0x54
200070f2:	1b80      	subs	r0, r0, r6
200070f4:	9217      	str	r2, [sp, #92]	; 0x5c
200070f6:	900f      	str	r0, [sp, #60]	; 0x3c
200070f8:	e48a      	b.n	20006a10 <_dtoa_r+0x198>
200070fa:	2100      	movs	r1, #0
200070fc:	3e01      	subs	r6, #1
200070fe:	9118      	str	r1, [sp, #96]	; 0x60
20007100:	e472      	b.n	200069e8 <_dtoa_r+0x170>
20007102:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20007106:	f04f 0802 	mov.w	r8, #2
2000710a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000710e:	e521      	b.n	20006b54 <_dtoa_r+0x2dc>
20007110:	982a      	ldr	r0, [sp, #168]	; 0xa8
20007112:	2801      	cmp	r0, #1
20007114:	f340 826c 	ble.w	200075f0 <_dtoa_r+0xd78>
20007118:	9a08      	ldr	r2, [sp, #32]
2000711a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000711c:	1e53      	subs	r3, r2, #1
2000711e:	4298      	cmp	r0, r3
20007120:	f2c0 8258 	blt.w	200075d4 <_dtoa_r+0xd5c>
20007124:	1ac7      	subs	r7, r0, r3
20007126:	9b08      	ldr	r3, [sp, #32]
20007128:	2b00      	cmp	r3, #0
2000712a:	bfa8      	it	ge
2000712c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000712e:	f2c0 8273 	blt.w	20007618 <_dtoa_r+0xda0>
20007132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007134:	4620      	mov	r0, r4
20007136:	2101      	movs	r1, #1
20007138:	449a      	add	sl, r3
2000713a:	18d2      	adds	r2, r2, r3
2000713c:	920f      	str	r2, [sp, #60]	; 0x3c
2000713e:	f002 f84b 	bl	200091d8 <__i2b>
20007142:	900c      	str	r0, [sp, #48]	; 0x30
20007144:	e708      	b.n	20006f58 <_dtoa_r+0x6e0>
20007146:	9b08      	ldr	r3, [sp, #32]
20007148:	b973      	cbnz	r3, 20007168 <_dtoa_r+0x8f0>
2000714a:	f240 0300 	movw	r3, #0
2000714e:	2200      	movs	r2, #0
20007150:	f2c4 0314 	movt	r3, #16404	; 0x4014
20007154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20007158:	f7fd f974 	bl	20004444 <__aeabi_dmul>
2000715c:	4642      	mov	r2, r8
2000715e:	464b      	mov	r3, r9
20007160:	f002 ff50 	bl	2000a004 <__aeabi_dcmpge>
20007164:	2800      	cmp	r0, #0
20007166:	d06a      	beq.n	2000723e <_dtoa_r+0x9c6>
20007168:	2200      	movs	r2, #0
2000716a:	9206      	str	r2, [sp, #24]
2000716c:	920c      	str	r2, [sp, #48]	; 0x30
2000716e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20007170:	2700      	movs	r7, #0
20007172:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20007176:	43de      	mvns	r6, r3
20007178:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000717a:	e781      	b.n	20007080 <_dtoa_r+0x808>
2000717c:	2100      	movs	r1, #0
2000717e:	9116      	str	r1, [sp, #88]	; 0x58
20007180:	982b      	ldr	r0, [sp, #172]	; 0xac
20007182:	2800      	cmp	r0, #0
20007184:	f340 819f 	ble.w	200074c6 <_dtoa_r+0xc4e>
20007188:	982b      	ldr	r0, [sp, #172]	; 0xac
2000718a:	4601      	mov	r1, r0
2000718c:	9011      	str	r0, [sp, #68]	; 0x44
2000718e:	9008      	str	r0, [sp, #32]
20007190:	6a65      	ldr	r5, [r4, #36]	; 0x24
20007192:	2200      	movs	r2, #0
20007194:	2917      	cmp	r1, #23
20007196:	606a      	str	r2, [r5, #4]
20007198:	f240 82ab 	bls.w	200076f2 <_dtoa_r+0xe7a>
2000719c:	2304      	movs	r3, #4
2000719e:	005b      	lsls	r3, r3, #1
200071a0:	3201      	adds	r2, #1
200071a2:	f103 0014 	add.w	r0, r3, #20
200071a6:	4288      	cmp	r0, r1
200071a8:	d9f9      	bls.n	2000719e <_dtoa_r+0x926>
200071aa:	9b08      	ldr	r3, [sp, #32]
200071ac:	606a      	str	r2, [r5, #4]
200071ae:	2b0e      	cmp	r3, #14
200071b0:	bf8c      	ite	hi
200071b2:	2700      	movhi	r7, #0
200071b4:	f007 0701 	andls.w	r7, r7, #1
200071b8:	e49d      	b.n	20006af6 <_dtoa_r+0x27e>
200071ba:	2201      	movs	r2, #1
200071bc:	9216      	str	r2, [sp, #88]	; 0x58
200071be:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200071c0:	18f3      	adds	r3, r6, r3
200071c2:	9311      	str	r3, [sp, #68]	; 0x44
200071c4:	1c59      	adds	r1, r3, #1
200071c6:	2900      	cmp	r1, #0
200071c8:	bfc8      	it	gt
200071ca:	9108      	strgt	r1, [sp, #32]
200071cc:	dce0      	bgt.n	20007190 <_dtoa_r+0x918>
200071ce:	290e      	cmp	r1, #14
200071d0:	bf8c      	ite	hi
200071d2:	2700      	movhi	r7, #0
200071d4:	f007 0701 	andls.w	r7, r7, #1
200071d8:	9108      	str	r1, [sp, #32]
200071da:	e489      	b.n	20006af0 <_dtoa_r+0x278>
200071dc:	2301      	movs	r3, #1
200071de:	9316      	str	r3, [sp, #88]	; 0x58
200071e0:	e7ce      	b.n	20007180 <_dtoa_r+0x908>
200071e2:	2200      	movs	r2, #0
200071e4:	9216      	str	r2, [sp, #88]	; 0x58
200071e6:	e7ea      	b.n	200071be <_dtoa_r+0x946>
200071e8:	f04f 33ff 	mov.w	r3, #4294967295
200071ec:	2700      	movs	r7, #0
200071ee:	2001      	movs	r0, #1
200071f0:	9311      	str	r3, [sp, #68]	; 0x44
200071f2:	9016      	str	r0, [sp, #88]	; 0x58
200071f4:	9308      	str	r3, [sp, #32]
200071f6:	972b      	str	r7, [sp, #172]	; 0xac
200071f8:	e47a      	b.n	20006af0 <_dtoa_r+0x278>
200071fa:	f1b8 0f00 	cmp.w	r8, #0
200071fe:	f47f aef2 	bne.w	20006fe6 <_dtoa_r+0x76e>
20007202:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20007206:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000720a:	2b00      	cmp	r3, #0
2000720c:	f47f aeeb 	bne.w	20006fe6 <_dtoa_r+0x76e>
20007210:	f240 0300 	movw	r3, #0
20007214:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007218:	ea09 0303 	and.w	r3, r9, r3
2000721c:	2b00      	cmp	r3, #0
2000721e:	f43f aee2 	beq.w	20006fe6 <_dtoa_r+0x76e>
20007222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007224:	f10a 0a01 	add.w	sl, sl, #1
20007228:	2701      	movs	r7, #1
2000722a:	3201      	adds	r2, #1
2000722c:	920f      	str	r2, [sp, #60]	; 0x3c
2000722e:	e6db      	b.n	20006fe8 <_dtoa_r+0x770>
20007230:	4635      	mov	r5, r6
20007232:	465c      	mov	r4, fp
20007234:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20007236:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000723a:	9612      	str	r6, [sp, #72]	; 0x48
2000723c:	e738      	b.n	200070b0 <_dtoa_r+0x838>
2000723e:	2000      	movs	r0, #0
20007240:	9006      	str	r0, [sp, #24]
20007242:	900c      	str	r0, [sp, #48]	; 0x30
20007244:	e714      	b.n	20007070 <_dtoa_r+0x7f8>
20007246:	4639      	mov	r1, r7
20007248:	4620      	mov	r0, r4
2000724a:	f001 fd97 	bl	20008d7c <_Bfree>
2000724e:	e72a      	b.n	200070a6 <_dtoa_r+0x82e>
20007250:	f1c3 0320 	rsb	r3, r3, #32
20007254:	2b04      	cmp	r3, #4
20007256:	f340 8254 	ble.w	20007702 <_dtoa_r+0xe8a>
2000725a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000725c:	3b04      	subs	r3, #4
2000725e:	449a      	add	sl, r3
20007260:	18ed      	adds	r5, r5, r3
20007262:	18c9      	adds	r1, r1, r3
20007264:	910f      	str	r1, [sp, #60]	; 0x3c
20007266:	e6cf      	b.n	20007008 <_dtoa_r+0x790>
20007268:	9916      	ldr	r1, [sp, #88]	; 0x58
2000726a:	2900      	cmp	r1, #0
2000726c:	f000 8131 	beq.w	200074d2 <_dtoa_r+0xc5a>
20007270:	2d00      	cmp	r5, #0
20007272:	dd05      	ble.n	20007280 <_dtoa_r+0xa08>
20007274:	990c      	ldr	r1, [sp, #48]	; 0x30
20007276:	462a      	mov	r2, r5
20007278:	4620      	mov	r0, r4
2000727a:	f001 feb5 	bl	20008fe8 <__lshift>
2000727e:	900c      	str	r0, [sp, #48]	; 0x30
20007280:	2f00      	cmp	r7, #0
20007282:	f040 81ea 	bne.w	2000765a <_dtoa_r+0xde2>
20007286:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000728a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000728c:	2301      	movs	r3, #1
2000728e:	f008 0001 	and.w	r0, r8, #1
20007292:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20007294:	9011      	str	r0, [sp, #68]	; 0x44
20007296:	950f      	str	r5, [sp, #60]	; 0x3c
20007298:	461d      	mov	r5, r3
2000729a:	960c      	str	r6, [sp, #48]	; 0x30
2000729c:	9906      	ldr	r1, [sp, #24]
2000729e:	4658      	mov	r0, fp
200072a0:	f7ff fa5a 	bl	20006758 <quorem>
200072a4:	4639      	mov	r1, r7
200072a6:	3030      	adds	r0, #48	; 0x30
200072a8:	900b      	str	r0, [sp, #44]	; 0x2c
200072aa:	4658      	mov	r0, fp
200072ac:	f001 fc2c 	bl	20008b08 <__mcmp>
200072b0:	9906      	ldr	r1, [sp, #24]
200072b2:	4652      	mov	r2, sl
200072b4:	4606      	mov	r6, r0
200072b6:	4620      	mov	r0, r4
200072b8:	f001 fe1a 	bl	20008ef0 <__mdiff>
200072bc:	68c3      	ldr	r3, [r0, #12]
200072be:	4680      	mov	r8, r0
200072c0:	2b00      	cmp	r3, #0
200072c2:	d03d      	beq.n	20007340 <_dtoa_r+0xac8>
200072c4:	f04f 0901 	mov.w	r9, #1
200072c8:	4641      	mov	r1, r8
200072ca:	4620      	mov	r0, r4
200072cc:	f001 fd56 	bl	20008d7c <_Bfree>
200072d0:	992a      	ldr	r1, [sp, #168]	; 0xa8
200072d2:	ea59 0101 	orrs.w	r1, r9, r1
200072d6:	d103      	bne.n	200072e0 <_dtoa_r+0xa68>
200072d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200072da:	2a00      	cmp	r2, #0
200072dc:	f000 81eb 	beq.w	200076b6 <_dtoa_r+0xe3e>
200072e0:	2e00      	cmp	r6, #0
200072e2:	f2c0 819e 	blt.w	20007622 <_dtoa_r+0xdaa>
200072e6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200072e8:	4332      	orrs	r2, r6
200072ea:	d103      	bne.n	200072f4 <_dtoa_r+0xa7c>
200072ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
200072ee:	2b00      	cmp	r3, #0
200072f0:	f000 8197 	beq.w	20007622 <_dtoa_r+0xdaa>
200072f4:	f1b9 0f00 	cmp.w	r9, #0
200072f8:	f300 81ce 	bgt.w	20007698 <_dtoa_r+0xe20>
200072fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
200072fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007300:	f801 2b01 	strb.w	r2, [r1], #1
20007304:	9b08      	ldr	r3, [sp, #32]
20007306:	910f      	str	r1, [sp, #60]	; 0x3c
20007308:	429d      	cmp	r5, r3
2000730a:	f000 81c2 	beq.w	20007692 <_dtoa_r+0xe1a>
2000730e:	4659      	mov	r1, fp
20007310:	220a      	movs	r2, #10
20007312:	2300      	movs	r3, #0
20007314:	4620      	mov	r0, r4
20007316:	f001 ff69 	bl	200091ec <__multadd>
2000731a:	4557      	cmp	r7, sl
2000731c:	4639      	mov	r1, r7
2000731e:	4683      	mov	fp, r0
20007320:	d014      	beq.n	2000734c <_dtoa_r+0xad4>
20007322:	220a      	movs	r2, #10
20007324:	2300      	movs	r3, #0
20007326:	4620      	mov	r0, r4
20007328:	3501      	adds	r5, #1
2000732a:	f001 ff5f 	bl	200091ec <__multadd>
2000732e:	4651      	mov	r1, sl
20007330:	220a      	movs	r2, #10
20007332:	2300      	movs	r3, #0
20007334:	4607      	mov	r7, r0
20007336:	4620      	mov	r0, r4
20007338:	f001 ff58 	bl	200091ec <__multadd>
2000733c:	4682      	mov	sl, r0
2000733e:	e7ad      	b.n	2000729c <_dtoa_r+0xa24>
20007340:	4658      	mov	r0, fp
20007342:	4641      	mov	r1, r8
20007344:	f001 fbe0 	bl	20008b08 <__mcmp>
20007348:	4681      	mov	r9, r0
2000734a:	e7bd      	b.n	200072c8 <_dtoa_r+0xa50>
2000734c:	4620      	mov	r0, r4
2000734e:	220a      	movs	r2, #10
20007350:	2300      	movs	r3, #0
20007352:	3501      	adds	r5, #1
20007354:	f001 ff4a 	bl	200091ec <__multadd>
20007358:	4607      	mov	r7, r0
2000735a:	4682      	mov	sl, r0
2000735c:	e79e      	b.n	2000729c <_dtoa_r+0xa24>
2000735e:	9612      	str	r6, [sp, #72]	; 0x48
20007360:	f8dd c020 	ldr.w	ip, [sp, #32]
20007364:	e459      	b.n	20006c1a <_dtoa_r+0x3a2>
20007366:	4275      	negs	r5, r6
20007368:	2d00      	cmp	r5, #0
2000736a:	f040 8101 	bne.w	20007570 <_dtoa_r+0xcf8>
2000736e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007372:	f04f 0802 	mov.w	r8, #2
20007376:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000737a:	e40c      	b.n	20006b96 <_dtoa_r+0x31e>
2000737c:	f64a 21c0 	movw	r1, #43712	; 0xaac0
20007380:	4642      	mov	r2, r8
20007382:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007386:	464b      	mov	r3, r9
20007388:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000738c:	f8cd c00c 	str.w	ip, [sp, #12]
20007390:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007392:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20007396:	f7fd f855 	bl	20004444 <__aeabi_dmul>
2000739a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000739e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200073a2:	f7fd fa61 	bl	20004868 <__aeabi_d2iz>
200073a6:	4607      	mov	r7, r0
200073a8:	f7fc ffe6 	bl	20004378 <__aeabi_i2d>
200073ac:	460b      	mov	r3, r1
200073ae:	4602      	mov	r2, r0
200073b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200073b4:	f7fc fe92 	bl	200040dc <__aeabi_dsub>
200073b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200073bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200073c0:	f805 3b01 	strb.w	r3, [r5], #1
200073c4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200073c8:	f1bc 0f01 	cmp.w	ip, #1
200073cc:	d029      	beq.n	20007422 <_dtoa_r+0xbaa>
200073ce:	46d1      	mov	r9, sl
200073d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200073d4:	46b2      	mov	sl, r6
200073d6:	9e10      	ldr	r6, [sp, #64]	; 0x40
200073d8:	951c      	str	r5, [sp, #112]	; 0x70
200073da:	2701      	movs	r7, #1
200073dc:	4665      	mov	r5, ip
200073de:	46a0      	mov	r8, r4
200073e0:	f240 0300 	movw	r3, #0
200073e4:	2200      	movs	r2, #0
200073e6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200073ea:	f7fd f82b 	bl	20004444 <__aeabi_dmul>
200073ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200073f2:	f7fd fa39 	bl	20004868 <__aeabi_d2iz>
200073f6:	4604      	mov	r4, r0
200073f8:	f7fc ffbe 	bl	20004378 <__aeabi_i2d>
200073fc:	3430      	adds	r4, #48	; 0x30
200073fe:	4602      	mov	r2, r0
20007400:	460b      	mov	r3, r1
20007402:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007406:	f7fc fe69 	bl	200040dc <__aeabi_dsub>
2000740a:	55f4      	strb	r4, [r6, r7]
2000740c:	3701      	adds	r7, #1
2000740e:	42af      	cmp	r7, r5
20007410:	d1e6      	bne.n	200073e0 <_dtoa_r+0xb68>
20007412:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20007414:	3f01      	subs	r7, #1
20007416:	4656      	mov	r6, sl
20007418:	4644      	mov	r4, r8
2000741a:	46ca      	mov	sl, r9
2000741c:	19ed      	adds	r5, r5, r7
2000741e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007422:	f240 0300 	movw	r3, #0
20007426:	2200      	movs	r2, #0
20007428:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000742c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20007430:	f7fc fe56 	bl	200040e0 <__adddf3>
20007434:	4602      	mov	r2, r0
20007436:	460b      	mov	r3, r1
20007438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000743c:	f002 fdec 	bl	2000a018 <__aeabi_dcmpgt>
20007440:	b9f0      	cbnz	r0, 20007480 <_dtoa_r+0xc08>
20007442:	f240 0100 	movw	r1, #0
20007446:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000744a:	2000      	movs	r0, #0
2000744c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007450:	f7fc fe44 	bl	200040dc <__aeabi_dsub>
20007454:	4602      	mov	r2, r0
20007456:	460b      	mov	r3, r1
20007458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000745c:	f002 fdbe 	bl	20009fdc <__aeabi_dcmplt>
20007460:	2800      	cmp	r0, #0
20007462:	f43f acac 	beq.w	20006dbe <_dtoa_r+0x546>
20007466:	462b      	mov	r3, r5
20007468:	461d      	mov	r5, r3
2000746a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000746e:	2a30      	cmp	r2, #48	; 0x30
20007470:	d0fa      	beq.n	20007468 <_dtoa_r+0xbf0>
20007472:	e61d      	b.n	200070b0 <_dtoa_r+0x838>
20007474:	9810      	ldr	r0, [sp, #64]	; 0x40
20007476:	f7ff ba40 	b.w	200068fa <_dtoa_r+0x82>
2000747a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000747e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007480:	9e12      	ldr	r6, [sp, #72]	; 0x48
20007482:	9910      	ldr	r1, [sp, #64]	; 0x40
20007484:	e550      	b.n	20006f28 <_dtoa_r+0x6b0>
20007486:	4658      	mov	r0, fp
20007488:	9906      	ldr	r1, [sp, #24]
2000748a:	f001 fb3d 	bl	20008b08 <__mcmp>
2000748e:	2800      	cmp	r0, #0
20007490:	f6bf add0 	bge.w	20007034 <_dtoa_r+0x7bc>
20007494:	4659      	mov	r1, fp
20007496:	4620      	mov	r0, r4
20007498:	220a      	movs	r2, #10
2000749a:	2300      	movs	r3, #0
2000749c:	f001 fea6 	bl	200091ec <__multadd>
200074a0:	9916      	ldr	r1, [sp, #88]	; 0x58
200074a2:	3e01      	subs	r6, #1
200074a4:	4683      	mov	fp, r0
200074a6:	2900      	cmp	r1, #0
200074a8:	f040 8119 	bne.w	200076de <_dtoa_r+0xe66>
200074ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
200074ae:	9208      	str	r2, [sp, #32]
200074b0:	e5c0      	b.n	20007034 <_dtoa_r+0x7bc>
200074b2:	9806      	ldr	r0, [sp, #24]
200074b4:	6903      	ldr	r3, [r0, #16]
200074b6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200074ba:	6918      	ldr	r0, [r3, #16]
200074bc:	f001 fad2 	bl	20008a64 <__hi0bits>
200074c0:	f1c0 0320 	rsb	r3, r0, #32
200074c4:	e595      	b.n	20006ff2 <_dtoa_r+0x77a>
200074c6:	2101      	movs	r1, #1
200074c8:	9111      	str	r1, [sp, #68]	; 0x44
200074ca:	9108      	str	r1, [sp, #32]
200074cc:	912b      	str	r1, [sp, #172]	; 0xac
200074ce:	f7ff bb0f 	b.w	20006af0 <_dtoa_r+0x278>
200074d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200074d4:	46b1      	mov	r9, r6
200074d6:	9f16      	ldr	r7, [sp, #88]	; 0x58
200074d8:	46aa      	mov	sl, r5
200074da:	f8dd 8018 	ldr.w	r8, [sp, #24]
200074de:	9e08      	ldr	r6, [sp, #32]
200074e0:	e002      	b.n	200074e8 <_dtoa_r+0xc70>
200074e2:	f001 fe83 	bl	200091ec <__multadd>
200074e6:	4683      	mov	fp, r0
200074e8:	4641      	mov	r1, r8
200074ea:	4658      	mov	r0, fp
200074ec:	f7ff f934 	bl	20006758 <quorem>
200074f0:	3501      	adds	r5, #1
200074f2:	220a      	movs	r2, #10
200074f4:	2300      	movs	r3, #0
200074f6:	4659      	mov	r1, fp
200074f8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200074fc:	f80a c007 	strb.w	ip, [sl, r7]
20007500:	3701      	adds	r7, #1
20007502:	4620      	mov	r0, r4
20007504:	42be      	cmp	r6, r7
20007506:	dcec      	bgt.n	200074e2 <_dtoa_r+0xc6a>
20007508:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000750c:	464e      	mov	r6, r9
2000750e:	2700      	movs	r7, #0
20007510:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007514:	4659      	mov	r1, fp
20007516:	2201      	movs	r2, #1
20007518:	4620      	mov	r0, r4
2000751a:	f001 fd65 	bl	20008fe8 <__lshift>
2000751e:	9906      	ldr	r1, [sp, #24]
20007520:	4683      	mov	fp, r0
20007522:	f001 faf1 	bl	20008b08 <__mcmp>
20007526:	2800      	cmp	r0, #0
20007528:	dd0f      	ble.n	2000754a <_dtoa_r+0xcd2>
2000752a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000752c:	e000      	b.n	20007530 <_dtoa_r+0xcb8>
2000752e:	461d      	mov	r5, r3
20007530:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20007534:	1e6b      	subs	r3, r5, #1
20007536:	2a39      	cmp	r2, #57	; 0x39
20007538:	f040 808c 	bne.w	20007654 <_dtoa_r+0xddc>
2000753c:	428b      	cmp	r3, r1
2000753e:	d1f6      	bne.n	2000752e <_dtoa_r+0xcb6>
20007540:	9910      	ldr	r1, [sp, #64]	; 0x40
20007542:	2331      	movs	r3, #49	; 0x31
20007544:	3601      	adds	r6, #1
20007546:	700b      	strb	r3, [r1, #0]
20007548:	e59a      	b.n	20007080 <_dtoa_r+0x808>
2000754a:	d103      	bne.n	20007554 <_dtoa_r+0xcdc>
2000754c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000754e:	f010 0f01 	tst.w	r0, #1
20007552:	d1ea      	bne.n	2000752a <_dtoa_r+0xcb2>
20007554:	462b      	mov	r3, r5
20007556:	461d      	mov	r5, r3
20007558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000755c:	2a30      	cmp	r2, #48	; 0x30
2000755e:	d0fa      	beq.n	20007556 <_dtoa_r+0xcde>
20007560:	e58e      	b.n	20007080 <_dtoa_r+0x808>
20007562:	4659      	mov	r1, fp
20007564:	9a15      	ldr	r2, [sp, #84]	; 0x54
20007566:	4620      	mov	r0, r4
20007568:	f001 fe84 	bl	20009274 <__pow5mult>
2000756c:	4683      	mov	fp, r0
2000756e:	e528      	b.n	20006fc2 <_dtoa_r+0x74a>
20007570:	f005 030f 	and.w	r3, r5, #15
20007574:	f64a 22c0 	movw	r2, #43712	; 0xaac0
20007578:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000757c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007580:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20007584:	e9d3 2300 	ldrd	r2, r3, [r3]
20007588:	f7fc ff5c 	bl	20004444 <__aeabi_dmul>
2000758c:	112d      	asrs	r5, r5, #4
2000758e:	bf08      	it	eq
20007590:	f04f 0802 	moveq.w	r8, #2
20007594:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007598:	f43f aafd 	beq.w	20006b96 <_dtoa_r+0x31e>
2000759c:	f64a 3798 	movw	r7, #43928	; 0xab98
200075a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200075a4:	f04f 0802 	mov.w	r8, #2
200075a8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200075ac:	f015 0f01 	tst.w	r5, #1
200075b0:	4610      	mov	r0, r2
200075b2:	4619      	mov	r1, r3
200075b4:	d007      	beq.n	200075c6 <_dtoa_r+0xd4e>
200075b6:	e9d7 2300 	ldrd	r2, r3, [r7]
200075ba:	f108 0801 	add.w	r8, r8, #1
200075be:	f7fc ff41 	bl	20004444 <__aeabi_dmul>
200075c2:	4602      	mov	r2, r0
200075c4:	460b      	mov	r3, r1
200075c6:	3708      	adds	r7, #8
200075c8:	106d      	asrs	r5, r5, #1
200075ca:	d1ef      	bne.n	200075ac <_dtoa_r+0xd34>
200075cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200075d0:	f7ff bae1 	b.w	20006b96 <_dtoa_r+0x31e>
200075d4:	9915      	ldr	r1, [sp, #84]	; 0x54
200075d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200075d8:	1a5b      	subs	r3, r3, r1
200075da:	18c9      	adds	r1, r1, r3
200075dc:	18d2      	adds	r2, r2, r3
200075de:	9115      	str	r1, [sp, #84]	; 0x54
200075e0:	9217      	str	r2, [sp, #92]	; 0x5c
200075e2:	e5a0      	b.n	20007126 <_dtoa_r+0x8ae>
200075e4:	4659      	mov	r1, fp
200075e6:	4620      	mov	r0, r4
200075e8:	f001 fe44 	bl	20009274 <__pow5mult>
200075ec:	4683      	mov	fp, r0
200075ee:	e4e8      	b.n	20006fc2 <_dtoa_r+0x74a>
200075f0:	9919      	ldr	r1, [sp, #100]	; 0x64
200075f2:	2900      	cmp	r1, #0
200075f4:	d047      	beq.n	20007686 <_dtoa_r+0xe0e>
200075f6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200075fa:	9f15      	ldr	r7, [sp, #84]	; 0x54
200075fc:	3303      	adds	r3, #3
200075fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007600:	e597      	b.n	20007132 <_dtoa_r+0x8ba>
20007602:	3201      	adds	r2, #1
20007604:	b2d2      	uxtb	r2, r2
20007606:	e49d      	b.n	20006f44 <_dtoa_r+0x6cc>
20007608:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000760c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007610:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20007612:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007614:	f7ff bbd3 	b.w	20006dbe <_dtoa_r+0x546>
20007618:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000761a:	2300      	movs	r3, #0
2000761c:	9808      	ldr	r0, [sp, #32]
2000761e:	1a0d      	subs	r5, r1, r0
20007620:	e587      	b.n	20007132 <_dtoa_r+0x8ba>
20007622:	f1b9 0f00 	cmp.w	r9, #0
20007626:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007628:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000762a:	dd0f      	ble.n	2000764c <_dtoa_r+0xdd4>
2000762c:	4659      	mov	r1, fp
2000762e:	2201      	movs	r2, #1
20007630:	4620      	mov	r0, r4
20007632:	f001 fcd9 	bl	20008fe8 <__lshift>
20007636:	9906      	ldr	r1, [sp, #24]
20007638:	4683      	mov	fp, r0
2000763a:	f001 fa65 	bl	20008b08 <__mcmp>
2000763e:	2800      	cmp	r0, #0
20007640:	dd47      	ble.n	200076d2 <_dtoa_r+0xe5a>
20007642:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007644:	2939      	cmp	r1, #57	; 0x39
20007646:	d031      	beq.n	200076ac <_dtoa_r+0xe34>
20007648:	3101      	adds	r1, #1
2000764a:	910b      	str	r1, [sp, #44]	; 0x2c
2000764c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000764e:	f805 2b01 	strb.w	r2, [r5], #1
20007652:	e515      	b.n	20007080 <_dtoa_r+0x808>
20007654:	3201      	adds	r2, #1
20007656:	701a      	strb	r2, [r3, #0]
20007658:	e512      	b.n	20007080 <_dtoa_r+0x808>
2000765a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000765c:	4620      	mov	r0, r4
2000765e:	6851      	ldr	r1, [r2, #4]
20007660:	f001 fba8 	bl	20008db4 <_Balloc>
20007664:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20007666:	f103 010c 	add.w	r1, r3, #12
2000766a:	691a      	ldr	r2, [r3, #16]
2000766c:	3202      	adds	r2, #2
2000766e:	0092      	lsls	r2, r2, #2
20007670:	4605      	mov	r5, r0
20007672:	300c      	adds	r0, #12
20007674:	f001 f8ce 	bl	20008814 <memcpy>
20007678:	4620      	mov	r0, r4
2000767a:	4629      	mov	r1, r5
2000767c:	2201      	movs	r2, #1
2000767e:	f001 fcb3 	bl	20008fe8 <__lshift>
20007682:	4682      	mov	sl, r0
20007684:	e601      	b.n	2000728a <_dtoa_r+0xa12>
20007686:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20007688:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000768a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000768c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20007690:	e54f      	b.n	20007132 <_dtoa_r+0x8ba>
20007692:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007694:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007696:	e73d      	b.n	20007514 <_dtoa_r+0xc9c>
20007698:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000769a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000769c:	2b39      	cmp	r3, #57	; 0x39
2000769e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200076a0:	d004      	beq.n	200076ac <_dtoa_r+0xe34>
200076a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076a4:	1c43      	adds	r3, r0, #1
200076a6:	f805 3b01 	strb.w	r3, [r5], #1
200076aa:	e4e9      	b.n	20007080 <_dtoa_r+0x808>
200076ac:	2339      	movs	r3, #57	; 0x39
200076ae:	f805 3b01 	strb.w	r3, [r5], #1
200076b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200076b4:	e73c      	b.n	20007530 <_dtoa_r+0xcb8>
200076b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076b8:	4633      	mov	r3, r6
200076ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200076bc:	2839      	cmp	r0, #57	; 0x39
200076be:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200076c0:	d0f4      	beq.n	200076ac <_dtoa_r+0xe34>
200076c2:	2b00      	cmp	r3, #0
200076c4:	dd01      	ble.n	200076ca <_dtoa_r+0xe52>
200076c6:	3001      	adds	r0, #1
200076c8:	900b      	str	r0, [sp, #44]	; 0x2c
200076ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
200076cc:	f805 1b01 	strb.w	r1, [r5], #1
200076d0:	e4d6      	b.n	20007080 <_dtoa_r+0x808>
200076d2:	d1bb      	bne.n	2000764c <_dtoa_r+0xdd4>
200076d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076d6:	f010 0f01 	tst.w	r0, #1
200076da:	d0b7      	beq.n	2000764c <_dtoa_r+0xdd4>
200076dc:	e7b1      	b.n	20007642 <_dtoa_r+0xdca>
200076de:	2300      	movs	r3, #0
200076e0:	990c      	ldr	r1, [sp, #48]	; 0x30
200076e2:	4620      	mov	r0, r4
200076e4:	220a      	movs	r2, #10
200076e6:	f001 fd81 	bl	200091ec <__multadd>
200076ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
200076ec:	9308      	str	r3, [sp, #32]
200076ee:	900c      	str	r0, [sp, #48]	; 0x30
200076f0:	e4a0      	b.n	20007034 <_dtoa_r+0x7bc>
200076f2:	9908      	ldr	r1, [sp, #32]
200076f4:	290e      	cmp	r1, #14
200076f6:	bf8c      	ite	hi
200076f8:	2700      	movhi	r7, #0
200076fa:	f007 0701 	andls.w	r7, r7, #1
200076fe:	f7ff b9fa 	b.w	20006af6 <_dtoa_r+0x27e>
20007702:	f43f ac81 	beq.w	20007008 <_dtoa_r+0x790>
20007706:	331c      	adds	r3, #28
20007708:	e479      	b.n	20006ffe <_dtoa_r+0x786>
2000770a:	2701      	movs	r7, #1
2000770c:	f7ff b98a 	b.w	20006a24 <_dtoa_r+0x1ac>

20007710 <_fflush_r>:
20007710:	690b      	ldr	r3, [r1, #16]
20007712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007716:	460c      	mov	r4, r1
20007718:	4680      	mov	r8, r0
2000771a:	2b00      	cmp	r3, #0
2000771c:	d071      	beq.n	20007802 <_fflush_r+0xf2>
2000771e:	b110      	cbz	r0, 20007726 <_fflush_r+0x16>
20007720:	6983      	ldr	r3, [r0, #24]
20007722:	2b00      	cmp	r3, #0
20007724:	d078      	beq.n	20007818 <_fflush_r+0x108>
20007726:	f64a 2318 	movw	r3, #43544	; 0xaa18
2000772a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000772e:	429c      	cmp	r4, r3
20007730:	bf08      	it	eq
20007732:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20007736:	d010      	beq.n	2000775a <_fflush_r+0x4a>
20007738:	f64a 2338 	movw	r3, #43576	; 0xaa38
2000773c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007740:	429c      	cmp	r4, r3
20007742:	bf08      	it	eq
20007744:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007748:	d007      	beq.n	2000775a <_fflush_r+0x4a>
2000774a:	f64a 2358 	movw	r3, #43608	; 0xaa58
2000774e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007752:	429c      	cmp	r4, r3
20007754:	bf08      	it	eq
20007756:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000775a:	89a3      	ldrh	r3, [r4, #12]
2000775c:	b21a      	sxth	r2, r3
2000775e:	f012 0f08 	tst.w	r2, #8
20007762:	d135      	bne.n	200077d0 <_fflush_r+0xc0>
20007764:	6862      	ldr	r2, [r4, #4]
20007766:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000776a:	81a3      	strh	r3, [r4, #12]
2000776c:	2a00      	cmp	r2, #0
2000776e:	dd5e      	ble.n	2000782e <_fflush_r+0x11e>
20007770:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007772:	2e00      	cmp	r6, #0
20007774:	d045      	beq.n	20007802 <_fflush_r+0xf2>
20007776:	b29b      	uxth	r3, r3
20007778:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000777c:	bf18      	it	ne
2000777e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007780:	d059      	beq.n	20007836 <_fflush_r+0x126>
20007782:	f013 0f04 	tst.w	r3, #4
20007786:	d14a      	bne.n	2000781e <_fflush_r+0x10e>
20007788:	2300      	movs	r3, #0
2000778a:	4640      	mov	r0, r8
2000778c:	6a21      	ldr	r1, [r4, #32]
2000778e:	462a      	mov	r2, r5
20007790:	47b0      	blx	r6
20007792:	4285      	cmp	r5, r0
20007794:	d138      	bne.n	20007808 <_fflush_r+0xf8>
20007796:	89a1      	ldrh	r1, [r4, #12]
20007798:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000779c:	6922      	ldr	r2, [r4, #16]
2000779e:	f2c0 0300 	movt	r3, #0
200077a2:	ea01 0303 	and.w	r3, r1, r3
200077a6:	2100      	movs	r1, #0
200077a8:	6061      	str	r1, [r4, #4]
200077aa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200077ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
200077b0:	81a3      	strh	r3, [r4, #12]
200077b2:	6022      	str	r2, [r4, #0]
200077b4:	bf18      	it	ne
200077b6:	6565      	strne	r5, [r4, #84]	; 0x54
200077b8:	b319      	cbz	r1, 20007802 <_fflush_r+0xf2>
200077ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
200077be:	4299      	cmp	r1, r3
200077c0:	d002      	beq.n	200077c8 <_fflush_r+0xb8>
200077c2:	4640      	mov	r0, r8
200077c4:	f000 f998 	bl	20007af8 <_free_r>
200077c8:	2000      	movs	r0, #0
200077ca:	6360      	str	r0, [r4, #52]	; 0x34
200077cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200077d0:	6926      	ldr	r6, [r4, #16]
200077d2:	b1b6      	cbz	r6, 20007802 <_fflush_r+0xf2>
200077d4:	6825      	ldr	r5, [r4, #0]
200077d6:	6026      	str	r6, [r4, #0]
200077d8:	1bad      	subs	r5, r5, r6
200077da:	f012 0f03 	tst.w	r2, #3
200077de:	bf0c      	ite	eq
200077e0:	6963      	ldreq	r3, [r4, #20]
200077e2:	2300      	movne	r3, #0
200077e4:	60a3      	str	r3, [r4, #8]
200077e6:	e00a      	b.n	200077fe <_fflush_r+0xee>
200077e8:	4632      	mov	r2, r6
200077ea:	462b      	mov	r3, r5
200077ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200077ee:	4640      	mov	r0, r8
200077f0:	6a21      	ldr	r1, [r4, #32]
200077f2:	47b8      	blx	r7
200077f4:	2800      	cmp	r0, #0
200077f6:	ebc0 0505 	rsb	r5, r0, r5
200077fa:	4406      	add	r6, r0
200077fc:	dd04      	ble.n	20007808 <_fflush_r+0xf8>
200077fe:	2d00      	cmp	r5, #0
20007800:	dcf2      	bgt.n	200077e8 <_fflush_r+0xd8>
20007802:	2000      	movs	r0, #0
20007804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007808:	89a3      	ldrh	r3, [r4, #12]
2000780a:	f04f 30ff 	mov.w	r0, #4294967295
2000780e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007812:	81a3      	strh	r3, [r4, #12]
20007814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007818:	f000 f8ea 	bl	200079f0 <__sinit>
2000781c:	e783      	b.n	20007726 <_fflush_r+0x16>
2000781e:	6862      	ldr	r2, [r4, #4]
20007820:	6b63      	ldr	r3, [r4, #52]	; 0x34
20007822:	1aad      	subs	r5, r5, r2
20007824:	2b00      	cmp	r3, #0
20007826:	d0af      	beq.n	20007788 <_fflush_r+0x78>
20007828:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000782a:	1aed      	subs	r5, r5, r3
2000782c:	e7ac      	b.n	20007788 <_fflush_r+0x78>
2000782e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007830:	2a00      	cmp	r2, #0
20007832:	dc9d      	bgt.n	20007770 <_fflush_r+0x60>
20007834:	e7e5      	b.n	20007802 <_fflush_r+0xf2>
20007836:	2301      	movs	r3, #1
20007838:	4640      	mov	r0, r8
2000783a:	6a21      	ldr	r1, [r4, #32]
2000783c:	47b0      	blx	r6
2000783e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007842:	4605      	mov	r5, r0
20007844:	d002      	beq.n	2000784c <_fflush_r+0x13c>
20007846:	89a3      	ldrh	r3, [r4, #12]
20007848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000784a:	e79a      	b.n	20007782 <_fflush_r+0x72>
2000784c:	f8d8 3000 	ldr.w	r3, [r8]
20007850:	2b1d      	cmp	r3, #29
20007852:	d0d6      	beq.n	20007802 <_fflush_r+0xf2>
20007854:	89a3      	ldrh	r3, [r4, #12]
20007856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000785a:	81a3      	strh	r3, [r4, #12]
2000785c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007860 <fflush>:
20007860:	4601      	mov	r1, r0
20007862:	b128      	cbz	r0, 20007870 <fflush+0x10>
20007864:	f64a 438c 	movw	r3, #44172	; 0xac8c
20007868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000786c:	6818      	ldr	r0, [r3, #0]
2000786e:	e74f      	b.n	20007710 <_fflush_r>
20007870:	f64a 139c 	movw	r3, #43420	; 0xa99c
20007874:	f247 7111 	movw	r1, #30481	; 0x7711
20007878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000787c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007880:	6818      	ldr	r0, [r3, #0]
20007882:	f000 bbb3 	b.w	20007fec <_fwalk_reent>
20007886:	bf00      	nop

20007888 <__sfp_lock_acquire>:
20007888:	4770      	bx	lr
2000788a:	bf00      	nop

2000788c <__sfp_lock_release>:
2000788c:	4770      	bx	lr
2000788e:	bf00      	nop

20007890 <__sinit_lock_acquire>:
20007890:	4770      	bx	lr
20007892:	bf00      	nop

20007894 <__sinit_lock_release>:
20007894:	4770      	bx	lr
20007896:	bf00      	nop

20007898 <__fp_lock>:
20007898:	2000      	movs	r0, #0
2000789a:	4770      	bx	lr

2000789c <__fp_unlock>:
2000789c:	2000      	movs	r0, #0
2000789e:	4770      	bx	lr

200078a0 <__fp_unlock_all>:
200078a0:	f64a 438c 	movw	r3, #44172	; 0xac8c
200078a4:	f647 019d 	movw	r1, #30877	; 0x789d
200078a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200078b0:	6818      	ldr	r0, [r3, #0]
200078b2:	f000 bbc5 	b.w	20008040 <_fwalk>
200078b6:	bf00      	nop

200078b8 <__fp_lock_all>:
200078b8:	f64a 438c 	movw	r3, #44172	; 0xac8c
200078bc:	f647 0199 	movw	r1, #30873	; 0x7899
200078c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200078c8:	6818      	ldr	r0, [r3, #0]
200078ca:	f000 bbb9 	b.w	20008040 <_fwalk>
200078ce:	bf00      	nop

200078d0 <_cleanup_r>:
200078d0:	f649 31e5 	movw	r1, #39909	; 0x9be5
200078d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200078d8:	f000 bbb2 	b.w	20008040 <_fwalk>

200078dc <_cleanup>:
200078dc:	f64a 139c 	movw	r3, #43420	; 0xa99c
200078e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078e4:	6818      	ldr	r0, [r3, #0]
200078e6:	e7f3      	b.n	200078d0 <_cleanup_r>

200078e8 <std>:
200078e8:	b510      	push	{r4, lr}
200078ea:	4604      	mov	r4, r0
200078ec:	2300      	movs	r3, #0
200078ee:	305c      	adds	r0, #92	; 0x5c
200078f0:	81a1      	strh	r1, [r4, #12]
200078f2:	4619      	mov	r1, r3
200078f4:	81e2      	strh	r2, [r4, #14]
200078f6:	2208      	movs	r2, #8
200078f8:	6023      	str	r3, [r4, #0]
200078fa:	6063      	str	r3, [r4, #4]
200078fc:	60a3      	str	r3, [r4, #8]
200078fe:	6663      	str	r3, [r4, #100]	; 0x64
20007900:	6123      	str	r3, [r4, #16]
20007902:	6163      	str	r3, [r4, #20]
20007904:	61a3      	str	r3, [r4, #24]
20007906:	f7fd f913 	bl	20004b30 <memset>
2000790a:	f649 0045 	movw	r0, #38981	; 0x9845
2000790e:	f649 0109 	movw	r1, #38921	; 0x9809
20007912:	f249 72e1 	movw	r2, #38881	; 0x97e1
20007916:	f249 73d9 	movw	r3, #38873	; 0x97d9
2000791a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000791e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007922:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000792a:	6260      	str	r0, [r4, #36]	; 0x24
2000792c:	62a1      	str	r1, [r4, #40]	; 0x28
2000792e:	62e2      	str	r2, [r4, #44]	; 0x2c
20007930:	6323      	str	r3, [r4, #48]	; 0x30
20007932:	6224      	str	r4, [r4, #32]
20007934:	bd10      	pop	{r4, pc}
20007936:	bf00      	nop

20007938 <__sfmoreglue>:
20007938:	b570      	push	{r4, r5, r6, lr}
2000793a:	2568      	movs	r5, #104	; 0x68
2000793c:	460e      	mov	r6, r1
2000793e:	fb05 f501 	mul.w	r5, r5, r1
20007942:	f105 010c 	add.w	r1, r5, #12
20007946:	f000 fc59 	bl	200081fc <_malloc_r>
2000794a:	4604      	mov	r4, r0
2000794c:	b148      	cbz	r0, 20007962 <__sfmoreglue+0x2a>
2000794e:	f100 030c 	add.w	r3, r0, #12
20007952:	2100      	movs	r1, #0
20007954:	6046      	str	r6, [r0, #4]
20007956:	462a      	mov	r2, r5
20007958:	4618      	mov	r0, r3
2000795a:	6021      	str	r1, [r4, #0]
2000795c:	60a3      	str	r3, [r4, #8]
2000795e:	f7fd f8e7 	bl	20004b30 <memset>
20007962:	4620      	mov	r0, r4
20007964:	bd70      	pop	{r4, r5, r6, pc}
20007966:	bf00      	nop

20007968 <__sfp>:
20007968:	f64a 139c 	movw	r3, #43420	; 0xa99c
2000796c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007970:	b570      	push	{r4, r5, r6, lr}
20007972:	681d      	ldr	r5, [r3, #0]
20007974:	4606      	mov	r6, r0
20007976:	69ab      	ldr	r3, [r5, #24]
20007978:	2b00      	cmp	r3, #0
2000797a:	d02a      	beq.n	200079d2 <__sfp+0x6a>
2000797c:	35d8      	adds	r5, #216	; 0xd8
2000797e:	686b      	ldr	r3, [r5, #4]
20007980:	68ac      	ldr	r4, [r5, #8]
20007982:	3b01      	subs	r3, #1
20007984:	d503      	bpl.n	2000798e <__sfp+0x26>
20007986:	e020      	b.n	200079ca <__sfp+0x62>
20007988:	3468      	adds	r4, #104	; 0x68
2000798a:	3b01      	subs	r3, #1
2000798c:	d41d      	bmi.n	200079ca <__sfp+0x62>
2000798e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20007992:	2a00      	cmp	r2, #0
20007994:	d1f8      	bne.n	20007988 <__sfp+0x20>
20007996:	2500      	movs	r5, #0
20007998:	f04f 33ff 	mov.w	r3, #4294967295
2000799c:	6665      	str	r5, [r4, #100]	; 0x64
2000799e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200079a2:	81e3      	strh	r3, [r4, #14]
200079a4:	4629      	mov	r1, r5
200079a6:	f04f 0301 	mov.w	r3, #1
200079aa:	6025      	str	r5, [r4, #0]
200079ac:	81a3      	strh	r3, [r4, #12]
200079ae:	2208      	movs	r2, #8
200079b0:	60a5      	str	r5, [r4, #8]
200079b2:	6065      	str	r5, [r4, #4]
200079b4:	6125      	str	r5, [r4, #16]
200079b6:	6165      	str	r5, [r4, #20]
200079b8:	61a5      	str	r5, [r4, #24]
200079ba:	f7fd f8b9 	bl	20004b30 <memset>
200079be:	64e5      	str	r5, [r4, #76]	; 0x4c
200079c0:	6365      	str	r5, [r4, #52]	; 0x34
200079c2:	63a5      	str	r5, [r4, #56]	; 0x38
200079c4:	64a5      	str	r5, [r4, #72]	; 0x48
200079c6:	4620      	mov	r0, r4
200079c8:	bd70      	pop	{r4, r5, r6, pc}
200079ca:	6828      	ldr	r0, [r5, #0]
200079cc:	b128      	cbz	r0, 200079da <__sfp+0x72>
200079ce:	4605      	mov	r5, r0
200079d0:	e7d5      	b.n	2000797e <__sfp+0x16>
200079d2:	4628      	mov	r0, r5
200079d4:	f000 f80c 	bl	200079f0 <__sinit>
200079d8:	e7d0      	b.n	2000797c <__sfp+0x14>
200079da:	4630      	mov	r0, r6
200079dc:	2104      	movs	r1, #4
200079de:	f7ff ffab 	bl	20007938 <__sfmoreglue>
200079e2:	6028      	str	r0, [r5, #0]
200079e4:	2800      	cmp	r0, #0
200079e6:	d1f2      	bne.n	200079ce <__sfp+0x66>
200079e8:	230c      	movs	r3, #12
200079ea:	4604      	mov	r4, r0
200079ec:	6033      	str	r3, [r6, #0]
200079ee:	e7ea      	b.n	200079c6 <__sfp+0x5e>

200079f0 <__sinit>:
200079f0:	b570      	push	{r4, r5, r6, lr}
200079f2:	6986      	ldr	r6, [r0, #24]
200079f4:	4604      	mov	r4, r0
200079f6:	b106      	cbz	r6, 200079fa <__sinit+0xa>
200079f8:	bd70      	pop	{r4, r5, r6, pc}
200079fa:	f647 03d1 	movw	r3, #30929	; 0x78d1
200079fe:	2501      	movs	r5, #1
20007a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a04:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007a08:	6283      	str	r3, [r0, #40]	; 0x28
20007a0a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20007a0e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20007a12:	6185      	str	r5, [r0, #24]
20007a14:	f7ff ffa8 	bl	20007968 <__sfp>
20007a18:	6060      	str	r0, [r4, #4]
20007a1a:	4620      	mov	r0, r4
20007a1c:	f7ff ffa4 	bl	20007968 <__sfp>
20007a20:	60a0      	str	r0, [r4, #8]
20007a22:	4620      	mov	r0, r4
20007a24:	f7ff ffa0 	bl	20007968 <__sfp>
20007a28:	4632      	mov	r2, r6
20007a2a:	2104      	movs	r1, #4
20007a2c:	4623      	mov	r3, r4
20007a2e:	60e0      	str	r0, [r4, #12]
20007a30:	6860      	ldr	r0, [r4, #4]
20007a32:	f7ff ff59 	bl	200078e8 <std>
20007a36:	462a      	mov	r2, r5
20007a38:	68a0      	ldr	r0, [r4, #8]
20007a3a:	2109      	movs	r1, #9
20007a3c:	4623      	mov	r3, r4
20007a3e:	f7ff ff53 	bl	200078e8 <std>
20007a42:	4623      	mov	r3, r4
20007a44:	68e0      	ldr	r0, [r4, #12]
20007a46:	2112      	movs	r1, #18
20007a48:	2202      	movs	r2, #2
20007a4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007a4e:	e74b      	b.n	200078e8 <std>

20007a50 <_malloc_trim_r>:
20007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007a52:	f64a 5480 	movw	r4, #44416	; 0xad80
20007a56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007a5a:	460f      	mov	r7, r1
20007a5c:	4605      	mov	r5, r0
20007a5e:	f000 fffd 	bl	20008a5c <__malloc_lock>
20007a62:	68a3      	ldr	r3, [r4, #8]
20007a64:	685e      	ldr	r6, [r3, #4]
20007a66:	f026 0603 	bic.w	r6, r6, #3
20007a6a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007a6e:	330f      	adds	r3, #15
20007a70:	1bdf      	subs	r7, r3, r7
20007a72:	0b3f      	lsrs	r7, r7, #12
20007a74:	3f01      	subs	r7, #1
20007a76:	033f      	lsls	r7, r7, #12
20007a78:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007a7c:	db07      	blt.n	20007a8e <_malloc_trim_r+0x3e>
20007a7e:	2100      	movs	r1, #0
20007a80:	4628      	mov	r0, r5
20007a82:	f001 fe95 	bl	200097b0 <_sbrk_r>
20007a86:	68a3      	ldr	r3, [r4, #8]
20007a88:	18f3      	adds	r3, r6, r3
20007a8a:	4283      	cmp	r3, r0
20007a8c:	d004      	beq.n	20007a98 <_malloc_trim_r+0x48>
20007a8e:	4628      	mov	r0, r5
20007a90:	f000 ffe6 	bl	20008a60 <__malloc_unlock>
20007a94:	2000      	movs	r0, #0
20007a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007a98:	4279      	negs	r1, r7
20007a9a:	4628      	mov	r0, r5
20007a9c:	f001 fe88 	bl	200097b0 <_sbrk_r>
20007aa0:	f1b0 3fff 	cmp.w	r0, #4294967295
20007aa4:	d010      	beq.n	20007ac8 <_malloc_trim_r+0x78>
20007aa6:	68a2      	ldr	r2, [r4, #8]
20007aa8:	f24b 13cc 	movw	r3, #45516	; 0xb1cc
20007aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ab0:	1bf6      	subs	r6, r6, r7
20007ab2:	f046 0601 	orr.w	r6, r6, #1
20007ab6:	4628      	mov	r0, r5
20007ab8:	6056      	str	r6, [r2, #4]
20007aba:	681a      	ldr	r2, [r3, #0]
20007abc:	1bd7      	subs	r7, r2, r7
20007abe:	601f      	str	r7, [r3, #0]
20007ac0:	f000 ffce 	bl	20008a60 <__malloc_unlock>
20007ac4:	2001      	movs	r0, #1
20007ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007ac8:	2100      	movs	r1, #0
20007aca:	4628      	mov	r0, r5
20007acc:	f001 fe70 	bl	200097b0 <_sbrk_r>
20007ad0:	68a3      	ldr	r3, [r4, #8]
20007ad2:	1ac2      	subs	r2, r0, r3
20007ad4:	2a0f      	cmp	r2, #15
20007ad6:	ddda      	ble.n	20007a8e <_malloc_trim_r+0x3e>
20007ad8:	f24b 1488 	movw	r4, #45448	; 0xb188
20007adc:	f24b 11cc 	movw	r1, #45516	; 0xb1cc
20007ae0:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007ae4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007ae8:	f042 0201 	orr.w	r2, r2, #1
20007aec:	6824      	ldr	r4, [r4, #0]
20007aee:	1b00      	subs	r0, r0, r4
20007af0:	6008      	str	r0, [r1, #0]
20007af2:	605a      	str	r2, [r3, #4]
20007af4:	e7cb      	b.n	20007a8e <_malloc_trim_r+0x3e>
20007af6:	bf00      	nop

20007af8 <_free_r>:
20007af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007afc:	4605      	mov	r5, r0
20007afe:	460c      	mov	r4, r1
20007b00:	2900      	cmp	r1, #0
20007b02:	f000 8088 	beq.w	20007c16 <_free_r+0x11e>
20007b06:	f000 ffa9 	bl	20008a5c <__malloc_lock>
20007b0a:	f1a4 0208 	sub.w	r2, r4, #8
20007b0e:	f64a 5080 	movw	r0, #44416	; 0xad80
20007b12:	6856      	ldr	r6, [r2, #4]
20007b14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007b18:	f026 0301 	bic.w	r3, r6, #1
20007b1c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007b20:	18d1      	adds	r1, r2, r3
20007b22:	458c      	cmp	ip, r1
20007b24:	684f      	ldr	r7, [r1, #4]
20007b26:	f027 0703 	bic.w	r7, r7, #3
20007b2a:	f000 8095 	beq.w	20007c58 <_free_r+0x160>
20007b2e:	f016 0601 	ands.w	r6, r6, #1
20007b32:	604f      	str	r7, [r1, #4]
20007b34:	d05f      	beq.n	20007bf6 <_free_r+0xfe>
20007b36:	2600      	movs	r6, #0
20007b38:	19cc      	adds	r4, r1, r7
20007b3a:	6864      	ldr	r4, [r4, #4]
20007b3c:	f014 0f01 	tst.w	r4, #1
20007b40:	d106      	bne.n	20007b50 <_free_r+0x58>
20007b42:	19db      	adds	r3, r3, r7
20007b44:	2e00      	cmp	r6, #0
20007b46:	d07a      	beq.n	20007c3e <_free_r+0x146>
20007b48:	688c      	ldr	r4, [r1, #8]
20007b4a:	68c9      	ldr	r1, [r1, #12]
20007b4c:	608c      	str	r4, [r1, #8]
20007b4e:	60e1      	str	r1, [r4, #12]
20007b50:	f043 0101 	orr.w	r1, r3, #1
20007b54:	50d3      	str	r3, [r2, r3]
20007b56:	6051      	str	r1, [r2, #4]
20007b58:	2e00      	cmp	r6, #0
20007b5a:	d147      	bne.n	20007bec <_free_r+0xf4>
20007b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007b60:	d35b      	bcc.n	20007c1a <_free_r+0x122>
20007b62:	0a59      	lsrs	r1, r3, #9
20007b64:	2904      	cmp	r1, #4
20007b66:	bf9e      	ittt	ls
20007b68:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007b6c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007b70:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007b74:	d928      	bls.n	20007bc8 <_free_r+0xd0>
20007b76:	2914      	cmp	r1, #20
20007b78:	bf9c      	itt	ls
20007b7a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007b7e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007b82:	d921      	bls.n	20007bc8 <_free_r+0xd0>
20007b84:	2954      	cmp	r1, #84	; 0x54
20007b86:	bf9e      	ittt	ls
20007b88:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007b8c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007b90:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007b94:	d918      	bls.n	20007bc8 <_free_r+0xd0>
20007b96:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007b9a:	bf9e      	ittt	ls
20007b9c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007ba0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20007ba4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007ba8:	d90e      	bls.n	20007bc8 <_free_r+0xd0>
20007baa:	f240 5c54 	movw	ip, #1364	; 0x554
20007bae:	4561      	cmp	r1, ip
20007bb0:	bf95      	itete	ls
20007bb2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007bb6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007bba:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007bbe:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007bc2:	bf98      	it	ls
20007bc4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007bc8:	1904      	adds	r4, r0, r4
20007bca:	68a1      	ldr	r1, [r4, #8]
20007bcc:	42a1      	cmp	r1, r4
20007bce:	d103      	bne.n	20007bd8 <_free_r+0xe0>
20007bd0:	e064      	b.n	20007c9c <_free_r+0x1a4>
20007bd2:	6889      	ldr	r1, [r1, #8]
20007bd4:	428c      	cmp	r4, r1
20007bd6:	d004      	beq.n	20007be2 <_free_r+0xea>
20007bd8:	6848      	ldr	r0, [r1, #4]
20007bda:	f020 0003 	bic.w	r0, r0, #3
20007bde:	4283      	cmp	r3, r0
20007be0:	d3f7      	bcc.n	20007bd2 <_free_r+0xda>
20007be2:	68cb      	ldr	r3, [r1, #12]
20007be4:	60d3      	str	r3, [r2, #12]
20007be6:	6091      	str	r1, [r2, #8]
20007be8:	60ca      	str	r2, [r1, #12]
20007bea:	609a      	str	r2, [r3, #8]
20007bec:	4628      	mov	r0, r5
20007bee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007bf2:	f000 bf35 	b.w	20008a60 <__malloc_unlock>
20007bf6:	f854 4c08 	ldr.w	r4, [r4, #-8]
20007bfa:	f100 0c08 	add.w	ip, r0, #8
20007bfe:	1b12      	subs	r2, r2, r4
20007c00:	191b      	adds	r3, r3, r4
20007c02:	6894      	ldr	r4, [r2, #8]
20007c04:	4564      	cmp	r4, ip
20007c06:	d047      	beq.n	20007c98 <_free_r+0x1a0>
20007c08:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007c0c:	f8cc 4008 	str.w	r4, [ip, #8]
20007c10:	f8c4 c00c 	str.w	ip, [r4, #12]
20007c14:	e790      	b.n	20007b38 <_free_r+0x40>
20007c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c1a:	08db      	lsrs	r3, r3, #3
20007c1c:	f04f 0c01 	mov.w	ip, #1
20007c20:	6846      	ldr	r6, [r0, #4]
20007c22:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20007c26:	109b      	asrs	r3, r3, #2
20007c28:	fa0c f303 	lsl.w	r3, ip, r3
20007c2c:	60d1      	str	r1, [r2, #12]
20007c2e:	688c      	ldr	r4, [r1, #8]
20007c30:	ea46 0303 	orr.w	r3, r6, r3
20007c34:	6043      	str	r3, [r0, #4]
20007c36:	6094      	str	r4, [r2, #8]
20007c38:	60e2      	str	r2, [r4, #12]
20007c3a:	608a      	str	r2, [r1, #8]
20007c3c:	e7d6      	b.n	20007bec <_free_r+0xf4>
20007c3e:	688c      	ldr	r4, [r1, #8]
20007c40:	4f1c      	ldr	r7, [pc, #112]	; (20007cb4 <_free_r+0x1bc>)
20007c42:	42bc      	cmp	r4, r7
20007c44:	d181      	bne.n	20007b4a <_free_r+0x52>
20007c46:	50d3      	str	r3, [r2, r3]
20007c48:	f043 0301 	orr.w	r3, r3, #1
20007c4c:	60e2      	str	r2, [r4, #12]
20007c4e:	60a2      	str	r2, [r4, #8]
20007c50:	6053      	str	r3, [r2, #4]
20007c52:	6094      	str	r4, [r2, #8]
20007c54:	60d4      	str	r4, [r2, #12]
20007c56:	e7c9      	b.n	20007bec <_free_r+0xf4>
20007c58:	18fb      	adds	r3, r7, r3
20007c5a:	f016 0f01 	tst.w	r6, #1
20007c5e:	d107      	bne.n	20007c70 <_free_r+0x178>
20007c60:	f854 1c08 	ldr.w	r1, [r4, #-8]
20007c64:	1a52      	subs	r2, r2, r1
20007c66:	185b      	adds	r3, r3, r1
20007c68:	68d4      	ldr	r4, [r2, #12]
20007c6a:	6891      	ldr	r1, [r2, #8]
20007c6c:	60a1      	str	r1, [r4, #8]
20007c6e:	60cc      	str	r4, [r1, #12]
20007c70:	f24b 118c 	movw	r1, #45452	; 0xb18c
20007c74:	6082      	str	r2, [r0, #8]
20007c76:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c7a:	f043 0001 	orr.w	r0, r3, #1
20007c7e:	6050      	str	r0, [r2, #4]
20007c80:	680a      	ldr	r2, [r1, #0]
20007c82:	4293      	cmp	r3, r2
20007c84:	d3b2      	bcc.n	20007bec <_free_r+0xf4>
20007c86:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20007c8a:	4628      	mov	r0, r5
20007c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c90:	6819      	ldr	r1, [r3, #0]
20007c92:	f7ff fedd 	bl	20007a50 <_malloc_trim_r>
20007c96:	e7a9      	b.n	20007bec <_free_r+0xf4>
20007c98:	2601      	movs	r6, #1
20007c9a:	e74d      	b.n	20007b38 <_free_r+0x40>
20007c9c:	2601      	movs	r6, #1
20007c9e:	6844      	ldr	r4, [r0, #4]
20007ca0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007ca4:	460b      	mov	r3, r1
20007ca6:	fa06 fc0c 	lsl.w	ip, r6, ip
20007caa:	ea44 040c 	orr.w	r4, r4, ip
20007cae:	6044      	str	r4, [r0, #4]
20007cb0:	e798      	b.n	20007be4 <_free_r+0xec>
20007cb2:	bf00      	nop
20007cb4:	2000ad88 	.word	0x2000ad88

20007cb8 <__sfvwrite_r>:
20007cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007cbc:	6893      	ldr	r3, [r2, #8]
20007cbe:	b085      	sub	sp, #20
20007cc0:	4690      	mov	r8, r2
20007cc2:	460c      	mov	r4, r1
20007cc4:	9003      	str	r0, [sp, #12]
20007cc6:	2b00      	cmp	r3, #0
20007cc8:	d064      	beq.n	20007d94 <__sfvwrite_r+0xdc>
20007cca:	8988      	ldrh	r0, [r1, #12]
20007ccc:	fa1f fa80 	uxth.w	sl, r0
20007cd0:	f01a 0f08 	tst.w	sl, #8
20007cd4:	f000 80a0 	beq.w	20007e18 <__sfvwrite_r+0x160>
20007cd8:	690b      	ldr	r3, [r1, #16]
20007cda:	2b00      	cmp	r3, #0
20007cdc:	f000 809c 	beq.w	20007e18 <__sfvwrite_r+0x160>
20007ce0:	f01a 0b02 	ands.w	fp, sl, #2
20007ce4:	f8d8 5000 	ldr.w	r5, [r8]
20007ce8:	bf1c      	itt	ne
20007cea:	f04f 0a00 	movne.w	sl, #0
20007cee:	4657      	movne	r7, sl
20007cf0:	d136      	bne.n	20007d60 <__sfvwrite_r+0xa8>
20007cf2:	f01a 0a01 	ands.w	sl, sl, #1
20007cf6:	bf1d      	ittte	ne
20007cf8:	46dc      	movne	ip, fp
20007cfa:	46d9      	movne	r9, fp
20007cfc:	465f      	movne	r7, fp
20007cfe:	4656      	moveq	r6, sl
20007d00:	d152      	bne.n	20007da8 <__sfvwrite_r+0xf0>
20007d02:	b326      	cbz	r6, 20007d4e <__sfvwrite_r+0x96>
20007d04:	b280      	uxth	r0, r0
20007d06:	68a7      	ldr	r7, [r4, #8]
20007d08:	f410 7f00 	tst.w	r0, #512	; 0x200
20007d0c:	f000 808f 	beq.w	20007e2e <__sfvwrite_r+0x176>
20007d10:	42be      	cmp	r6, r7
20007d12:	46bb      	mov	fp, r7
20007d14:	f080 80a7 	bcs.w	20007e66 <__sfvwrite_r+0x1ae>
20007d18:	6820      	ldr	r0, [r4, #0]
20007d1a:	4637      	mov	r7, r6
20007d1c:	46b3      	mov	fp, r6
20007d1e:	465a      	mov	r2, fp
20007d20:	4651      	mov	r1, sl
20007d22:	f000 fe3f 	bl	200089a4 <memmove>
20007d26:	68a2      	ldr	r2, [r4, #8]
20007d28:	6823      	ldr	r3, [r4, #0]
20007d2a:	46b1      	mov	r9, r6
20007d2c:	1bd7      	subs	r7, r2, r7
20007d2e:	60a7      	str	r7, [r4, #8]
20007d30:	4637      	mov	r7, r6
20007d32:	445b      	add	r3, fp
20007d34:	6023      	str	r3, [r4, #0]
20007d36:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007d3a:	ebc9 0606 	rsb	r6, r9, r6
20007d3e:	44ca      	add	sl, r9
20007d40:	1bdf      	subs	r7, r3, r7
20007d42:	f8c8 7008 	str.w	r7, [r8, #8]
20007d46:	b32f      	cbz	r7, 20007d94 <__sfvwrite_r+0xdc>
20007d48:	89a0      	ldrh	r0, [r4, #12]
20007d4a:	2e00      	cmp	r6, #0
20007d4c:	d1da      	bne.n	20007d04 <__sfvwrite_r+0x4c>
20007d4e:	f8d5 a000 	ldr.w	sl, [r5]
20007d52:	686e      	ldr	r6, [r5, #4]
20007d54:	3508      	adds	r5, #8
20007d56:	e7d4      	b.n	20007d02 <__sfvwrite_r+0x4a>
20007d58:	f8d5 a000 	ldr.w	sl, [r5]
20007d5c:	686f      	ldr	r7, [r5, #4]
20007d5e:	3508      	adds	r5, #8
20007d60:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007d64:	bf34      	ite	cc
20007d66:	463b      	movcc	r3, r7
20007d68:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007d6c:	4652      	mov	r2, sl
20007d6e:	9803      	ldr	r0, [sp, #12]
20007d70:	2f00      	cmp	r7, #0
20007d72:	d0f1      	beq.n	20007d58 <__sfvwrite_r+0xa0>
20007d74:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007d76:	6a21      	ldr	r1, [r4, #32]
20007d78:	47b0      	blx	r6
20007d7a:	2800      	cmp	r0, #0
20007d7c:	4482      	add	sl, r0
20007d7e:	ebc0 0707 	rsb	r7, r0, r7
20007d82:	f340 80ec 	ble.w	20007f5e <__sfvwrite_r+0x2a6>
20007d86:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007d8a:	1a18      	subs	r0, r3, r0
20007d8c:	f8c8 0008 	str.w	r0, [r8, #8]
20007d90:	2800      	cmp	r0, #0
20007d92:	d1e5      	bne.n	20007d60 <__sfvwrite_r+0xa8>
20007d94:	2000      	movs	r0, #0
20007d96:	b005      	add	sp, #20
20007d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007d9c:	f8d5 9000 	ldr.w	r9, [r5]
20007da0:	f04f 0c00 	mov.w	ip, #0
20007da4:	686f      	ldr	r7, [r5, #4]
20007da6:	3508      	adds	r5, #8
20007da8:	2f00      	cmp	r7, #0
20007daa:	d0f7      	beq.n	20007d9c <__sfvwrite_r+0xe4>
20007dac:	f1bc 0f00 	cmp.w	ip, #0
20007db0:	f000 80b5 	beq.w	20007f1e <__sfvwrite_r+0x266>
20007db4:	6963      	ldr	r3, [r4, #20]
20007db6:	45bb      	cmp	fp, r7
20007db8:	bf34      	ite	cc
20007dba:	46da      	movcc	sl, fp
20007dbc:	46ba      	movcs	sl, r7
20007dbe:	68a6      	ldr	r6, [r4, #8]
20007dc0:	6820      	ldr	r0, [r4, #0]
20007dc2:	6922      	ldr	r2, [r4, #16]
20007dc4:	199e      	adds	r6, r3, r6
20007dc6:	4290      	cmp	r0, r2
20007dc8:	bf94      	ite	ls
20007dca:	2200      	movls	r2, #0
20007dcc:	2201      	movhi	r2, #1
20007dce:	45b2      	cmp	sl, r6
20007dd0:	bfd4      	ite	le
20007dd2:	2200      	movle	r2, #0
20007dd4:	f002 0201 	andgt.w	r2, r2, #1
20007dd8:	2a00      	cmp	r2, #0
20007dda:	f040 80ae 	bne.w	20007f3a <__sfvwrite_r+0x282>
20007dde:	459a      	cmp	sl, r3
20007de0:	f2c0 8082 	blt.w	20007ee8 <__sfvwrite_r+0x230>
20007de4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007de6:	464a      	mov	r2, r9
20007de8:	f8cd c004 	str.w	ip, [sp, #4]
20007dec:	9803      	ldr	r0, [sp, #12]
20007dee:	6a21      	ldr	r1, [r4, #32]
20007df0:	47b0      	blx	r6
20007df2:	f8dd c004 	ldr.w	ip, [sp, #4]
20007df6:	1e06      	subs	r6, r0, #0
20007df8:	f340 80b1 	ble.w	20007f5e <__sfvwrite_r+0x2a6>
20007dfc:	ebbb 0b06 	subs.w	fp, fp, r6
20007e00:	f000 8086 	beq.w	20007f10 <__sfvwrite_r+0x258>
20007e04:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007e08:	44b1      	add	r9, r6
20007e0a:	1bbf      	subs	r7, r7, r6
20007e0c:	1b9e      	subs	r6, r3, r6
20007e0e:	f8c8 6008 	str.w	r6, [r8, #8]
20007e12:	2e00      	cmp	r6, #0
20007e14:	d1c8      	bne.n	20007da8 <__sfvwrite_r+0xf0>
20007e16:	e7bd      	b.n	20007d94 <__sfvwrite_r+0xdc>
20007e18:	9803      	ldr	r0, [sp, #12]
20007e1a:	4621      	mov	r1, r4
20007e1c:	f7fe fc18 	bl	20006650 <__swsetup_r>
20007e20:	2800      	cmp	r0, #0
20007e22:	f040 80d4 	bne.w	20007fce <__sfvwrite_r+0x316>
20007e26:	89a0      	ldrh	r0, [r4, #12]
20007e28:	fa1f fa80 	uxth.w	sl, r0
20007e2c:	e758      	b.n	20007ce0 <__sfvwrite_r+0x28>
20007e2e:	6820      	ldr	r0, [r4, #0]
20007e30:	46b9      	mov	r9, r7
20007e32:	6923      	ldr	r3, [r4, #16]
20007e34:	4298      	cmp	r0, r3
20007e36:	bf94      	ite	ls
20007e38:	2300      	movls	r3, #0
20007e3a:	2301      	movhi	r3, #1
20007e3c:	42b7      	cmp	r7, r6
20007e3e:	bf2c      	ite	cs
20007e40:	2300      	movcs	r3, #0
20007e42:	f003 0301 	andcc.w	r3, r3, #1
20007e46:	2b00      	cmp	r3, #0
20007e48:	f040 809d 	bne.w	20007f86 <__sfvwrite_r+0x2ce>
20007e4c:	6963      	ldr	r3, [r4, #20]
20007e4e:	429e      	cmp	r6, r3
20007e50:	f0c0 808c 	bcc.w	20007f6c <__sfvwrite_r+0x2b4>
20007e54:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007e56:	4652      	mov	r2, sl
20007e58:	9803      	ldr	r0, [sp, #12]
20007e5a:	6a21      	ldr	r1, [r4, #32]
20007e5c:	47b8      	blx	r7
20007e5e:	1e07      	subs	r7, r0, #0
20007e60:	dd7d      	ble.n	20007f5e <__sfvwrite_r+0x2a6>
20007e62:	46b9      	mov	r9, r7
20007e64:	e767      	b.n	20007d36 <__sfvwrite_r+0x7e>
20007e66:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007e6a:	bf08      	it	eq
20007e6c:	6820      	ldreq	r0, [r4, #0]
20007e6e:	f43f af56 	beq.w	20007d1e <__sfvwrite_r+0x66>
20007e72:	6962      	ldr	r2, [r4, #20]
20007e74:	6921      	ldr	r1, [r4, #16]
20007e76:	6823      	ldr	r3, [r4, #0]
20007e78:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007e7c:	1a5b      	subs	r3, r3, r1
20007e7e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007e82:	f103 0c01 	add.w	ip, r3, #1
20007e86:	44b4      	add	ip, r6
20007e88:	ea4f 0969 	mov.w	r9, r9, asr #1
20007e8c:	45e1      	cmp	r9, ip
20007e8e:	464a      	mov	r2, r9
20007e90:	bf3c      	itt	cc
20007e92:	46e1      	movcc	r9, ip
20007e94:	464a      	movcc	r2, r9
20007e96:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007e9a:	f000 8083 	beq.w	20007fa4 <__sfvwrite_r+0x2ec>
20007e9e:	4611      	mov	r1, r2
20007ea0:	9803      	ldr	r0, [sp, #12]
20007ea2:	9302      	str	r3, [sp, #8]
20007ea4:	f000 f9aa 	bl	200081fc <_malloc_r>
20007ea8:	9b02      	ldr	r3, [sp, #8]
20007eaa:	2800      	cmp	r0, #0
20007eac:	f000 8099 	beq.w	20007fe2 <__sfvwrite_r+0x32a>
20007eb0:	461a      	mov	r2, r3
20007eb2:	6921      	ldr	r1, [r4, #16]
20007eb4:	9302      	str	r3, [sp, #8]
20007eb6:	9001      	str	r0, [sp, #4]
20007eb8:	f000 fcac 	bl	20008814 <memcpy>
20007ebc:	89a2      	ldrh	r2, [r4, #12]
20007ebe:	9b02      	ldr	r3, [sp, #8]
20007ec0:	f8dd c004 	ldr.w	ip, [sp, #4]
20007ec4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007ec8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007ecc:	81a2      	strh	r2, [r4, #12]
20007ece:	ebc3 0209 	rsb	r2, r3, r9
20007ed2:	eb0c 0003 	add.w	r0, ip, r3
20007ed6:	4637      	mov	r7, r6
20007ed8:	46b3      	mov	fp, r6
20007eda:	60a2      	str	r2, [r4, #8]
20007edc:	f8c4 c010 	str.w	ip, [r4, #16]
20007ee0:	6020      	str	r0, [r4, #0]
20007ee2:	f8c4 9014 	str.w	r9, [r4, #20]
20007ee6:	e71a      	b.n	20007d1e <__sfvwrite_r+0x66>
20007ee8:	4652      	mov	r2, sl
20007eea:	4649      	mov	r1, r9
20007eec:	4656      	mov	r6, sl
20007eee:	f8cd c004 	str.w	ip, [sp, #4]
20007ef2:	f000 fd57 	bl	200089a4 <memmove>
20007ef6:	68a2      	ldr	r2, [r4, #8]
20007ef8:	6823      	ldr	r3, [r4, #0]
20007efa:	ebbb 0b06 	subs.w	fp, fp, r6
20007efe:	ebca 0202 	rsb	r2, sl, r2
20007f02:	f8dd c004 	ldr.w	ip, [sp, #4]
20007f06:	4453      	add	r3, sl
20007f08:	60a2      	str	r2, [r4, #8]
20007f0a:	6023      	str	r3, [r4, #0]
20007f0c:	f47f af7a 	bne.w	20007e04 <__sfvwrite_r+0x14c>
20007f10:	9803      	ldr	r0, [sp, #12]
20007f12:	4621      	mov	r1, r4
20007f14:	f7ff fbfc 	bl	20007710 <_fflush_r>
20007f18:	bb08      	cbnz	r0, 20007f5e <__sfvwrite_r+0x2a6>
20007f1a:	46dc      	mov	ip, fp
20007f1c:	e772      	b.n	20007e04 <__sfvwrite_r+0x14c>
20007f1e:	4648      	mov	r0, r9
20007f20:	210a      	movs	r1, #10
20007f22:	463a      	mov	r2, r7
20007f24:	f000 fc3c 	bl	200087a0 <memchr>
20007f28:	2800      	cmp	r0, #0
20007f2a:	d04b      	beq.n	20007fc4 <__sfvwrite_r+0x30c>
20007f2c:	f100 0b01 	add.w	fp, r0, #1
20007f30:	f04f 0c01 	mov.w	ip, #1
20007f34:	ebc9 0b0b 	rsb	fp, r9, fp
20007f38:	e73c      	b.n	20007db4 <__sfvwrite_r+0xfc>
20007f3a:	4649      	mov	r1, r9
20007f3c:	4632      	mov	r2, r6
20007f3e:	f8cd c004 	str.w	ip, [sp, #4]
20007f42:	f000 fd2f 	bl	200089a4 <memmove>
20007f46:	6823      	ldr	r3, [r4, #0]
20007f48:	4621      	mov	r1, r4
20007f4a:	9803      	ldr	r0, [sp, #12]
20007f4c:	199b      	adds	r3, r3, r6
20007f4e:	6023      	str	r3, [r4, #0]
20007f50:	f7ff fbde 	bl	20007710 <_fflush_r>
20007f54:	f8dd c004 	ldr.w	ip, [sp, #4]
20007f58:	2800      	cmp	r0, #0
20007f5a:	f43f af4f 	beq.w	20007dfc <__sfvwrite_r+0x144>
20007f5e:	89a3      	ldrh	r3, [r4, #12]
20007f60:	f04f 30ff 	mov.w	r0, #4294967295
20007f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007f68:	81a3      	strh	r3, [r4, #12]
20007f6a:	e714      	b.n	20007d96 <__sfvwrite_r+0xde>
20007f6c:	4632      	mov	r2, r6
20007f6e:	4651      	mov	r1, sl
20007f70:	f000 fd18 	bl	200089a4 <memmove>
20007f74:	68a2      	ldr	r2, [r4, #8]
20007f76:	6823      	ldr	r3, [r4, #0]
20007f78:	4637      	mov	r7, r6
20007f7a:	1b92      	subs	r2, r2, r6
20007f7c:	46b1      	mov	r9, r6
20007f7e:	199b      	adds	r3, r3, r6
20007f80:	60a2      	str	r2, [r4, #8]
20007f82:	6023      	str	r3, [r4, #0]
20007f84:	e6d7      	b.n	20007d36 <__sfvwrite_r+0x7e>
20007f86:	4651      	mov	r1, sl
20007f88:	463a      	mov	r2, r7
20007f8a:	f000 fd0b 	bl	200089a4 <memmove>
20007f8e:	6823      	ldr	r3, [r4, #0]
20007f90:	9803      	ldr	r0, [sp, #12]
20007f92:	4621      	mov	r1, r4
20007f94:	19db      	adds	r3, r3, r7
20007f96:	6023      	str	r3, [r4, #0]
20007f98:	f7ff fbba 	bl	20007710 <_fflush_r>
20007f9c:	2800      	cmp	r0, #0
20007f9e:	f43f aeca 	beq.w	20007d36 <__sfvwrite_r+0x7e>
20007fa2:	e7dc      	b.n	20007f5e <__sfvwrite_r+0x2a6>
20007fa4:	9803      	ldr	r0, [sp, #12]
20007fa6:	9302      	str	r3, [sp, #8]
20007fa8:	f001 fa08 	bl	200093bc <_realloc_r>
20007fac:	9b02      	ldr	r3, [sp, #8]
20007fae:	4684      	mov	ip, r0
20007fb0:	2800      	cmp	r0, #0
20007fb2:	d18c      	bne.n	20007ece <__sfvwrite_r+0x216>
20007fb4:	6921      	ldr	r1, [r4, #16]
20007fb6:	9803      	ldr	r0, [sp, #12]
20007fb8:	f7ff fd9e 	bl	20007af8 <_free_r>
20007fbc:	9903      	ldr	r1, [sp, #12]
20007fbe:	230c      	movs	r3, #12
20007fc0:	600b      	str	r3, [r1, #0]
20007fc2:	e7cc      	b.n	20007f5e <__sfvwrite_r+0x2a6>
20007fc4:	f107 0b01 	add.w	fp, r7, #1
20007fc8:	f04f 0c01 	mov.w	ip, #1
20007fcc:	e6f2      	b.n	20007db4 <__sfvwrite_r+0xfc>
20007fce:	9903      	ldr	r1, [sp, #12]
20007fd0:	2209      	movs	r2, #9
20007fd2:	89a3      	ldrh	r3, [r4, #12]
20007fd4:	f04f 30ff 	mov.w	r0, #4294967295
20007fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007fdc:	600a      	str	r2, [r1, #0]
20007fde:	81a3      	strh	r3, [r4, #12]
20007fe0:	e6d9      	b.n	20007d96 <__sfvwrite_r+0xde>
20007fe2:	9a03      	ldr	r2, [sp, #12]
20007fe4:	230c      	movs	r3, #12
20007fe6:	6013      	str	r3, [r2, #0]
20007fe8:	e7b9      	b.n	20007f5e <__sfvwrite_r+0x2a6>
20007fea:	bf00      	nop

20007fec <_fwalk_reent>:
20007fec:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ff0:	4607      	mov	r7, r0
20007ff2:	468a      	mov	sl, r1
20007ff4:	f7ff fc48 	bl	20007888 <__sfp_lock_acquire>
20007ff8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007ffc:	bf08      	it	eq
20007ffe:	46b0      	moveq	r8, r6
20008000:	d018      	beq.n	20008034 <_fwalk_reent+0x48>
20008002:	f04f 0800 	mov.w	r8, #0
20008006:	6875      	ldr	r5, [r6, #4]
20008008:	68b4      	ldr	r4, [r6, #8]
2000800a:	3d01      	subs	r5, #1
2000800c:	d40f      	bmi.n	2000802e <_fwalk_reent+0x42>
2000800e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20008012:	b14b      	cbz	r3, 20008028 <_fwalk_reent+0x3c>
20008014:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20008018:	4621      	mov	r1, r4
2000801a:	4638      	mov	r0, r7
2000801c:	f1b3 3fff 	cmp.w	r3, #4294967295
20008020:	d002      	beq.n	20008028 <_fwalk_reent+0x3c>
20008022:	47d0      	blx	sl
20008024:	ea48 0800 	orr.w	r8, r8, r0
20008028:	3468      	adds	r4, #104	; 0x68
2000802a:	3d01      	subs	r5, #1
2000802c:	d5ef      	bpl.n	2000800e <_fwalk_reent+0x22>
2000802e:	6836      	ldr	r6, [r6, #0]
20008030:	2e00      	cmp	r6, #0
20008032:	d1e8      	bne.n	20008006 <_fwalk_reent+0x1a>
20008034:	f7ff fc2a 	bl	2000788c <__sfp_lock_release>
20008038:	4640      	mov	r0, r8
2000803a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000803e:	bf00      	nop

20008040 <_fwalk>:
20008040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008044:	4606      	mov	r6, r0
20008046:	4688      	mov	r8, r1
20008048:	f7ff fc1e 	bl	20007888 <__sfp_lock_acquire>
2000804c:	36d8      	adds	r6, #216	; 0xd8
2000804e:	bf08      	it	eq
20008050:	4637      	moveq	r7, r6
20008052:	d015      	beq.n	20008080 <_fwalk+0x40>
20008054:	2700      	movs	r7, #0
20008056:	6875      	ldr	r5, [r6, #4]
20008058:	68b4      	ldr	r4, [r6, #8]
2000805a:	3d01      	subs	r5, #1
2000805c:	d40d      	bmi.n	2000807a <_fwalk+0x3a>
2000805e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20008062:	b13b      	cbz	r3, 20008074 <_fwalk+0x34>
20008064:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20008068:	4620      	mov	r0, r4
2000806a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000806e:	d001      	beq.n	20008074 <_fwalk+0x34>
20008070:	47c0      	blx	r8
20008072:	4307      	orrs	r7, r0
20008074:	3468      	adds	r4, #104	; 0x68
20008076:	3d01      	subs	r5, #1
20008078:	d5f1      	bpl.n	2000805e <_fwalk+0x1e>
2000807a:	6836      	ldr	r6, [r6, #0]
2000807c:	2e00      	cmp	r6, #0
2000807e:	d1ea      	bne.n	20008056 <_fwalk+0x16>
20008080:	f7ff fc04 	bl	2000788c <__sfp_lock_release>
20008084:	4638      	mov	r0, r7
20008086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000808a:	bf00      	nop

2000808c <__locale_charset>:
2000808c:	f64a 2378 	movw	r3, #43640	; 0xaa78
20008090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008094:	6818      	ldr	r0, [r3, #0]
20008096:	4770      	bx	lr

20008098 <_localeconv_r>:
20008098:	4800      	ldr	r0, [pc, #0]	; (2000809c <_localeconv_r+0x4>)
2000809a:	4770      	bx	lr
2000809c:	2000aa7c 	.word	0x2000aa7c

200080a0 <localeconv>:
200080a0:	4800      	ldr	r0, [pc, #0]	; (200080a4 <localeconv+0x4>)
200080a2:	4770      	bx	lr
200080a4:	2000aa7c 	.word	0x2000aa7c

200080a8 <_setlocale_r>:
200080a8:	b570      	push	{r4, r5, r6, lr}
200080aa:	4605      	mov	r5, r0
200080ac:	460e      	mov	r6, r1
200080ae:	4614      	mov	r4, r2
200080b0:	b172      	cbz	r2, 200080d0 <_setlocale_r+0x28>
200080b2:	f64a 11a0 	movw	r1, #43424	; 0xa9a0
200080b6:	4610      	mov	r0, r2
200080b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200080bc:	f001 fbd4 	bl	20009868 <strcmp>
200080c0:	b958      	cbnz	r0, 200080da <_setlocale_r+0x32>
200080c2:	f64a 10a0 	movw	r0, #43424	; 0xa9a0
200080c6:	622c      	str	r4, [r5, #32]
200080c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200080cc:	61ee      	str	r6, [r5, #28]
200080ce:	bd70      	pop	{r4, r5, r6, pc}
200080d0:	f64a 10a0 	movw	r0, #43424	; 0xa9a0
200080d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200080d8:	bd70      	pop	{r4, r5, r6, pc}
200080da:	f64a 11d4 	movw	r1, #43476	; 0xa9d4
200080de:	4620      	mov	r0, r4
200080e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200080e4:	f001 fbc0 	bl	20009868 <strcmp>
200080e8:	2800      	cmp	r0, #0
200080ea:	d0ea      	beq.n	200080c2 <_setlocale_r+0x1a>
200080ec:	2000      	movs	r0, #0
200080ee:	bd70      	pop	{r4, r5, r6, pc}

200080f0 <setlocale>:
200080f0:	f64a 438c 	movw	r3, #44172	; 0xac8c
200080f4:	460a      	mov	r2, r1
200080f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200080fa:	4601      	mov	r1, r0
200080fc:	6818      	ldr	r0, [r3, #0]
200080fe:	e7d3      	b.n	200080a8 <_setlocale_r>

20008100 <__smakebuf_r>:
20008100:	898b      	ldrh	r3, [r1, #12]
20008102:	b5f0      	push	{r4, r5, r6, r7, lr}
20008104:	460c      	mov	r4, r1
20008106:	b29a      	uxth	r2, r3
20008108:	b091      	sub	sp, #68	; 0x44
2000810a:	f012 0f02 	tst.w	r2, #2
2000810e:	4605      	mov	r5, r0
20008110:	d141      	bne.n	20008196 <__smakebuf_r+0x96>
20008112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008116:	2900      	cmp	r1, #0
20008118:	db18      	blt.n	2000814c <__smakebuf_r+0x4c>
2000811a:	aa01      	add	r2, sp, #4
2000811c:	f001 fd6a 	bl	20009bf4 <_fstat_r>
20008120:	2800      	cmp	r0, #0
20008122:	db11      	blt.n	20008148 <__smakebuf_r+0x48>
20008124:	9b02      	ldr	r3, [sp, #8]
20008126:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000812a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000812e:	bf14      	ite	ne
20008130:	2700      	movne	r7, #0
20008132:	2701      	moveq	r7, #1
20008134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20008138:	d040      	beq.n	200081bc <__smakebuf_r+0xbc>
2000813a:	89a3      	ldrh	r3, [r4, #12]
2000813c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20008140:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008144:	81a3      	strh	r3, [r4, #12]
20008146:	e00b      	b.n	20008160 <__smakebuf_r+0x60>
20008148:	89a3      	ldrh	r3, [r4, #12]
2000814a:	b29a      	uxth	r2, r3
2000814c:	f012 0f80 	tst.w	r2, #128	; 0x80
20008150:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008154:	bf0c      	ite	eq
20008156:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000815a:	2640      	movne	r6, #64	; 0x40
2000815c:	2700      	movs	r7, #0
2000815e:	81a3      	strh	r3, [r4, #12]
20008160:	4628      	mov	r0, r5
20008162:	4631      	mov	r1, r6
20008164:	f000 f84a 	bl	200081fc <_malloc_r>
20008168:	b170      	cbz	r0, 20008188 <__smakebuf_r+0x88>
2000816a:	89a1      	ldrh	r1, [r4, #12]
2000816c:	f647 02d1 	movw	r2, #30929	; 0x78d1
20008170:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008174:	6120      	str	r0, [r4, #16]
20008176:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000817a:	6166      	str	r6, [r4, #20]
2000817c:	62aa      	str	r2, [r5, #40]	; 0x28
2000817e:	81a1      	strh	r1, [r4, #12]
20008180:	6020      	str	r0, [r4, #0]
20008182:	b97f      	cbnz	r7, 200081a4 <__smakebuf_r+0xa4>
20008184:	b011      	add	sp, #68	; 0x44
20008186:	bdf0      	pop	{r4, r5, r6, r7, pc}
20008188:	89a3      	ldrh	r3, [r4, #12]
2000818a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000818e:	d1f9      	bne.n	20008184 <__smakebuf_r+0x84>
20008190:	f043 0302 	orr.w	r3, r3, #2
20008194:	81a3      	strh	r3, [r4, #12]
20008196:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000819a:	6123      	str	r3, [r4, #16]
2000819c:	6023      	str	r3, [r4, #0]
2000819e:	2301      	movs	r3, #1
200081a0:	6163      	str	r3, [r4, #20]
200081a2:	e7ef      	b.n	20008184 <__smakebuf_r+0x84>
200081a4:	4628      	mov	r0, r5
200081a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200081aa:	f001 fd39 	bl	20009c20 <_isatty_r>
200081ae:	2800      	cmp	r0, #0
200081b0:	d0e8      	beq.n	20008184 <__smakebuf_r+0x84>
200081b2:	89a3      	ldrh	r3, [r4, #12]
200081b4:	f043 0301 	orr.w	r3, r3, #1
200081b8:	81a3      	strh	r3, [r4, #12]
200081ba:	e7e3      	b.n	20008184 <__smakebuf_r+0x84>
200081bc:	f249 73e1 	movw	r3, #38881	; 0x97e1
200081c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200081c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081c6:	429a      	cmp	r2, r3
200081c8:	d1b7      	bne.n	2000813a <__smakebuf_r+0x3a>
200081ca:	89a2      	ldrh	r2, [r4, #12]
200081cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
200081d0:	461e      	mov	r6, r3
200081d2:	6523      	str	r3, [r4, #80]	; 0x50
200081d4:	ea42 0303 	orr.w	r3, r2, r3
200081d8:	81a3      	strh	r3, [r4, #12]
200081da:	e7c1      	b.n	20008160 <__smakebuf_r+0x60>

200081dc <free>:
200081dc:	f64a 438c 	movw	r3, #44172	; 0xac8c
200081e0:	4601      	mov	r1, r0
200081e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081e6:	6818      	ldr	r0, [r3, #0]
200081e8:	f7ff bc86 	b.w	20007af8 <_free_r>

200081ec <malloc>:
200081ec:	f64a 438c 	movw	r3, #44172	; 0xac8c
200081f0:	4601      	mov	r1, r0
200081f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081f6:	6818      	ldr	r0, [r3, #0]
200081f8:	f000 b800 	b.w	200081fc <_malloc_r>

200081fc <_malloc_r>:
200081fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008200:	f101 040b 	add.w	r4, r1, #11
20008204:	2c16      	cmp	r4, #22
20008206:	b083      	sub	sp, #12
20008208:	4606      	mov	r6, r0
2000820a:	d82f      	bhi.n	2000826c <_malloc_r+0x70>
2000820c:	2300      	movs	r3, #0
2000820e:	2410      	movs	r4, #16
20008210:	428c      	cmp	r4, r1
20008212:	bf2c      	ite	cs
20008214:	4619      	movcs	r1, r3
20008216:	f043 0101 	orrcc.w	r1, r3, #1
2000821a:	2900      	cmp	r1, #0
2000821c:	d130      	bne.n	20008280 <_malloc_r+0x84>
2000821e:	4630      	mov	r0, r6
20008220:	f000 fc1c 	bl	20008a5c <__malloc_lock>
20008224:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20008228:	d22e      	bcs.n	20008288 <_malloc_r+0x8c>
2000822a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000822e:	f64a 5580 	movw	r5, #44416	; 0xad80
20008232:	f2c2 0500 	movt	r5, #8192	; 0x2000
20008236:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000823a:	68d3      	ldr	r3, [r2, #12]
2000823c:	4293      	cmp	r3, r2
2000823e:	f000 8206 	beq.w	2000864e <_malloc_r+0x452>
20008242:	685a      	ldr	r2, [r3, #4]
20008244:	f103 0508 	add.w	r5, r3, #8
20008248:	68d9      	ldr	r1, [r3, #12]
2000824a:	4630      	mov	r0, r6
2000824c:	f022 0c03 	bic.w	ip, r2, #3
20008250:	689a      	ldr	r2, [r3, #8]
20008252:	4463      	add	r3, ip
20008254:	685c      	ldr	r4, [r3, #4]
20008256:	608a      	str	r2, [r1, #8]
20008258:	f044 0401 	orr.w	r4, r4, #1
2000825c:	60d1      	str	r1, [r2, #12]
2000825e:	605c      	str	r4, [r3, #4]
20008260:	f000 fbfe 	bl	20008a60 <__malloc_unlock>
20008264:	4628      	mov	r0, r5
20008266:	b003      	add	sp, #12
20008268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000826c:	f024 0407 	bic.w	r4, r4, #7
20008270:	0fe3      	lsrs	r3, r4, #31
20008272:	428c      	cmp	r4, r1
20008274:	bf2c      	ite	cs
20008276:	4619      	movcs	r1, r3
20008278:	f043 0101 	orrcc.w	r1, r3, #1
2000827c:	2900      	cmp	r1, #0
2000827e:	d0ce      	beq.n	2000821e <_malloc_r+0x22>
20008280:	230c      	movs	r3, #12
20008282:	2500      	movs	r5, #0
20008284:	6033      	str	r3, [r6, #0]
20008286:	e7ed      	b.n	20008264 <_malloc_r+0x68>
20008288:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000828c:	bf04      	itt	eq
2000828e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20008292:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20008296:	f040 8090 	bne.w	200083ba <_malloc_r+0x1be>
2000829a:	f64a 5580 	movw	r5, #44416	; 0xad80
2000829e:	f2c2 0500 	movt	r5, #8192	; 0x2000
200082a2:	1828      	adds	r0, r5, r0
200082a4:	68c3      	ldr	r3, [r0, #12]
200082a6:	4298      	cmp	r0, r3
200082a8:	d106      	bne.n	200082b8 <_malloc_r+0xbc>
200082aa:	e00d      	b.n	200082c8 <_malloc_r+0xcc>
200082ac:	2a00      	cmp	r2, #0
200082ae:	f280 816f 	bge.w	20008590 <_malloc_r+0x394>
200082b2:	68db      	ldr	r3, [r3, #12]
200082b4:	4298      	cmp	r0, r3
200082b6:	d007      	beq.n	200082c8 <_malloc_r+0xcc>
200082b8:	6859      	ldr	r1, [r3, #4]
200082ba:	f021 0103 	bic.w	r1, r1, #3
200082be:	1b0a      	subs	r2, r1, r4
200082c0:	2a0f      	cmp	r2, #15
200082c2:	ddf3      	ble.n	200082ac <_malloc_r+0xb0>
200082c4:	f10e 3eff 	add.w	lr, lr, #4294967295
200082c8:	f10e 0e01 	add.w	lr, lr, #1
200082cc:	f64a 5780 	movw	r7, #44416	; 0xad80
200082d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200082d4:	f107 0108 	add.w	r1, r7, #8
200082d8:	688b      	ldr	r3, [r1, #8]
200082da:	4299      	cmp	r1, r3
200082dc:	bf08      	it	eq
200082de:	687a      	ldreq	r2, [r7, #4]
200082e0:	d026      	beq.n	20008330 <_malloc_r+0x134>
200082e2:	685a      	ldr	r2, [r3, #4]
200082e4:	f022 0c03 	bic.w	ip, r2, #3
200082e8:	ebc4 020c 	rsb	r2, r4, ip
200082ec:	2a0f      	cmp	r2, #15
200082ee:	f300 8194 	bgt.w	2000861a <_malloc_r+0x41e>
200082f2:	2a00      	cmp	r2, #0
200082f4:	60c9      	str	r1, [r1, #12]
200082f6:	6089      	str	r1, [r1, #8]
200082f8:	f280 8099 	bge.w	2000842e <_malloc_r+0x232>
200082fc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20008300:	f080 8165 	bcs.w	200085ce <_malloc_r+0x3d2>
20008304:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20008308:	f04f 0a01 	mov.w	sl, #1
2000830c:	687a      	ldr	r2, [r7, #4]
2000830e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20008312:	ea4f 0cac 	mov.w	ip, ip, asr #2
20008316:	fa0a fc0c 	lsl.w	ip, sl, ip
2000831a:	60d8      	str	r0, [r3, #12]
2000831c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20008320:	ea4c 0202 	orr.w	r2, ip, r2
20008324:	607a      	str	r2, [r7, #4]
20008326:	f8c3 8008 	str.w	r8, [r3, #8]
2000832a:	f8c8 300c 	str.w	r3, [r8, #12]
2000832e:	6083      	str	r3, [r0, #8]
20008330:	f04f 0c01 	mov.w	ip, #1
20008334:	ea4f 03ae 	mov.w	r3, lr, asr #2
20008338:	fa0c fc03 	lsl.w	ip, ip, r3
2000833c:	4594      	cmp	ip, r2
2000833e:	f200 8082 	bhi.w	20008446 <_malloc_r+0x24a>
20008342:	ea12 0f0c 	tst.w	r2, ip
20008346:	d108      	bne.n	2000835a <_malloc_r+0x15e>
20008348:	f02e 0e03 	bic.w	lr, lr, #3
2000834c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008350:	f10e 0e04 	add.w	lr, lr, #4
20008354:	ea12 0f0c 	tst.w	r2, ip
20008358:	d0f8      	beq.n	2000834c <_malloc_r+0x150>
2000835a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000835e:	46f2      	mov	sl, lr
20008360:	46c8      	mov	r8, r9
20008362:	f8d8 300c 	ldr.w	r3, [r8, #12]
20008366:	4598      	cmp	r8, r3
20008368:	d107      	bne.n	2000837a <_malloc_r+0x17e>
2000836a:	e168      	b.n	2000863e <_malloc_r+0x442>
2000836c:	2a00      	cmp	r2, #0
2000836e:	f280 8178 	bge.w	20008662 <_malloc_r+0x466>
20008372:	68db      	ldr	r3, [r3, #12]
20008374:	4598      	cmp	r8, r3
20008376:	f000 8162 	beq.w	2000863e <_malloc_r+0x442>
2000837a:	6858      	ldr	r0, [r3, #4]
2000837c:	f020 0003 	bic.w	r0, r0, #3
20008380:	1b02      	subs	r2, r0, r4
20008382:	2a0f      	cmp	r2, #15
20008384:	ddf2      	ble.n	2000836c <_malloc_r+0x170>
20008386:	461d      	mov	r5, r3
20008388:	191f      	adds	r7, r3, r4
2000838a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000838e:	f044 0e01 	orr.w	lr, r4, #1
20008392:	f855 4f08 	ldr.w	r4, [r5, #8]!
20008396:	4630      	mov	r0, r6
20008398:	50ba      	str	r2, [r7, r2]
2000839a:	f042 0201 	orr.w	r2, r2, #1
2000839e:	f8c3 e004 	str.w	lr, [r3, #4]
200083a2:	f8cc 4008 	str.w	r4, [ip, #8]
200083a6:	f8c4 c00c 	str.w	ip, [r4, #12]
200083aa:	608f      	str	r7, [r1, #8]
200083ac:	60cf      	str	r7, [r1, #12]
200083ae:	607a      	str	r2, [r7, #4]
200083b0:	60b9      	str	r1, [r7, #8]
200083b2:	60f9      	str	r1, [r7, #12]
200083b4:	f000 fb54 	bl	20008a60 <__malloc_unlock>
200083b8:	e754      	b.n	20008264 <_malloc_r+0x68>
200083ba:	f1be 0f04 	cmp.w	lr, #4
200083be:	bf9e      	ittt	ls
200083c0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200083c4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200083c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200083cc:	f67f af65 	bls.w	2000829a <_malloc_r+0x9e>
200083d0:	f1be 0f14 	cmp.w	lr, #20
200083d4:	bf9c      	itt	ls
200083d6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200083da:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200083de:	f67f af5c 	bls.w	2000829a <_malloc_r+0x9e>
200083e2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200083e6:	bf9e      	ittt	ls
200083e8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200083ec:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200083f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200083f4:	f67f af51 	bls.w	2000829a <_malloc_r+0x9e>
200083f8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200083fc:	bf9e      	ittt	ls
200083fe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20008402:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20008406:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000840a:	f67f af46 	bls.w	2000829a <_malloc_r+0x9e>
2000840e:	f240 5354 	movw	r3, #1364	; 0x554
20008412:	459e      	cmp	lr, r3
20008414:	bf95      	itete	ls
20008416:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000841a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000841e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20008422:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20008426:	bf98      	it	ls
20008428:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000842c:	e735      	b.n	2000829a <_malloc_r+0x9e>
2000842e:	eb03 020c 	add.w	r2, r3, ip
20008432:	f103 0508 	add.w	r5, r3, #8
20008436:	4630      	mov	r0, r6
20008438:	6853      	ldr	r3, [r2, #4]
2000843a:	f043 0301 	orr.w	r3, r3, #1
2000843e:	6053      	str	r3, [r2, #4]
20008440:	f000 fb0e 	bl	20008a60 <__malloc_unlock>
20008444:	e70e      	b.n	20008264 <_malloc_r+0x68>
20008446:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000844a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000844e:	f023 0903 	bic.w	r9, r3, #3
20008452:	ebc4 0209 	rsb	r2, r4, r9
20008456:	454c      	cmp	r4, r9
20008458:	bf94      	ite	ls
2000845a:	2300      	movls	r3, #0
2000845c:	2301      	movhi	r3, #1
2000845e:	2a0f      	cmp	r2, #15
20008460:	bfd8      	it	le
20008462:	f043 0301 	orrle.w	r3, r3, #1
20008466:	2b00      	cmp	r3, #0
20008468:	f000 80a1 	beq.w	200085ae <_malloc_r+0x3b2>
2000846c:	f24b 1bc8 	movw	fp, #45512	; 0xb1c8
20008470:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20008474:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20008478:	f8db 3000 	ldr.w	r3, [fp]
2000847c:	3310      	adds	r3, #16
2000847e:	191b      	adds	r3, r3, r4
20008480:	f1b2 3fff 	cmp.w	r2, #4294967295
20008484:	d006      	beq.n	20008494 <_malloc_r+0x298>
20008486:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000848a:	331f      	adds	r3, #31
2000848c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20008490:	f023 031f 	bic.w	r3, r3, #31
20008494:	4619      	mov	r1, r3
20008496:	4630      	mov	r0, r6
20008498:	9301      	str	r3, [sp, #4]
2000849a:	f001 f989 	bl	200097b0 <_sbrk_r>
2000849e:	9b01      	ldr	r3, [sp, #4]
200084a0:	f1b0 3fff 	cmp.w	r0, #4294967295
200084a4:	4682      	mov	sl, r0
200084a6:	f000 80f4 	beq.w	20008692 <_malloc_r+0x496>
200084aa:	eb08 0109 	add.w	r1, r8, r9
200084ae:	4281      	cmp	r1, r0
200084b0:	f200 80ec 	bhi.w	2000868c <_malloc_r+0x490>
200084b4:	f8db 2004 	ldr.w	r2, [fp, #4]
200084b8:	189a      	adds	r2, r3, r2
200084ba:	4551      	cmp	r1, sl
200084bc:	f8cb 2004 	str.w	r2, [fp, #4]
200084c0:	f000 8145 	beq.w	2000874e <_malloc_r+0x552>
200084c4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200084c8:	f64a 5080 	movw	r0, #44416	; 0xad80
200084cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200084d0:	f1b5 3fff 	cmp.w	r5, #4294967295
200084d4:	bf08      	it	eq
200084d6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200084da:	d003      	beq.n	200084e4 <_malloc_r+0x2e8>
200084dc:	4452      	add	r2, sl
200084de:	1a51      	subs	r1, r2, r1
200084e0:	f8cb 1004 	str.w	r1, [fp, #4]
200084e4:	f01a 0507 	ands.w	r5, sl, #7
200084e8:	4630      	mov	r0, r6
200084ea:	bf17      	itett	ne
200084ec:	f1c5 0508 	rsbne	r5, r5, #8
200084f0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200084f4:	44aa      	addne	sl, r5
200084f6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200084fa:	4453      	add	r3, sl
200084fc:	051b      	lsls	r3, r3, #20
200084fe:	0d1b      	lsrs	r3, r3, #20
20008500:	1aed      	subs	r5, r5, r3
20008502:	4629      	mov	r1, r5
20008504:	f001 f954 	bl	200097b0 <_sbrk_r>
20008508:	f1b0 3fff 	cmp.w	r0, #4294967295
2000850c:	f000 812c 	beq.w	20008768 <_malloc_r+0x56c>
20008510:	ebca 0100 	rsb	r1, sl, r0
20008514:	1949      	adds	r1, r1, r5
20008516:	f041 0101 	orr.w	r1, r1, #1
2000851a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000851e:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20008522:	f8c7 a008 	str.w	sl, [r7, #8]
20008526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000852a:	18aa      	adds	r2, r5, r2
2000852c:	45b8      	cmp	r8, r7
2000852e:	f8cb 2004 	str.w	r2, [fp, #4]
20008532:	f8ca 1004 	str.w	r1, [sl, #4]
20008536:	d017      	beq.n	20008568 <_malloc_r+0x36c>
20008538:	f1b9 0f0f 	cmp.w	r9, #15
2000853c:	f240 80df 	bls.w	200086fe <_malloc_r+0x502>
20008540:	f1a9 010c 	sub.w	r1, r9, #12
20008544:	2505      	movs	r5, #5
20008546:	f021 0107 	bic.w	r1, r1, #7
2000854a:	eb08 0001 	add.w	r0, r8, r1
2000854e:	290f      	cmp	r1, #15
20008550:	6085      	str	r5, [r0, #8]
20008552:	6045      	str	r5, [r0, #4]
20008554:	f8d8 0004 	ldr.w	r0, [r8, #4]
20008558:	f000 0001 	and.w	r0, r0, #1
2000855c:	ea41 0000 	orr.w	r0, r1, r0
20008560:	f8c8 0004 	str.w	r0, [r8, #4]
20008564:	f200 80ac 	bhi.w	200086c0 <_malloc_r+0x4c4>
20008568:	46d0      	mov	r8, sl
2000856a:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
2000856e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20008572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008576:	428a      	cmp	r2, r1
20008578:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000857c:	bf88      	it	hi
2000857e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20008580:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20008584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008588:	428a      	cmp	r2, r1
2000858a:	bf88      	it	hi
2000858c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000858e:	e082      	b.n	20008696 <_malloc_r+0x49a>
20008590:	185c      	adds	r4, r3, r1
20008592:	689a      	ldr	r2, [r3, #8]
20008594:	68d9      	ldr	r1, [r3, #12]
20008596:	4630      	mov	r0, r6
20008598:	6866      	ldr	r6, [r4, #4]
2000859a:	f103 0508 	add.w	r5, r3, #8
2000859e:	608a      	str	r2, [r1, #8]
200085a0:	f046 0301 	orr.w	r3, r6, #1
200085a4:	60d1      	str	r1, [r2, #12]
200085a6:	6063      	str	r3, [r4, #4]
200085a8:	f000 fa5a 	bl	20008a60 <__malloc_unlock>
200085ac:	e65a      	b.n	20008264 <_malloc_r+0x68>
200085ae:	eb08 0304 	add.w	r3, r8, r4
200085b2:	f042 0201 	orr.w	r2, r2, #1
200085b6:	f044 0401 	orr.w	r4, r4, #1
200085ba:	4630      	mov	r0, r6
200085bc:	f8c8 4004 	str.w	r4, [r8, #4]
200085c0:	f108 0508 	add.w	r5, r8, #8
200085c4:	605a      	str	r2, [r3, #4]
200085c6:	60bb      	str	r3, [r7, #8]
200085c8:	f000 fa4a 	bl	20008a60 <__malloc_unlock>
200085cc:	e64a      	b.n	20008264 <_malloc_r+0x68>
200085ce:	ea4f 225c 	mov.w	r2, ip, lsr #9
200085d2:	2a04      	cmp	r2, #4
200085d4:	d954      	bls.n	20008680 <_malloc_r+0x484>
200085d6:	2a14      	cmp	r2, #20
200085d8:	f200 8089 	bhi.w	200086ee <_malloc_r+0x4f2>
200085dc:	325b      	adds	r2, #91	; 0x5b
200085de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200085e2:	44a8      	add	r8, r5
200085e4:	f64a 5780 	movw	r7, #44416	; 0xad80
200085e8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200085ec:	f8d8 0008 	ldr.w	r0, [r8, #8]
200085f0:	4540      	cmp	r0, r8
200085f2:	d103      	bne.n	200085fc <_malloc_r+0x400>
200085f4:	e06f      	b.n	200086d6 <_malloc_r+0x4da>
200085f6:	6880      	ldr	r0, [r0, #8]
200085f8:	4580      	cmp	r8, r0
200085fa:	d004      	beq.n	20008606 <_malloc_r+0x40a>
200085fc:	6842      	ldr	r2, [r0, #4]
200085fe:	f022 0203 	bic.w	r2, r2, #3
20008602:	4594      	cmp	ip, r2
20008604:	d3f7      	bcc.n	200085f6 <_malloc_r+0x3fa>
20008606:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000860a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000860e:	6098      	str	r0, [r3, #8]
20008610:	687a      	ldr	r2, [r7, #4]
20008612:	60c3      	str	r3, [r0, #12]
20008614:	f8cc 3008 	str.w	r3, [ip, #8]
20008618:	e68a      	b.n	20008330 <_malloc_r+0x134>
2000861a:	191f      	adds	r7, r3, r4
2000861c:	4630      	mov	r0, r6
2000861e:	f044 0401 	orr.w	r4, r4, #1
20008622:	60cf      	str	r7, [r1, #12]
20008624:	605c      	str	r4, [r3, #4]
20008626:	f103 0508 	add.w	r5, r3, #8
2000862a:	50ba      	str	r2, [r7, r2]
2000862c:	f042 0201 	orr.w	r2, r2, #1
20008630:	608f      	str	r7, [r1, #8]
20008632:	607a      	str	r2, [r7, #4]
20008634:	60b9      	str	r1, [r7, #8]
20008636:	60f9      	str	r1, [r7, #12]
20008638:	f000 fa12 	bl	20008a60 <__malloc_unlock>
2000863c:	e612      	b.n	20008264 <_malloc_r+0x68>
2000863e:	f10a 0a01 	add.w	sl, sl, #1
20008642:	f01a 0f03 	tst.w	sl, #3
20008646:	d05f      	beq.n	20008708 <_malloc_r+0x50c>
20008648:	f103 0808 	add.w	r8, r3, #8
2000864c:	e689      	b.n	20008362 <_malloc_r+0x166>
2000864e:	f103 0208 	add.w	r2, r3, #8
20008652:	68d3      	ldr	r3, [r2, #12]
20008654:	429a      	cmp	r2, r3
20008656:	bf08      	it	eq
20008658:	f10e 0e02 	addeq.w	lr, lr, #2
2000865c:	f43f ae36 	beq.w	200082cc <_malloc_r+0xd0>
20008660:	e5ef      	b.n	20008242 <_malloc_r+0x46>
20008662:	461d      	mov	r5, r3
20008664:	1819      	adds	r1, r3, r0
20008666:	68da      	ldr	r2, [r3, #12]
20008668:	4630      	mov	r0, r6
2000866a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000866e:	684c      	ldr	r4, [r1, #4]
20008670:	6093      	str	r3, [r2, #8]
20008672:	f044 0401 	orr.w	r4, r4, #1
20008676:	60da      	str	r2, [r3, #12]
20008678:	604c      	str	r4, [r1, #4]
2000867a:	f000 f9f1 	bl	20008a60 <__malloc_unlock>
2000867e:	e5f1      	b.n	20008264 <_malloc_r+0x68>
20008680:	ea4f 129c 	mov.w	r2, ip, lsr #6
20008684:	3238      	adds	r2, #56	; 0x38
20008686:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000868a:	e7aa      	b.n	200085e2 <_malloc_r+0x3e6>
2000868c:	45b8      	cmp	r8, r7
2000868e:	f43f af11 	beq.w	200084b4 <_malloc_r+0x2b8>
20008692:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008696:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000869a:	f022 0203 	bic.w	r2, r2, #3
2000869e:	4294      	cmp	r4, r2
200086a0:	bf94      	ite	ls
200086a2:	2300      	movls	r3, #0
200086a4:	2301      	movhi	r3, #1
200086a6:	1b12      	subs	r2, r2, r4
200086a8:	2a0f      	cmp	r2, #15
200086aa:	bfd8      	it	le
200086ac:	f043 0301 	orrle.w	r3, r3, #1
200086b0:	2b00      	cmp	r3, #0
200086b2:	f43f af7c 	beq.w	200085ae <_malloc_r+0x3b2>
200086b6:	4630      	mov	r0, r6
200086b8:	2500      	movs	r5, #0
200086ba:	f000 f9d1 	bl	20008a60 <__malloc_unlock>
200086be:	e5d1      	b.n	20008264 <_malloc_r+0x68>
200086c0:	f108 0108 	add.w	r1, r8, #8
200086c4:	4630      	mov	r0, r6
200086c6:	9301      	str	r3, [sp, #4]
200086c8:	f7ff fa16 	bl	20007af8 <_free_r>
200086cc:	9b01      	ldr	r3, [sp, #4]
200086ce:	f8d7 8008 	ldr.w	r8, [r7, #8]
200086d2:	685a      	ldr	r2, [r3, #4]
200086d4:	e749      	b.n	2000856a <_malloc_r+0x36e>
200086d6:	f04f 0a01 	mov.w	sl, #1
200086da:	f8d7 8004 	ldr.w	r8, [r7, #4]
200086de:	1092      	asrs	r2, r2, #2
200086e0:	4684      	mov	ip, r0
200086e2:	fa0a f202 	lsl.w	r2, sl, r2
200086e6:	ea48 0202 	orr.w	r2, r8, r2
200086ea:	607a      	str	r2, [r7, #4]
200086ec:	e78d      	b.n	2000860a <_malloc_r+0x40e>
200086ee:	2a54      	cmp	r2, #84	; 0x54
200086f0:	d824      	bhi.n	2000873c <_malloc_r+0x540>
200086f2:	ea4f 321c 	mov.w	r2, ip, lsr #12
200086f6:	326e      	adds	r2, #110	; 0x6e
200086f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200086fc:	e771      	b.n	200085e2 <_malloc_r+0x3e6>
200086fe:	2301      	movs	r3, #1
20008700:	46d0      	mov	r8, sl
20008702:	f8ca 3004 	str.w	r3, [sl, #4]
20008706:	e7c6      	b.n	20008696 <_malloc_r+0x49a>
20008708:	464a      	mov	r2, r9
2000870a:	f01e 0f03 	tst.w	lr, #3
2000870e:	4613      	mov	r3, r2
20008710:	f10e 3eff 	add.w	lr, lr, #4294967295
20008714:	d033      	beq.n	2000877e <_malloc_r+0x582>
20008716:	f853 2908 	ldr.w	r2, [r3], #-8
2000871a:	429a      	cmp	r2, r3
2000871c:	d0f5      	beq.n	2000870a <_malloc_r+0x50e>
2000871e:	687b      	ldr	r3, [r7, #4]
20008720:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008724:	459c      	cmp	ip, r3
20008726:	f63f ae8e 	bhi.w	20008446 <_malloc_r+0x24a>
2000872a:	f1bc 0f00 	cmp.w	ip, #0
2000872e:	f43f ae8a 	beq.w	20008446 <_malloc_r+0x24a>
20008732:	ea1c 0f03 	tst.w	ip, r3
20008736:	d027      	beq.n	20008788 <_malloc_r+0x58c>
20008738:	46d6      	mov	lr, sl
2000873a:	e60e      	b.n	2000835a <_malloc_r+0x15e>
2000873c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20008740:	d815      	bhi.n	2000876e <_malloc_r+0x572>
20008742:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20008746:	3277      	adds	r2, #119	; 0x77
20008748:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000874c:	e749      	b.n	200085e2 <_malloc_r+0x3e6>
2000874e:	0508      	lsls	r0, r1, #20
20008750:	0d00      	lsrs	r0, r0, #20
20008752:	2800      	cmp	r0, #0
20008754:	f47f aeb6 	bne.w	200084c4 <_malloc_r+0x2c8>
20008758:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000875c:	444b      	add	r3, r9
2000875e:	f043 0301 	orr.w	r3, r3, #1
20008762:	f8c8 3004 	str.w	r3, [r8, #4]
20008766:	e700      	b.n	2000856a <_malloc_r+0x36e>
20008768:	2101      	movs	r1, #1
2000876a:	2500      	movs	r5, #0
2000876c:	e6d5      	b.n	2000851a <_malloc_r+0x31e>
2000876e:	f240 5054 	movw	r0, #1364	; 0x554
20008772:	4282      	cmp	r2, r0
20008774:	d90d      	bls.n	20008792 <_malloc_r+0x596>
20008776:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000877a:	227e      	movs	r2, #126	; 0x7e
2000877c:	e731      	b.n	200085e2 <_malloc_r+0x3e6>
2000877e:	687b      	ldr	r3, [r7, #4]
20008780:	ea23 030c 	bic.w	r3, r3, ip
20008784:	607b      	str	r3, [r7, #4]
20008786:	e7cb      	b.n	20008720 <_malloc_r+0x524>
20008788:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000878c:	f10a 0a04 	add.w	sl, sl, #4
20008790:	e7cf      	b.n	20008732 <_malloc_r+0x536>
20008792:	ea4f 429c 	mov.w	r2, ip, lsr #18
20008796:	327c      	adds	r2, #124	; 0x7c
20008798:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000879c:	e721      	b.n	200085e2 <_malloc_r+0x3e6>
2000879e:	bf00      	nop

200087a0 <memchr>:
200087a0:	f010 0f03 	tst.w	r0, #3
200087a4:	b2c9      	uxtb	r1, r1
200087a6:	b410      	push	{r4}
200087a8:	d010      	beq.n	200087cc <memchr+0x2c>
200087aa:	2a00      	cmp	r2, #0
200087ac:	d02f      	beq.n	2000880e <memchr+0x6e>
200087ae:	7803      	ldrb	r3, [r0, #0]
200087b0:	428b      	cmp	r3, r1
200087b2:	d02a      	beq.n	2000880a <memchr+0x6a>
200087b4:	3a01      	subs	r2, #1
200087b6:	e005      	b.n	200087c4 <memchr+0x24>
200087b8:	2a00      	cmp	r2, #0
200087ba:	d028      	beq.n	2000880e <memchr+0x6e>
200087bc:	7803      	ldrb	r3, [r0, #0]
200087be:	3a01      	subs	r2, #1
200087c0:	428b      	cmp	r3, r1
200087c2:	d022      	beq.n	2000880a <memchr+0x6a>
200087c4:	3001      	adds	r0, #1
200087c6:	f010 0f03 	tst.w	r0, #3
200087ca:	d1f5      	bne.n	200087b8 <memchr+0x18>
200087cc:	2a03      	cmp	r2, #3
200087ce:	d911      	bls.n	200087f4 <memchr+0x54>
200087d0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200087d4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200087d8:	6803      	ldr	r3, [r0, #0]
200087da:	ea84 0303 	eor.w	r3, r4, r3
200087de:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200087e2:	ea2c 0303 	bic.w	r3, ip, r3
200087e6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200087ea:	d103      	bne.n	200087f4 <memchr+0x54>
200087ec:	3a04      	subs	r2, #4
200087ee:	3004      	adds	r0, #4
200087f0:	2a03      	cmp	r2, #3
200087f2:	d8f1      	bhi.n	200087d8 <memchr+0x38>
200087f4:	b15a      	cbz	r2, 2000880e <memchr+0x6e>
200087f6:	7803      	ldrb	r3, [r0, #0]
200087f8:	428b      	cmp	r3, r1
200087fa:	d006      	beq.n	2000880a <memchr+0x6a>
200087fc:	3a01      	subs	r2, #1
200087fe:	b132      	cbz	r2, 2000880e <memchr+0x6e>
20008800:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20008804:	3a01      	subs	r2, #1
20008806:	428b      	cmp	r3, r1
20008808:	d1f9      	bne.n	200087fe <memchr+0x5e>
2000880a:	bc10      	pop	{r4}
2000880c:	4770      	bx	lr
2000880e:	2000      	movs	r0, #0
20008810:	e7fb      	b.n	2000880a <memchr+0x6a>
20008812:	bf00      	nop

20008814 <memcpy>:
20008814:	2a03      	cmp	r2, #3
20008816:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000881a:	d80b      	bhi.n	20008834 <memcpy+0x20>
2000881c:	b13a      	cbz	r2, 2000882e <memcpy+0x1a>
2000881e:	2300      	movs	r3, #0
20008820:	f811 c003 	ldrb.w	ip, [r1, r3]
20008824:	f800 c003 	strb.w	ip, [r0, r3]
20008828:	3301      	adds	r3, #1
2000882a:	4293      	cmp	r3, r2
2000882c:	d1f8      	bne.n	20008820 <memcpy+0xc>
2000882e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20008832:	4770      	bx	lr
20008834:	1882      	adds	r2, r0, r2
20008836:	460c      	mov	r4, r1
20008838:	4603      	mov	r3, r0
2000883a:	e003      	b.n	20008844 <memcpy+0x30>
2000883c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20008840:	f803 1c01 	strb.w	r1, [r3, #-1]
20008844:	f003 0603 	and.w	r6, r3, #3
20008848:	4619      	mov	r1, r3
2000884a:	46a4      	mov	ip, r4
2000884c:	3301      	adds	r3, #1
2000884e:	3401      	adds	r4, #1
20008850:	2e00      	cmp	r6, #0
20008852:	d1f3      	bne.n	2000883c <memcpy+0x28>
20008854:	f01c 0403 	ands.w	r4, ip, #3
20008858:	4663      	mov	r3, ip
2000885a:	bf08      	it	eq
2000885c:	ebc1 0c02 	rsbeq	ip, r1, r2
20008860:	d068      	beq.n	20008934 <memcpy+0x120>
20008862:	4265      	negs	r5, r4
20008864:	f1c4 0a04 	rsb	sl, r4, #4
20008868:	eb0c 0705 	add.w	r7, ip, r5
2000886c:	4633      	mov	r3, r6
2000886e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20008872:	f85c 6005 	ldr.w	r6, [ip, r5]
20008876:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000887a:	1a55      	subs	r5, r2, r1
2000887c:	e008      	b.n	20008890 <memcpy+0x7c>
2000887e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20008882:	4626      	mov	r6, r4
20008884:	fa04 f40a 	lsl.w	r4, r4, sl
20008888:	ea49 0404 	orr.w	r4, r9, r4
2000888c:	50cc      	str	r4, [r1, r3]
2000888e:	3304      	adds	r3, #4
20008890:	185c      	adds	r4, r3, r1
20008892:	2d03      	cmp	r5, #3
20008894:	fa26 f908 	lsr.w	r9, r6, r8
20008898:	f1a5 0504 	sub.w	r5, r5, #4
2000889c:	eb0c 0603 	add.w	r6, ip, r3
200088a0:	dced      	bgt.n	2000887e <memcpy+0x6a>
200088a2:	2300      	movs	r3, #0
200088a4:	e002      	b.n	200088ac <memcpy+0x98>
200088a6:	5cf1      	ldrb	r1, [r6, r3]
200088a8:	54e1      	strb	r1, [r4, r3]
200088aa:	3301      	adds	r3, #1
200088ac:	1919      	adds	r1, r3, r4
200088ae:	4291      	cmp	r1, r2
200088b0:	d3f9      	bcc.n	200088a6 <memcpy+0x92>
200088b2:	e7bc      	b.n	2000882e <memcpy+0x1a>
200088b4:	f853 4c40 	ldr.w	r4, [r3, #-64]
200088b8:	f841 4c40 	str.w	r4, [r1, #-64]
200088bc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200088c0:	f841 4c3c 	str.w	r4, [r1, #-60]
200088c4:	f853 4c38 	ldr.w	r4, [r3, #-56]
200088c8:	f841 4c38 	str.w	r4, [r1, #-56]
200088cc:	f853 4c34 	ldr.w	r4, [r3, #-52]
200088d0:	f841 4c34 	str.w	r4, [r1, #-52]
200088d4:	f853 4c30 	ldr.w	r4, [r3, #-48]
200088d8:	f841 4c30 	str.w	r4, [r1, #-48]
200088dc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200088e0:	f841 4c2c 	str.w	r4, [r1, #-44]
200088e4:	f853 4c28 	ldr.w	r4, [r3, #-40]
200088e8:	f841 4c28 	str.w	r4, [r1, #-40]
200088ec:	f853 4c24 	ldr.w	r4, [r3, #-36]
200088f0:	f841 4c24 	str.w	r4, [r1, #-36]
200088f4:	f853 4c20 	ldr.w	r4, [r3, #-32]
200088f8:	f841 4c20 	str.w	r4, [r1, #-32]
200088fc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20008900:	f841 4c1c 	str.w	r4, [r1, #-28]
20008904:	f853 4c18 	ldr.w	r4, [r3, #-24]
20008908:	f841 4c18 	str.w	r4, [r1, #-24]
2000890c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20008910:	f841 4c14 	str.w	r4, [r1, #-20]
20008914:	f853 4c10 	ldr.w	r4, [r3, #-16]
20008918:	f841 4c10 	str.w	r4, [r1, #-16]
2000891c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20008920:	f841 4c0c 	str.w	r4, [r1, #-12]
20008924:	f853 4c08 	ldr.w	r4, [r3, #-8]
20008928:	f841 4c08 	str.w	r4, [r1, #-8]
2000892c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008930:	f841 4c04 	str.w	r4, [r1, #-4]
20008934:	461c      	mov	r4, r3
20008936:	460d      	mov	r5, r1
20008938:	3340      	adds	r3, #64	; 0x40
2000893a:	3140      	adds	r1, #64	; 0x40
2000893c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20008940:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20008944:	dcb6      	bgt.n	200088b4 <memcpy+0xa0>
20008946:	4621      	mov	r1, r4
20008948:	462b      	mov	r3, r5
2000894a:	1b54      	subs	r4, r2, r5
2000894c:	e00f      	b.n	2000896e <memcpy+0x15a>
2000894e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20008952:	f843 5c10 	str.w	r5, [r3, #-16]
20008956:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000895a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000895e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20008962:	f843 5c08 	str.w	r5, [r3, #-8]
20008966:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000896a:	f843 5c04 	str.w	r5, [r3, #-4]
2000896e:	2c0f      	cmp	r4, #15
20008970:	460d      	mov	r5, r1
20008972:	469c      	mov	ip, r3
20008974:	f101 0110 	add.w	r1, r1, #16
20008978:	f103 0310 	add.w	r3, r3, #16
2000897c:	f1a4 0410 	sub.w	r4, r4, #16
20008980:	dce5      	bgt.n	2000894e <memcpy+0x13a>
20008982:	ebcc 0102 	rsb	r1, ip, r2
20008986:	2300      	movs	r3, #0
20008988:	e003      	b.n	20008992 <memcpy+0x17e>
2000898a:	58ec      	ldr	r4, [r5, r3]
2000898c:	f84c 4003 	str.w	r4, [ip, r3]
20008990:	3304      	adds	r3, #4
20008992:	195e      	adds	r6, r3, r5
20008994:	2903      	cmp	r1, #3
20008996:	eb03 040c 	add.w	r4, r3, ip
2000899a:	f1a1 0104 	sub.w	r1, r1, #4
2000899e:	dcf4      	bgt.n	2000898a <memcpy+0x176>
200089a0:	e77f      	b.n	200088a2 <memcpy+0x8e>
200089a2:	bf00      	nop

200089a4 <memmove>:
200089a4:	4288      	cmp	r0, r1
200089a6:	468c      	mov	ip, r1
200089a8:	b470      	push	{r4, r5, r6}
200089aa:	4605      	mov	r5, r0
200089ac:	4614      	mov	r4, r2
200089ae:	d90e      	bls.n	200089ce <memmove+0x2a>
200089b0:	188b      	adds	r3, r1, r2
200089b2:	4298      	cmp	r0, r3
200089b4:	d20b      	bcs.n	200089ce <memmove+0x2a>
200089b6:	b142      	cbz	r2, 200089ca <memmove+0x26>
200089b8:	ebc2 0c03 	rsb	ip, r2, r3
200089bc:	4601      	mov	r1, r0
200089be:	1e53      	subs	r3, r2, #1
200089c0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200089c4:	54ca      	strb	r2, [r1, r3]
200089c6:	3b01      	subs	r3, #1
200089c8:	d2fa      	bcs.n	200089c0 <memmove+0x1c>
200089ca:	bc70      	pop	{r4, r5, r6}
200089cc:	4770      	bx	lr
200089ce:	2a0f      	cmp	r2, #15
200089d0:	d809      	bhi.n	200089e6 <memmove+0x42>
200089d2:	2c00      	cmp	r4, #0
200089d4:	d0f9      	beq.n	200089ca <memmove+0x26>
200089d6:	2300      	movs	r3, #0
200089d8:	f81c 2003 	ldrb.w	r2, [ip, r3]
200089dc:	54ea      	strb	r2, [r5, r3]
200089de:	3301      	adds	r3, #1
200089e0:	42a3      	cmp	r3, r4
200089e2:	d1f9      	bne.n	200089d8 <memmove+0x34>
200089e4:	e7f1      	b.n	200089ca <memmove+0x26>
200089e6:	ea41 0300 	orr.w	r3, r1, r0
200089ea:	f013 0f03 	tst.w	r3, #3
200089ee:	d1f0      	bne.n	200089d2 <memmove+0x2e>
200089f0:	4694      	mov	ip, r2
200089f2:	460c      	mov	r4, r1
200089f4:	4603      	mov	r3, r0
200089f6:	6825      	ldr	r5, [r4, #0]
200089f8:	f1ac 0c10 	sub.w	ip, ip, #16
200089fc:	601d      	str	r5, [r3, #0]
200089fe:	6865      	ldr	r5, [r4, #4]
20008a00:	605d      	str	r5, [r3, #4]
20008a02:	68a5      	ldr	r5, [r4, #8]
20008a04:	609d      	str	r5, [r3, #8]
20008a06:	68e5      	ldr	r5, [r4, #12]
20008a08:	3410      	adds	r4, #16
20008a0a:	60dd      	str	r5, [r3, #12]
20008a0c:	3310      	adds	r3, #16
20008a0e:	f1bc 0f0f 	cmp.w	ip, #15
20008a12:	d8f0      	bhi.n	200089f6 <memmove+0x52>
20008a14:	3a10      	subs	r2, #16
20008a16:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20008a1a:	f10c 0501 	add.w	r5, ip, #1
20008a1e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20008a22:	012d      	lsls	r5, r5, #4
20008a24:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20008a28:	eb01 0c05 	add.w	ip, r1, r5
20008a2c:	1945      	adds	r5, r0, r5
20008a2e:	2e03      	cmp	r6, #3
20008a30:	4634      	mov	r4, r6
20008a32:	d9ce      	bls.n	200089d2 <memmove+0x2e>
20008a34:	2300      	movs	r3, #0
20008a36:	f85c 2003 	ldr.w	r2, [ip, r3]
20008a3a:	50ea      	str	r2, [r5, r3]
20008a3c:	3304      	adds	r3, #4
20008a3e:	1af2      	subs	r2, r6, r3
20008a40:	2a03      	cmp	r2, #3
20008a42:	d8f8      	bhi.n	20008a36 <memmove+0x92>
20008a44:	3e04      	subs	r6, #4
20008a46:	08b3      	lsrs	r3, r6, #2
20008a48:	1c5a      	adds	r2, r3, #1
20008a4a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20008a4e:	0092      	lsls	r2, r2, #2
20008a50:	4494      	add	ip, r2
20008a52:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20008a56:	18ad      	adds	r5, r5, r2
20008a58:	e7bb      	b.n	200089d2 <memmove+0x2e>
20008a5a:	bf00      	nop

20008a5c <__malloc_lock>:
20008a5c:	4770      	bx	lr
20008a5e:	bf00      	nop

20008a60 <__malloc_unlock>:
20008a60:	4770      	bx	lr
20008a62:	bf00      	nop

20008a64 <__hi0bits>:
20008a64:	0c02      	lsrs	r2, r0, #16
20008a66:	4603      	mov	r3, r0
20008a68:	0412      	lsls	r2, r2, #16
20008a6a:	b1b2      	cbz	r2, 20008a9a <__hi0bits+0x36>
20008a6c:	2000      	movs	r0, #0
20008a6e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20008a72:	d101      	bne.n	20008a78 <__hi0bits+0x14>
20008a74:	3008      	adds	r0, #8
20008a76:	021b      	lsls	r3, r3, #8
20008a78:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20008a7c:	d101      	bne.n	20008a82 <__hi0bits+0x1e>
20008a7e:	3004      	adds	r0, #4
20008a80:	011b      	lsls	r3, r3, #4
20008a82:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20008a86:	d101      	bne.n	20008a8c <__hi0bits+0x28>
20008a88:	3002      	adds	r0, #2
20008a8a:	009b      	lsls	r3, r3, #2
20008a8c:	2b00      	cmp	r3, #0
20008a8e:	db03      	blt.n	20008a98 <__hi0bits+0x34>
20008a90:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20008a94:	d004      	beq.n	20008aa0 <__hi0bits+0x3c>
20008a96:	3001      	adds	r0, #1
20008a98:	4770      	bx	lr
20008a9a:	0403      	lsls	r3, r0, #16
20008a9c:	2010      	movs	r0, #16
20008a9e:	e7e6      	b.n	20008a6e <__hi0bits+0xa>
20008aa0:	2020      	movs	r0, #32
20008aa2:	4770      	bx	lr

20008aa4 <__lo0bits>:
20008aa4:	6803      	ldr	r3, [r0, #0]
20008aa6:	4602      	mov	r2, r0
20008aa8:	f013 0007 	ands.w	r0, r3, #7
20008aac:	d009      	beq.n	20008ac2 <__lo0bits+0x1e>
20008aae:	f013 0f01 	tst.w	r3, #1
20008ab2:	d121      	bne.n	20008af8 <__lo0bits+0x54>
20008ab4:	f013 0f02 	tst.w	r3, #2
20008ab8:	d122      	bne.n	20008b00 <__lo0bits+0x5c>
20008aba:	089b      	lsrs	r3, r3, #2
20008abc:	2002      	movs	r0, #2
20008abe:	6013      	str	r3, [r2, #0]
20008ac0:	4770      	bx	lr
20008ac2:	b299      	uxth	r1, r3
20008ac4:	b909      	cbnz	r1, 20008aca <__lo0bits+0x26>
20008ac6:	0c1b      	lsrs	r3, r3, #16
20008ac8:	2010      	movs	r0, #16
20008aca:	f013 0fff 	tst.w	r3, #255	; 0xff
20008ace:	d101      	bne.n	20008ad4 <__lo0bits+0x30>
20008ad0:	3008      	adds	r0, #8
20008ad2:	0a1b      	lsrs	r3, r3, #8
20008ad4:	f013 0f0f 	tst.w	r3, #15
20008ad8:	d101      	bne.n	20008ade <__lo0bits+0x3a>
20008ada:	3004      	adds	r0, #4
20008adc:	091b      	lsrs	r3, r3, #4
20008ade:	f013 0f03 	tst.w	r3, #3
20008ae2:	d101      	bne.n	20008ae8 <__lo0bits+0x44>
20008ae4:	3002      	adds	r0, #2
20008ae6:	089b      	lsrs	r3, r3, #2
20008ae8:	f013 0f01 	tst.w	r3, #1
20008aec:	d102      	bne.n	20008af4 <__lo0bits+0x50>
20008aee:	085b      	lsrs	r3, r3, #1
20008af0:	d004      	beq.n	20008afc <__lo0bits+0x58>
20008af2:	3001      	adds	r0, #1
20008af4:	6013      	str	r3, [r2, #0]
20008af6:	4770      	bx	lr
20008af8:	2000      	movs	r0, #0
20008afa:	4770      	bx	lr
20008afc:	2020      	movs	r0, #32
20008afe:	4770      	bx	lr
20008b00:	085b      	lsrs	r3, r3, #1
20008b02:	2001      	movs	r0, #1
20008b04:	6013      	str	r3, [r2, #0]
20008b06:	4770      	bx	lr

20008b08 <__mcmp>:
20008b08:	4603      	mov	r3, r0
20008b0a:	690a      	ldr	r2, [r1, #16]
20008b0c:	6900      	ldr	r0, [r0, #16]
20008b0e:	b410      	push	{r4}
20008b10:	1a80      	subs	r0, r0, r2
20008b12:	d111      	bne.n	20008b38 <__mcmp+0x30>
20008b14:	3204      	adds	r2, #4
20008b16:	f103 0c14 	add.w	ip, r3, #20
20008b1a:	0092      	lsls	r2, r2, #2
20008b1c:	189b      	adds	r3, r3, r2
20008b1e:	1889      	adds	r1, r1, r2
20008b20:	3104      	adds	r1, #4
20008b22:	3304      	adds	r3, #4
20008b24:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008b28:	3b04      	subs	r3, #4
20008b2a:	f851 2c04 	ldr.w	r2, [r1, #-4]
20008b2e:	3904      	subs	r1, #4
20008b30:	4294      	cmp	r4, r2
20008b32:	d103      	bne.n	20008b3c <__mcmp+0x34>
20008b34:	459c      	cmp	ip, r3
20008b36:	d3f5      	bcc.n	20008b24 <__mcmp+0x1c>
20008b38:	bc10      	pop	{r4}
20008b3a:	4770      	bx	lr
20008b3c:	bf38      	it	cc
20008b3e:	f04f 30ff 	movcc.w	r0, #4294967295
20008b42:	d3f9      	bcc.n	20008b38 <__mcmp+0x30>
20008b44:	2001      	movs	r0, #1
20008b46:	e7f7      	b.n	20008b38 <__mcmp+0x30>

20008b48 <__ulp>:
20008b48:	f240 0300 	movw	r3, #0
20008b4c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008b50:	ea01 0303 	and.w	r3, r1, r3
20008b54:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008b58:	2b00      	cmp	r3, #0
20008b5a:	dd02      	ble.n	20008b62 <__ulp+0x1a>
20008b5c:	4619      	mov	r1, r3
20008b5e:	2000      	movs	r0, #0
20008b60:	4770      	bx	lr
20008b62:	425b      	negs	r3, r3
20008b64:	151b      	asrs	r3, r3, #20
20008b66:	2b13      	cmp	r3, #19
20008b68:	dd0e      	ble.n	20008b88 <__ulp+0x40>
20008b6a:	3b14      	subs	r3, #20
20008b6c:	2b1e      	cmp	r3, #30
20008b6e:	dd03      	ble.n	20008b78 <__ulp+0x30>
20008b70:	2301      	movs	r3, #1
20008b72:	2100      	movs	r1, #0
20008b74:	4618      	mov	r0, r3
20008b76:	4770      	bx	lr
20008b78:	2201      	movs	r2, #1
20008b7a:	f1c3 031f 	rsb	r3, r3, #31
20008b7e:	2100      	movs	r1, #0
20008b80:	fa12 f303 	lsls.w	r3, r2, r3
20008b84:	4618      	mov	r0, r3
20008b86:	4770      	bx	lr
20008b88:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20008b8c:	2000      	movs	r0, #0
20008b8e:	fa52 f103 	asrs.w	r1, r2, r3
20008b92:	4770      	bx	lr

20008b94 <__b2d>:
20008b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008b98:	6904      	ldr	r4, [r0, #16]
20008b9a:	f100 0614 	add.w	r6, r0, #20
20008b9e:	460f      	mov	r7, r1
20008ba0:	3404      	adds	r4, #4
20008ba2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20008ba6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008baa:	46a0      	mov	r8, r4
20008bac:	4628      	mov	r0, r5
20008bae:	f7ff ff59 	bl	20008a64 <__hi0bits>
20008bb2:	280a      	cmp	r0, #10
20008bb4:	f1c0 0320 	rsb	r3, r0, #32
20008bb8:	603b      	str	r3, [r7, #0]
20008bba:	dc14      	bgt.n	20008be6 <__b2d+0x52>
20008bbc:	42a6      	cmp	r6, r4
20008bbe:	f1c0 030b 	rsb	r3, r0, #11
20008bc2:	d237      	bcs.n	20008c34 <__b2d+0xa0>
20008bc4:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008bc8:	40d9      	lsrs	r1, r3
20008bca:	fa25 fc03 	lsr.w	ip, r5, r3
20008bce:	3015      	adds	r0, #21
20008bd0:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008bd4:	4085      	lsls	r5, r0
20008bd6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008bda:	ea41 0205 	orr.w	r2, r1, r5
20008bde:	4610      	mov	r0, r2
20008be0:	4619      	mov	r1, r3
20008be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008be6:	42a6      	cmp	r6, r4
20008be8:	d320      	bcc.n	20008c2c <__b2d+0x98>
20008bea:	2100      	movs	r1, #0
20008bec:	380b      	subs	r0, #11
20008bee:	bf02      	ittt	eq
20008bf0:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008bf4:	460a      	moveq	r2, r1
20008bf6:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008bfa:	d0f0      	beq.n	20008bde <__b2d+0x4a>
20008bfc:	42b4      	cmp	r4, r6
20008bfe:	f1c0 0320 	rsb	r3, r0, #32
20008c02:	d919      	bls.n	20008c38 <__b2d+0xa4>
20008c04:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008c08:	40dc      	lsrs	r4, r3
20008c0a:	4085      	lsls	r5, r0
20008c0c:	fa21 fc03 	lsr.w	ip, r1, r3
20008c10:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008c14:	fa11 f000 	lsls.w	r0, r1, r0
20008c18:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008c1c:	ea44 0200 	orr.w	r2, r4, r0
20008c20:	ea45 030c 	orr.w	r3, r5, ip
20008c24:	4610      	mov	r0, r2
20008c26:	4619      	mov	r1, r3
20008c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008c2c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008c30:	3c04      	subs	r4, #4
20008c32:	e7db      	b.n	20008bec <__b2d+0x58>
20008c34:	2100      	movs	r1, #0
20008c36:	e7c8      	b.n	20008bca <__b2d+0x36>
20008c38:	2400      	movs	r4, #0
20008c3a:	e7e6      	b.n	20008c0a <__b2d+0x76>

20008c3c <__ratio>:
20008c3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008c40:	b083      	sub	sp, #12
20008c42:	460e      	mov	r6, r1
20008c44:	a901      	add	r1, sp, #4
20008c46:	4607      	mov	r7, r0
20008c48:	f7ff ffa4 	bl	20008b94 <__b2d>
20008c4c:	460d      	mov	r5, r1
20008c4e:	4604      	mov	r4, r0
20008c50:	4669      	mov	r1, sp
20008c52:	4630      	mov	r0, r6
20008c54:	f7ff ff9e 	bl	20008b94 <__b2d>
20008c58:	f8dd c004 	ldr.w	ip, [sp, #4]
20008c5c:	46a9      	mov	r9, r5
20008c5e:	46a0      	mov	r8, r4
20008c60:	460b      	mov	r3, r1
20008c62:	4602      	mov	r2, r0
20008c64:	6931      	ldr	r1, [r6, #16]
20008c66:	4616      	mov	r6, r2
20008c68:	6938      	ldr	r0, [r7, #16]
20008c6a:	461f      	mov	r7, r3
20008c6c:	1a40      	subs	r0, r0, r1
20008c6e:	9900      	ldr	r1, [sp, #0]
20008c70:	ebc1 010c 	rsb	r1, r1, ip
20008c74:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20008c78:	2900      	cmp	r1, #0
20008c7a:	bfc9      	itett	gt
20008c7c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20008c80:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008c84:	4624      	movgt	r4, r4
20008c86:	464d      	movgt	r5, r9
20008c88:	bfdc      	itt	le
20008c8a:	4612      	movle	r2, r2
20008c8c:	463b      	movle	r3, r7
20008c8e:	4620      	mov	r0, r4
20008c90:	4629      	mov	r1, r5
20008c92:	f7fb fd01 	bl	20004698 <__aeabi_ddiv>
20008c96:	b003      	add	sp, #12
20008c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20008c9c <_mprec_log10>:
20008c9c:	2817      	cmp	r0, #23
20008c9e:	b510      	push	{r4, lr}
20008ca0:	4604      	mov	r4, r0
20008ca2:	dd0e      	ble.n	20008cc2 <_mprec_log10+0x26>
20008ca4:	f240 0100 	movw	r1, #0
20008ca8:	2000      	movs	r0, #0
20008caa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008cae:	f240 0300 	movw	r3, #0
20008cb2:	2200      	movs	r2, #0
20008cb4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008cb8:	f7fb fbc4 	bl	20004444 <__aeabi_dmul>
20008cbc:	3c01      	subs	r4, #1
20008cbe:	d1f6      	bne.n	20008cae <_mprec_log10+0x12>
20008cc0:	bd10      	pop	{r4, pc}
20008cc2:	f64a 23c0 	movw	r3, #43712	; 0xaac0
20008cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008cca:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20008cce:	e9d3 0100 	ldrd	r0, r1, [r3]
20008cd2:	bd10      	pop	{r4, pc}

20008cd4 <__copybits>:
20008cd4:	6913      	ldr	r3, [r2, #16]
20008cd6:	3901      	subs	r1, #1
20008cd8:	f102 0c14 	add.w	ip, r2, #20
20008cdc:	b410      	push	{r4}
20008cde:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20008ce2:	114c      	asrs	r4, r1, #5
20008ce4:	3214      	adds	r2, #20
20008ce6:	3401      	adds	r4, #1
20008ce8:	4594      	cmp	ip, r2
20008cea:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008cee:	d20f      	bcs.n	20008d10 <__copybits+0x3c>
20008cf0:	2300      	movs	r3, #0
20008cf2:	f85c 1003 	ldr.w	r1, [ip, r3]
20008cf6:	50c1      	str	r1, [r0, r3]
20008cf8:	3304      	adds	r3, #4
20008cfa:	eb03 010c 	add.w	r1, r3, ip
20008cfe:	428a      	cmp	r2, r1
20008d00:	d8f7      	bhi.n	20008cf2 <__copybits+0x1e>
20008d02:	ea6f 0c0c 	mvn.w	ip, ip
20008d06:	4462      	add	r2, ip
20008d08:	f022 0203 	bic.w	r2, r2, #3
20008d0c:	3204      	adds	r2, #4
20008d0e:	1880      	adds	r0, r0, r2
20008d10:	4284      	cmp	r4, r0
20008d12:	d904      	bls.n	20008d1e <__copybits+0x4a>
20008d14:	2300      	movs	r3, #0
20008d16:	f840 3b04 	str.w	r3, [r0], #4
20008d1a:	4284      	cmp	r4, r0
20008d1c:	d8fb      	bhi.n	20008d16 <__copybits+0x42>
20008d1e:	bc10      	pop	{r4}
20008d20:	4770      	bx	lr
20008d22:	bf00      	nop

20008d24 <__any_on>:
20008d24:	6902      	ldr	r2, [r0, #16]
20008d26:	114b      	asrs	r3, r1, #5
20008d28:	429a      	cmp	r2, r3
20008d2a:	db10      	blt.n	20008d4e <__any_on+0x2a>
20008d2c:	dd0e      	ble.n	20008d4c <__any_on+0x28>
20008d2e:	f011 011f 	ands.w	r1, r1, #31
20008d32:	d00b      	beq.n	20008d4c <__any_on+0x28>
20008d34:	461a      	mov	r2, r3
20008d36:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008d3a:	695b      	ldr	r3, [r3, #20]
20008d3c:	fa23 fc01 	lsr.w	ip, r3, r1
20008d40:	fa0c f101 	lsl.w	r1, ip, r1
20008d44:	4299      	cmp	r1, r3
20008d46:	d002      	beq.n	20008d4e <__any_on+0x2a>
20008d48:	2001      	movs	r0, #1
20008d4a:	4770      	bx	lr
20008d4c:	461a      	mov	r2, r3
20008d4e:	3204      	adds	r2, #4
20008d50:	f100 0114 	add.w	r1, r0, #20
20008d54:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008d58:	f103 0c04 	add.w	ip, r3, #4
20008d5c:	4561      	cmp	r1, ip
20008d5e:	d20b      	bcs.n	20008d78 <__any_on+0x54>
20008d60:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008d64:	2a00      	cmp	r2, #0
20008d66:	d1ef      	bne.n	20008d48 <__any_on+0x24>
20008d68:	4299      	cmp	r1, r3
20008d6a:	d205      	bcs.n	20008d78 <__any_on+0x54>
20008d6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20008d70:	2a00      	cmp	r2, #0
20008d72:	d1e9      	bne.n	20008d48 <__any_on+0x24>
20008d74:	4299      	cmp	r1, r3
20008d76:	d3f9      	bcc.n	20008d6c <__any_on+0x48>
20008d78:	2000      	movs	r0, #0
20008d7a:	4770      	bx	lr

20008d7c <_Bfree>:
20008d7c:	b530      	push	{r4, r5, lr}
20008d7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
20008d80:	b083      	sub	sp, #12
20008d82:	4604      	mov	r4, r0
20008d84:	b155      	cbz	r5, 20008d9c <_Bfree+0x20>
20008d86:	b139      	cbz	r1, 20008d98 <_Bfree+0x1c>
20008d88:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008d8a:	684a      	ldr	r2, [r1, #4]
20008d8c:	68db      	ldr	r3, [r3, #12]
20008d8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20008d92:	6008      	str	r0, [r1, #0]
20008d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20008d98:	b003      	add	sp, #12
20008d9a:	bd30      	pop	{r4, r5, pc}
20008d9c:	2010      	movs	r0, #16
20008d9e:	9101      	str	r1, [sp, #4]
20008da0:	f7ff fa24 	bl	200081ec <malloc>
20008da4:	9901      	ldr	r1, [sp, #4]
20008da6:	6260      	str	r0, [r4, #36]	; 0x24
20008da8:	60c5      	str	r5, [r0, #12]
20008daa:	6045      	str	r5, [r0, #4]
20008dac:	6085      	str	r5, [r0, #8]
20008dae:	6005      	str	r5, [r0, #0]
20008db0:	e7e9      	b.n	20008d86 <_Bfree+0xa>
20008db2:	bf00      	nop

20008db4 <_Balloc>:
20008db4:	b570      	push	{r4, r5, r6, lr}
20008db6:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008db8:	4606      	mov	r6, r0
20008dba:	460d      	mov	r5, r1
20008dbc:	b164      	cbz	r4, 20008dd8 <_Balloc+0x24>
20008dbe:	68e2      	ldr	r2, [r4, #12]
20008dc0:	b1a2      	cbz	r2, 20008dec <_Balloc+0x38>
20008dc2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20008dc6:	b1eb      	cbz	r3, 20008e04 <_Balloc+0x50>
20008dc8:	6819      	ldr	r1, [r3, #0]
20008dca:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20008dce:	2200      	movs	r2, #0
20008dd0:	60da      	str	r2, [r3, #12]
20008dd2:	611a      	str	r2, [r3, #16]
20008dd4:	4618      	mov	r0, r3
20008dd6:	bd70      	pop	{r4, r5, r6, pc}
20008dd8:	2010      	movs	r0, #16
20008dda:	f7ff fa07 	bl	200081ec <malloc>
20008dde:	2300      	movs	r3, #0
20008de0:	4604      	mov	r4, r0
20008de2:	6270      	str	r0, [r6, #36]	; 0x24
20008de4:	60c3      	str	r3, [r0, #12]
20008de6:	6043      	str	r3, [r0, #4]
20008de8:	6083      	str	r3, [r0, #8]
20008dea:	6003      	str	r3, [r0, #0]
20008dec:	2210      	movs	r2, #16
20008dee:	4630      	mov	r0, r6
20008df0:	2104      	movs	r1, #4
20008df2:	f000 fe57 	bl	20009aa4 <_calloc_r>
20008df6:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008df8:	60e0      	str	r0, [r4, #12]
20008dfa:	68da      	ldr	r2, [r3, #12]
20008dfc:	2a00      	cmp	r2, #0
20008dfe:	d1e0      	bne.n	20008dc2 <_Balloc+0xe>
20008e00:	4613      	mov	r3, r2
20008e02:	e7e7      	b.n	20008dd4 <_Balloc+0x20>
20008e04:	2401      	movs	r4, #1
20008e06:	4630      	mov	r0, r6
20008e08:	4621      	mov	r1, r4
20008e0a:	40ac      	lsls	r4, r5
20008e0c:	1d62      	adds	r2, r4, #5
20008e0e:	0092      	lsls	r2, r2, #2
20008e10:	f000 fe48 	bl	20009aa4 <_calloc_r>
20008e14:	4603      	mov	r3, r0
20008e16:	2800      	cmp	r0, #0
20008e18:	d0dc      	beq.n	20008dd4 <_Balloc+0x20>
20008e1a:	6045      	str	r5, [r0, #4]
20008e1c:	6084      	str	r4, [r0, #8]
20008e1e:	e7d6      	b.n	20008dce <_Balloc+0x1a>

20008e20 <__d2b>:
20008e20:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008e24:	b083      	sub	sp, #12
20008e26:	2101      	movs	r1, #1
20008e28:	461d      	mov	r5, r3
20008e2a:	4614      	mov	r4, r2
20008e2c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008e2e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008e30:	f7ff ffc0 	bl	20008db4 <_Balloc>
20008e34:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008e38:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008e3c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008e40:	4615      	mov	r5, r2
20008e42:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20008e46:	9300      	str	r3, [sp, #0]
20008e48:	bf1c      	itt	ne
20008e4a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20008e4e:	9300      	strne	r3, [sp, #0]
20008e50:	4680      	mov	r8, r0
20008e52:	2c00      	cmp	r4, #0
20008e54:	d023      	beq.n	20008e9e <__d2b+0x7e>
20008e56:	a802      	add	r0, sp, #8
20008e58:	f840 4d04 	str.w	r4, [r0, #-4]!
20008e5c:	f7ff fe22 	bl	20008aa4 <__lo0bits>
20008e60:	4603      	mov	r3, r0
20008e62:	2800      	cmp	r0, #0
20008e64:	d137      	bne.n	20008ed6 <__d2b+0xb6>
20008e66:	9901      	ldr	r1, [sp, #4]
20008e68:	9a00      	ldr	r2, [sp, #0]
20008e6a:	f8c8 1014 	str.w	r1, [r8, #20]
20008e6e:	2a00      	cmp	r2, #0
20008e70:	bf14      	ite	ne
20008e72:	2402      	movne	r4, #2
20008e74:	2401      	moveq	r4, #1
20008e76:	f8c8 2018 	str.w	r2, [r8, #24]
20008e7a:	f8c8 4010 	str.w	r4, [r8, #16]
20008e7e:	f1ba 0f00 	cmp.w	sl, #0
20008e82:	d01b      	beq.n	20008ebc <__d2b+0x9c>
20008e84:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008e88:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008e8c:	f1aa 0a03 	sub.w	sl, sl, #3
20008e90:	4453      	add	r3, sl
20008e92:	603b      	str	r3, [r7, #0]
20008e94:	6032      	str	r2, [r6, #0]
20008e96:	4640      	mov	r0, r8
20008e98:	b003      	add	sp, #12
20008e9a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008e9e:	4668      	mov	r0, sp
20008ea0:	f7ff fe00 	bl	20008aa4 <__lo0bits>
20008ea4:	2301      	movs	r3, #1
20008ea6:	461c      	mov	r4, r3
20008ea8:	f8c8 3010 	str.w	r3, [r8, #16]
20008eac:	9b00      	ldr	r3, [sp, #0]
20008eae:	f8c8 3014 	str.w	r3, [r8, #20]
20008eb2:	f100 0320 	add.w	r3, r0, #32
20008eb6:	f1ba 0f00 	cmp.w	sl, #0
20008eba:	d1e3      	bne.n	20008e84 <__d2b+0x64>
20008ebc:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008ec0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008ec4:	3b02      	subs	r3, #2
20008ec6:	603b      	str	r3, [r7, #0]
20008ec8:	6910      	ldr	r0, [r2, #16]
20008eca:	f7ff fdcb 	bl	20008a64 <__hi0bits>
20008ece:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008ed2:	6030      	str	r0, [r6, #0]
20008ed4:	e7df      	b.n	20008e96 <__d2b+0x76>
20008ed6:	9a00      	ldr	r2, [sp, #0]
20008ed8:	f1c0 0120 	rsb	r1, r0, #32
20008edc:	fa12 f101 	lsls.w	r1, r2, r1
20008ee0:	40c2      	lsrs	r2, r0
20008ee2:	9801      	ldr	r0, [sp, #4]
20008ee4:	4301      	orrs	r1, r0
20008ee6:	f8c8 1014 	str.w	r1, [r8, #20]
20008eea:	9200      	str	r2, [sp, #0]
20008eec:	e7bf      	b.n	20008e6e <__d2b+0x4e>
20008eee:	bf00      	nop

20008ef0 <__mdiff>:
20008ef0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008ef4:	6913      	ldr	r3, [r2, #16]
20008ef6:	690f      	ldr	r7, [r1, #16]
20008ef8:	460c      	mov	r4, r1
20008efa:	4615      	mov	r5, r2
20008efc:	1aff      	subs	r7, r7, r3
20008efe:	2f00      	cmp	r7, #0
20008f00:	d04f      	beq.n	20008fa2 <__mdiff+0xb2>
20008f02:	db6a      	blt.n	20008fda <__mdiff+0xea>
20008f04:	2700      	movs	r7, #0
20008f06:	f101 0614 	add.w	r6, r1, #20
20008f0a:	6861      	ldr	r1, [r4, #4]
20008f0c:	f7ff ff52 	bl	20008db4 <_Balloc>
20008f10:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008f14:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008f18:	f105 0114 	add.w	r1, r5, #20
20008f1c:	2200      	movs	r2, #0
20008f1e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008f22:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008f26:	f105 0814 	add.w	r8, r5, #20
20008f2a:	3414      	adds	r4, #20
20008f2c:	f100 0314 	add.w	r3, r0, #20
20008f30:	60c7      	str	r7, [r0, #12]
20008f32:	f851 7b04 	ldr.w	r7, [r1], #4
20008f36:	f856 5b04 	ldr.w	r5, [r6], #4
20008f3a:	46bb      	mov	fp, r7
20008f3c:	fa1f fa87 	uxth.w	sl, r7
20008f40:	0c3f      	lsrs	r7, r7, #16
20008f42:	fa1f f985 	uxth.w	r9, r5
20008f46:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20008f4a:	ebca 0a09 	rsb	sl, sl, r9
20008f4e:	4452      	add	r2, sl
20008f50:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008f54:	b292      	uxth	r2, r2
20008f56:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20008f5a:	f843 2b04 	str.w	r2, [r3], #4
20008f5e:	143a      	asrs	r2, r7, #16
20008f60:	4588      	cmp	r8, r1
20008f62:	d8e6      	bhi.n	20008f32 <__mdiff+0x42>
20008f64:	42a6      	cmp	r6, r4
20008f66:	d20e      	bcs.n	20008f86 <__mdiff+0x96>
20008f68:	f856 1b04 	ldr.w	r1, [r6], #4
20008f6c:	b28d      	uxth	r5, r1
20008f6e:	0c09      	lsrs	r1, r1, #16
20008f70:	1952      	adds	r2, r2, r5
20008f72:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008f76:	b292      	uxth	r2, r2
20008f78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008f7c:	f843 2b04 	str.w	r2, [r3], #4
20008f80:	140a      	asrs	r2, r1, #16
20008f82:	42b4      	cmp	r4, r6
20008f84:	d8f0      	bhi.n	20008f68 <__mdiff+0x78>
20008f86:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008f8a:	b932      	cbnz	r2, 20008f9a <__mdiff+0xaa>
20008f8c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008f90:	f10c 3cff 	add.w	ip, ip, #4294967295
20008f94:	3b04      	subs	r3, #4
20008f96:	2a00      	cmp	r2, #0
20008f98:	d0f8      	beq.n	20008f8c <__mdiff+0x9c>
20008f9a:	f8c0 c010 	str.w	ip, [r0, #16]
20008f9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008fa2:	3304      	adds	r3, #4
20008fa4:	f101 0614 	add.w	r6, r1, #20
20008fa8:	009b      	lsls	r3, r3, #2
20008faa:	18d2      	adds	r2, r2, r3
20008fac:	18cb      	adds	r3, r1, r3
20008fae:	3304      	adds	r3, #4
20008fb0:	3204      	adds	r2, #4
20008fb2:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008fb6:	3b04      	subs	r3, #4
20008fb8:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008fbc:	3a04      	subs	r2, #4
20008fbe:	458c      	cmp	ip, r1
20008fc0:	d10a      	bne.n	20008fd8 <__mdiff+0xe8>
20008fc2:	429e      	cmp	r6, r3
20008fc4:	d3f5      	bcc.n	20008fb2 <__mdiff+0xc2>
20008fc6:	2100      	movs	r1, #0
20008fc8:	f7ff fef4 	bl	20008db4 <_Balloc>
20008fcc:	2301      	movs	r3, #1
20008fce:	6103      	str	r3, [r0, #16]
20008fd0:	2300      	movs	r3, #0
20008fd2:	6143      	str	r3, [r0, #20]
20008fd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008fd8:	d297      	bcs.n	20008f0a <__mdiff+0x1a>
20008fda:	4623      	mov	r3, r4
20008fdc:	462c      	mov	r4, r5
20008fde:	2701      	movs	r7, #1
20008fe0:	461d      	mov	r5, r3
20008fe2:	f104 0614 	add.w	r6, r4, #20
20008fe6:	e790      	b.n	20008f0a <__mdiff+0x1a>

20008fe8 <__lshift>:
20008fe8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008fec:	690d      	ldr	r5, [r1, #16]
20008fee:	688b      	ldr	r3, [r1, #8]
20008ff0:	1156      	asrs	r6, r2, #5
20008ff2:	3501      	adds	r5, #1
20008ff4:	460c      	mov	r4, r1
20008ff6:	19ad      	adds	r5, r5, r6
20008ff8:	4690      	mov	r8, r2
20008ffa:	429d      	cmp	r5, r3
20008ffc:	4682      	mov	sl, r0
20008ffe:	6849      	ldr	r1, [r1, #4]
20009000:	dd03      	ble.n	2000900a <__lshift+0x22>
20009002:	005b      	lsls	r3, r3, #1
20009004:	3101      	adds	r1, #1
20009006:	429d      	cmp	r5, r3
20009008:	dcfb      	bgt.n	20009002 <__lshift+0x1a>
2000900a:	4650      	mov	r0, sl
2000900c:	f7ff fed2 	bl	20008db4 <_Balloc>
20009010:	2e00      	cmp	r6, #0
20009012:	4607      	mov	r7, r0
20009014:	f100 0214 	add.w	r2, r0, #20
20009018:	dd0a      	ble.n	20009030 <__lshift+0x48>
2000901a:	2300      	movs	r3, #0
2000901c:	4619      	mov	r1, r3
2000901e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20009022:	3301      	adds	r3, #1
20009024:	42b3      	cmp	r3, r6
20009026:	d1fa      	bne.n	2000901e <__lshift+0x36>
20009028:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000902c:	f103 0214 	add.w	r2, r3, #20
20009030:	6920      	ldr	r0, [r4, #16]
20009032:	f104 0314 	add.w	r3, r4, #20
20009036:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000903a:	3014      	adds	r0, #20
2000903c:	f018 081f 	ands.w	r8, r8, #31
20009040:	d01b      	beq.n	2000907a <__lshift+0x92>
20009042:	f1c8 0e20 	rsb	lr, r8, #32
20009046:	2100      	movs	r1, #0
20009048:	681e      	ldr	r6, [r3, #0]
2000904a:	fa06 fc08 	lsl.w	ip, r6, r8
2000904e:	ea41 010c 	orr.w	r1, r1, ip
20009052:	f842 1b04 	str.w	r1, [r2], #4
20009056:	f853 1b04 	ldr.w	r1, [r3], #4
2000905a:	4298      	cmp	r0, r3
2000905c:	fa21 f10e 	lsr.w	r1, r1, lr
20009060:	d8f2      	bhi.n	20009048 <__lshift+0x60>
20009062:	6011      	str	r1, [r2, #0]
20009064:	b101      	cbz	r1, 20009068 <__lshift+0x80>
20009066:	3501      	adds	r5, #1
20009068:	4650      	mov	r0, sl
2000906a:	3d01      	subs	r5, #1
2000906c:	4621      	mov	r1, r4
2000906e:	613d      	str	r5, [r7, #16]
20009070:	f7ff fe84 	bl	20008d7c <_Bfree>
20009074:	4638      	mov	r0, r7
20009076:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000907a:	f853 1008 	ldr.w	r1, [r3, r8]
2000907e:	f842 1008 	str.w	r1, [r2, r8]
20009082:	f108 0804 	add.w	r8, r8, #4
20009086:	eb08 0103 	add.w	r1, r8, r3
2000908a:	4288      	cmp	r0, r1
2000908c:	d9ec      	bls.n	20009068 <__lshift+0x80>
2000908e:	f853 1008 	ldr.w	r1, [r3, r8]
20009092:	f842 1008 	str.w	r1, [r2, r8]
20009096:	f108 0804 	add.w	r8, r8, #4
2000909a:	eb08 0103 	add.w	r1, r8, r3
2000909e:	4288      	cmp	r0, r1
200090a0:	d8eb      	bhi.n	2000907a <__lshift+0x92>
200090a2:	e7e1      	b.n	20009068 <__lshift+0x80>

200090a4 <__multiply>:
200090a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200090a8:	f8d1 8010 	ldr.w	r8, [r1, #16]
200090ac:	6917      	ldr	r7, [r2, #16]
200090ae:	460d      	mov	r5, r1
200090b0:	4616      	mov	r6, r2
200090b2:	b087      	sub	sp, #28
200090b4:	45b8      	cmp	r8, r7
200090b6:	bfb5      	itete	lt
200090b8:	4615      	movlt	r5, r2
200090ba:	463b      	movge	r3, r7
200090bc:	460b      	movlt	r3, r1
200090be:	4647      	movge	r7, r8
200090c0:	bfb4      	ite	lt
200090c2:	461e      	movlt	r6, r3
200090c4:	4698      	movge	r8, r3
200090c6:	68ab      	ldr	r3, [r5, #8]
200090c8:	eb08 0407 	add.w	r4, r8, r7
200090cc:	6869      	ldr	r1, [r5, #4]
200090ce:	429c      	cmp	r4, r3
200090d0:	bfc8      	it	gt
200090d2:	3101      	addgt	r1, #1
200090d4:	f7ff fe6e 	bl	20008db4 <_Balloc>
200090d8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200090dc:	f100 0b14 	add.w	fp, r0, #20
200090e0:	3314      	adds	r3, #20
200090e2:	9003      	str	r0, [sp, #12]
200090e4:	459b      	cmp	fp, r3
200090e6:	9304      	str	r3, [sp, #16]
200090e8:	d206      	bcs.n	200090f8 <__multiply+0x54>
200090ea:	9904      	ldr	r1, [sp, #16]
200090ec:	465b      	mov	r3, fp
200090ee:	2200      	movs	r2, #0
200090f0:	f843 2b04 	str.w	r2, [r3], #4
200090f4:	4299      	cmp	r1, r3
200090f6:	d8fb      	bhi.n	200090f0 <__multiply+0x4c>
200090f8:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200090fc:	f106 0914 	add.w	r9, r6, #20
20009100:	f108 0814 	add.w	r8, r8, #20
20009104:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20009108:	3514      	adds	r5, #20
2000910a:	45c1      	cmp	r9, r8
2000910c:	f8cd 8004 	str.w	r8, [sp, #4]
20009110:	f10c 0c14 	add.w	ip, ip, #20
20009114:	9502      	str	r5, [sp, #8]
20009116:	d24b      	bcs.n	200091b0 <__multiply+0x10c>
20009118:	f04f 0a00 	mov.w	sl, #0
2000911c:	9405      	str	r4, [sp, #20]
2000911e:	f859 400a 	ldr.w	r4, [r9, sl]
20009122:	eb0a 080b 	add.w	r8, sl, fp
20009126:	b2a0      	uxth	r0, r4
20009128:	b1d8      	cbz	r0, 20009162 <__multiply+0xbe>
2000912a:	9a02      	ldr	r2, [sp, #8]
2000912c:	4643      	mov	r3, r8
2000912e:	2400      	movs	r4, #0
20009130:	f852 5b04 	ldr.w	r5, [r2], #4
20009134:	6819      	ldr	r1, [r3, #0]
20009136:	b2af      	uxth	r7, r5
20009138:	0c2d      	lsrs	r5, r5, #16
2000913a:	b28e      	uxth	r6, r1
2000913c:	0c09      	lsrs	r1, r1, #16
2000913e:	fb00 6607 	mla	r6, r0, r7, r6
20009142:	fb00 1105 	mla	r1, r0, r5, r1
20009146:	1936      	adds	r6, r6, r4
20009148:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000914c:	b2b6      	uxth	r6, r6
2000914e:	0c0c      	lsrs	r4, r1, #16
20009150:	4594      	cmp	ip, r2
20009152:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20009156:	f843 6b04 	str.w	r6, [r3], #4
2000915a:	d8e9      	bhi.n	20009130 <__multiply+0x8c>
2000915c:	601c      	str	r4, [r3, #0]
2000915e:	f859 400a 	ldr.w	r4, [r9, sl]
20009162:	0c24      	lsrs	r4, r4, #16
20009164:	d01c      	beq.n	200091a0 <__multiply+0xfc>
20009166:	f85b 200a 	ldr.w	r2, [fp, sl]
2000916a:	4641      	mov	r1, r8
2000916c:	9b02      	ldr	r3, [sp, #8]
2000916e:	2500      	movs	r5, #0
20009170:	4610      	mov	r0, r2
20009172:	881e      	ldrh	r6, [r3, #0]
20009174:	b297      	uxth	r7, r2
20009176:	fb06 5504 	mla	r5, r6, r4, r5
2000917a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000917e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20009182:	600f      	str	r7, [r1, #0]
20009184:	f851 0f04 	ldr.w	r0, [r1, #4]!
20009188:	f853 2b04 	ldr.w	r2, [r3], #4
2000918c:	b286      	uxth	r6, r0
2000918e:	0c12      	lsrs	r2, r2, #16
20009190:	fb02 6204 	mla	r2, r2, r4, r6
20009194:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20009198:	0c15      	lsrs	r5, r2, #16
2000919a:	459c      	cmp	ip, r3
2000919c:	d8e9      	bhi.n	20009172 <__multiply+0xce>
2000919e:	600a      	str	r2, [r1, #0]
200091a0:	f10a 0a04 	add.w	sl, sl, #4
200091a4:	9a01      	ldr	r2, [sp, #4]
200091a6:	eb0a 0309 	add.w	r3, sl, r9
200091aa:	429a      	cmp	r2, r3
200091ac:	d8b7      	bhi.n	2000911e <__multiply+0x7a>
200091ae:	9c05      	ldr	r4, [sp, #20]
200091b0:	2c00      	cmp	r4, #0
200091b2:	dd0b      	ble.n	200091cc <__multiply+0x128>
200091b4:	9a04      	ldr	r2, [sp, #16]
200091b6:	f852 3c04 	ldr.w	r3, [r2, #-4]
200091ba:	b93b      	cbnz	r3, 200091cc <__multiply+0x128>
200091bc:	4613      	mov	r3, r2
200091be:	e003      	b.n	200091c8 <__multiply+0x124>
200091c0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200091c4:	3b04      	subs	r3, #4
200091c6:	b90a      	cbnz	r2, 200091cc <__multiply+0x128>
200091c8:	3c01      	subs	r4, #1
200091ca:	d1f9      	bne.n	200091c0 <__multiply+0x11c>
200091cc:	9b03      	ldr	r3, [sp, #12]
200091ce:	4618      	mov	r0, r3
200091d0:	611c      	str	r4, [r3, #16]
200091d2:	b007      	add	sp, #28
200091d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200091d8 <__i2b>:
200091d8:	b510      	push	{r4, lr}
200091da:	460c      	mov	r4, r1
200091dc:	2101      	movs	r1, #1
200091de:	f7ff fde9 	bl	20008db4 <_Balloc>
200091e2:	2201      	movs	r2, #1
200091e4:	6144      	str	r4, [r0, #20]
200091e6:	6102      	str	r2, [r0, #16]
200091e8:	bd10      	pop	{r4, pc}
200091ea:	bf00      	nop

200091ec <__multadd>:
200091ec:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200091f0:	460d      	mov	r5, r1
200091f2:	2100      	movs	r1, #0
200091f4:	4606      	mov	r6, r0
200091f6:	692c      	ldr	r4, [r5, #16]
200091f8:	b083      	sub	sp, #12
200091fa:	f105 0814 	add.w	r8, r5, #20
200091fe:	4608      	mov	r0, r1
20009200:	f858 7001 	ldr.w	r7, [r8, r1]
20009204:	3001      	adds	r0, #1
20009206:	fa1f fa87 	uxth.w	sl, r7
2000920a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000920e:	fb0a 3302 	mla	r3, sl, r2, r3
20009212:	fb0c fc02 	mul.w	ip, ip, r2
20009216:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000921a:	b29b      	uxth	r3, r3
2000921c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20009220:	f848 3001 	str.w	r3, [r8, r1]
20009224:	3104      	adds	r1, #4
20009226:	4284      	cmp	r4, r0
20009228:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000922c:	dce8      	bgt.n	20009200 <__multadd+0x14>
2000922e:	b13b      	cbz	r3, 20009240 <__multadd+0x54>
20009230:	68aa      	ldr	r2, [r5, #8]
20009232:	4294      	cmp	r4, r2
20009234:	da08      	bge.n	20009248 <__multadd+0x5c>
20009236:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000923a:	3401      	adds	r4, #1
2000923c:	612c      	str	r4, [r5, #16]
2000923e:	6153      	str	r3, [r2, #20]
20009240:	4628      	mov	r0, r5
20009242:	b003      	add	sp, #12
20009244:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20009248:	6869      	ldr	r1, [r5, #4]
2000924a:	4630      	mov	r0, r6
2000924c:	9301      	str	r3, [sp, #4]
2000924e:	3101      	adds	r1, #1
20009250:	f7ff fdb0 	bl	20008db4 <_Balloc>
20009254:	692a      	ldr	r2, [r5, #16]
20009256:	f105 010c 	add.w	r1, r5, #12
2000925a:	3202      	adds	r2, #2
2000925c:	0092      	lsls	r2, r2, #2
2000925e:	4607      	mov	r7, r0
20009260:	300c      	adds	r0, #12
20009262:	f7ff fad7 	bl	20008814 <memcpy>
20009266:	4629      	mov	r1, r5
20009268:	4630      	mov	r0, r6
2000926a:	463d      	mov	r5, r7
2000926c:	f7ff fd86 	bl	20008d7c <_Bfree>
20009270:	9b01      	ldr	r3, [sp, #4]
20009272:	e7e0      	b.n	20009236 <__multadd+0x4a>

20009274 <__pow5mult>:
20009274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009278:	4615      	mov	r5, r2
2000927a:	f012 0203 	ands.w	r2, r2, #3
2000927e:	4604      	mov	r4, r0
20009280:	4688      	mov	r8, r1
20009282:	d12c      	bne.n	200092de <__pow5mult+0x6a>
20009284:	10ad      	asrs	r5, r5, #2
20009286:	d01e      	beq.n	200092c6 <__pow5mult+0x52>
20009288:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000928a:	2e00      	cmp	r6, #0
2000928c:	d034      	beq.n	200092f8 <__pow5mult+0x84>
2000928e:	68b7      	ldr	r7, [r6, #8]
20009290:	2f00      	cmp	r7, #0
20009292:	d03b      	beq.n	2000930c <__pow5mult+0x98>
20009294:	f015 0f01 	tst.w	r5, #1
20009298:	d108      	bne.n	200092ac <__pow5mult+0x38>
2000929a:	106d      	asrs	r5, r5, #1
2000929c:	d013      	beq.n	200092c6 <__pow5mult+0x52>
2000929e:	683e      	ldr	r6, [r7, #0]
200092a0:	b1a6      	cbz	r6, 200092cc <__pow5mult+0x58>
200092a2:	4630      	mov	r0, r6
200092a4:	4607      	mov	r7, r0
200092a6:	f015 0f01 	tst.w	r5, #1
200092aa:	d0f6      	beq.n	2000929a <__pow5mult+0x26>
200092ac:	4641      	mov	r1, r8
200092ae:	463a      	mov	r2, r7
200092b0:	4620      	mov	r0, r4
200092b2:	f7ff fef7 	bl	200090a4 <__multiply>
200092b6:	4641      	mov	r1, r8
200092b8:	4606      	mov	r6, r0
200092ba:	4620      	mov	r0, r4
200092bc:	f7ff fd5e 	bl	20008d7c <_Bfree>
200092c0:	106d      	asrs	r5, r5, #1
200092c2:	46b0      	mov	r8, r6
200092c4:	d1eb      	bne.n	2000929e <__pow5mult+0x2a>
200092c6:	4640      	mov	r0, r8
200092c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200092cc:	4639      	mov	r1, r7
200092ce:	463a      	mov	r2, r7
200092d0:	4620      	mov	r0, r4
200092d2:	f7ff fee7 	bl	200090a4 <__multiply>
200092d6:	6038      	str	r0, [r7, #0]
200092d8:	4607      	mov	r7, r0
200092da:	6006      	str	r6, [r0, #0]
200092dc:	e7e3      	b.n	200092a6 <__pow5mult+0x32>
200092de:	f64a 2cc0 	movw	ip, #43712	; 0xaac0
200092e2:	2300      	movs	r3, #0
200092e4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200092e8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200092ec:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200092f0:	f7ff ff7c 	bl	200091ec <__multadd>
200092f4:	4680      	mov	r8, r0
200092f6:	e7c5      	b.n	20009284 <__pow5mult+0x10>
200092f8:	2010      	movs	r0, #16
200092fa:	f7fe ff77 	bl	200081ec <malloc>
200092fe:	2300      	movs	r3, #0
20009300:	4606      	mov	r6, r0
20009302:	6260      	str	r0, [r4, #36]	; 0x24
20009304:	60c3      	str	r3, [r0, #12]
20009306:	6043      	str	r3, [r0, #4]
20009308:	6083      	str	r3, [r0, #8]
2000930a:	6003      	str	r3, [r0, #0]
2000930c:	4620      	mov	r0, r4
2000930e:	f240 2171 	movw	r1, #625	; 0x271
20009312:	f7ff ff61 	bl	200091d8 <__i2b>
20009316:	2300      	movs	r3, #0
20009318:	60b0      	str	r0, [r6, #8]
2000931a:	4607      	mov	r7, r0
2000931c:	6003      	str	r3, [r0, #0]
2000931e:	e7b9      	b.n	20009294 <__pow5mult+0x20>

20009320 <__s2b>:
20009320:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009324:	461e      	mov	r6, r3
20009326:	f648 6339 	movw	r3, #36409	; 0x8e39
2000932a:	f106 0c08 	add.w	ip, r6, #8
2000932e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20009332:	4688      	mov	r8, r1
20009334:	4605      	mov	r5, r0
20009336:	4617      	mov	r7, r2
20009338:	fb83 130c 	smull	r1, r3, r3, ip
2000933c:	ea4f 7cec 	mov.w	ip, ip, asr #31
20009340:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20009344:	f1bc 0f01 	cmp.w	ip, #1
20009348:	dd35      	ble.n	200093b6 <__s2b+0x96>
2000934a:	2100      	movs	r1, #0
2000934c:	2201      	movs	r2, #1
2000934e:	0052      	lsls	r2, r2, #1
20009350:	3101      	adds	r1, #1
20009352:	4594      	cmp	ip, r2
20009354:	dcfb      	bgt.n	2000934e <__s2b+0x2e>
20009356:	4628      	mov	r0, r5
20009358:	f7ff fd2c 	bl	20008db4 <_Balloc>
2000935c:	9b08      	ldr	r3, [sp, #32]
2000935e:	6143      	str	r3, [r0, #20]
20009360:	2301      	movs	r3, #1
20009362:	2f09      	cmp	r7, #9
20009364:	6103      	str	r3, [r0, #16]
20009366:	dd22      	ble.n	200093ae <__s2b+0x8e>
20009368:	f108 0a09 	add.w	sl, r8, #9
2000936c:	2409      	movs	r4, #9
2000936e:	f818 3004 	ldrb.w	r3, [r8, r4]
20009372:	4601      	mov	r1, r0
20009374:	220a      	movs	r2, #10
20009376:	3401      	adds	r4, #1
20009378:	3b30      	subs	r3, #48	; 0x30
2000937a:	4628      	mov	r0, r5
2000937c:	f7ff ff36 	bl	200091ec <__multadd>
20009380:	42a7      	cmp	r7, r4
20009382:	dcf4      	bgt.n	2000936e <__s2b+0x4e>
20009384:	eb0a 0807 	add.w	r8, sl, r7
20009388:	f1a8 0808 	sub.w	r8, r8, #8
2000938c:	42be      	cmp	r6, r7
2000938e:	dd0c      	ble.n	200093aa <__s2b+0x8a>
20009390:	2400      	movs	r4, #0
20009392:	f818 3004 	ldrb.w	r3, [r8, r4]
20009396:	4601      	mov	r1, r0
20009398:	3401      	adds	r4, #1
2000939a:	220a      	movs	r2, #10
2000939c:	3b30      	subs	r3, #48	; 0x30
2000939e:	4628      	mov	r0, r5
200093a0:	f7ff ff24 	bl	200091ec <__multadd>
200093a4:	19e3      	adds	r3, r4, r7
200093a6:	429e      	cmp	r6, r3
200093a8:	dcf3      	bgt.n	20009392 <__s2b+0x72>
200093aa:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200093ae:	f108 080a 	add.w	r8, r8, #10
200093b2:	2709      	movs	r7, #9
200093b4:	e7ea      	b.n	2000938c <__s2b+0x6c>
200093b6:	2100      	movs	r1, #0
200093b8:	e7cd      	b.n	20009356 <__s2b+0x36>
200093ba:	bf00      	nop

200093bc <_realloc_r>:
200093bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200093c0:	4691      	mov	r9, r2
200093c2:	b083      	sub	sp, #12
200093c4:	4607      	mov	r7, r0
200093c6:	460e      	mov	r6, r1
200093c8:	2900      	cmp	r1, #0
200093ca:	f000 813a 	beq.w	20009642 <_realloc_r+0x286>
200093ce:	f1a1 0808 	sub.w	r8, r1, #8
200093d2:	f109 040b 	add.w	r4, r9, #11
200093d6:	f7ff fb41 	bl	20008a5c <__malloc_lock>
200093da:	2c16      	cmp	r4, #22
200093dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
200093e0:	460b      	mov	r3, r1
200093e2:	f200 80a0 	bhi.w	20009526 <_realloc_r+0x16a>
200093e6:	2210      	movs	r2, #16
200093e8:	2500      	movs	r5, #0
200093ea:	4614      	mov	r4, r2
200093ec:	454c      	cmp	r4, r9
200093ee:	bf38      	it	cc
200093f0:	f045 0501 	orrcc.w	r5, r5, #1
200093f4:	2d00      	cmp	r5, #0
200093f6:	f040 812a 	bne.w	2000964e <_realloc_r+0x292>
200093fa:	f021 0a03 	bic.w	sl, r1, #3
200093fe:	4592      	cmp	sl, r2
20009400:	bfa2      	ittt	ge
20009402:	4640      	movge	r0, r8
20009404:	4655      	movge	r5, sl
20009406:	f108 0808 	addge.w	r8, r8, #8
2000940a:	da75      	bge.n	200094f8 <_realloc_r+0x13c>
2000940c:	f64a 5380 	movw	r3, #44416	; 0xad80
20009410:	eb08 000a 	add.w	r0, r8, sl
20009414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009418:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000941c:	4586      	cmp	lr, r0
2000941e:	f000 811a 	beq.w	20009656 <_realloc_r+0x29a>
20009422:	f8d0 c004 	ldr.w	ip, [r0, #4]
20009426:	f02c 0b01 	bic.w	fp, ip, #1
2000942a:	4483      	add	fp, r0
2000942c:	f8db b004 	ldr.w	fp, [fp, #4]
20009430:	f01b 0f01 	tst.w	fp, #1
20009434:	d07c      	beq.n	20009530 <_realloc_r+0x174>
20009436:	46ac      	mov	ip, r5
20009438:	4628      	mov	r0, r5
2000943a:	f011 0f01 	tst.w	r1, #1
2000943e:	f040 809b 	bne.w	20009578 <_realloc_r+0x1bc>
20009442:	f856 1c08 	ldr.w	r1, [r6, #-8]
20009446:	ebc1 0b08 	rsb	fp, r1, r8
2000944a:	f8db 5004 	ldr.w	r5, [fp, #4]
2000944e:	f025 0503 	bic.w	r5, r5, #3
20009452:	2800      	cmp	r0, #0
20009454:	f000 80dd 	beq.w	20009612 <_realloc_r+0x256>
20009458:	4570      	cmp	r0, lr
2000945a:	f000 811f 	beq.w	2000969c <_realloc_r+0x2e0>
2000945e:	eb05 030a 	add.w	r3, r5, sl
20009462:	eb0c 0503 	add.w	r5, ip, r3
20009466:	4295      	cmp	r5, r2
20009468:	bfb8      	it	lt
2000946a:	461d      	movlt	r5, r3
2000946c:	f2c0 80d2 	blt.w	20009614 <_realloc_r+0x258>
20009470:	6881      	ldr	r1, [r0, #8]
20009472:	465b      	mov	r3, fp
20009474:	68c0      	ldr	r0, [r0, #12]
20009476:	f1aa 0204 	sub.w	r2, sl, #4
2000947a:	2a24      	cmp	r2, #36	; 0x24
2000947c:	6081      	str	r1, [r0, #8]
2000947e:	60c8      	str	r0, [r1, #12]
20009480:	f853 1f08 	ldr.w	r1, [r3, #8]!
20009484:	f8db 000c 	ldr.w	r0, [fp, #12]
20009488:	6081      	str	r1, [r0, #8]
2000948a:	60c8      	str	r0, [r1, #12]
2000948c:	f200 80d0 	bhi.w	20009630 <_realloc_r+0x274>
20009490:	2a13      	cmp	r2, #19
20009492:	469c      	mov	ip, r3
20009494:	d921      	bls.n	200094da <_realloc_r+0x11e>
20009496:	4631      	mov	r1, r6
20009498:	f10b 0c10 	add.w	ip, fp, #16
2000949c:	f851 0b04 	ldr.w	r0, [r1], #4
200094a0:	f8cb 0008 	str.w	r0, [fp, #8]
200094a4:	6870      	ldr	r0, [r6, #4]
200094a6:	1d0e      	adds	r6, r1, #4
200094a8:	2a1b      	cmp	r2, #27
200094aa:	f8cb 000c 	str.w	r0, [fp, #12]
200094ae:	d914      	bls.n	200094da <_realloc_r+0x11e>
200094b0:	6848      	ldr	r0, [r1, #4]
200094b2:	1d31      	adds	r1, r6, #4
200094b4:	f10b 0c18 	add.w	ip, fp, #24
200094b8:	f8cb 0010 	str.w	r0, [fp, #16]
200094bc:	6870      	ldr	r0, [r6, #4]
200094be:	1d0e      	adds	r6, r1, #4
200094c0:	2a24      	cmp	r2, #36	; 0x24
200094c2:	f8cb 0014 	str.w	r0, [fp, #20]
200094c6:	d108      	bne.n	200094da <_realloc_r+0x11e>
200094c8:	684a      	ldr	r2, [r1, #4]
200094ca:	f10b 0c20 	add.w	ip, fp, #32
200094ce:	f8cb 2018 	str.w	r2, [fp, #24]
200094d2:	6872      	ldr	r2, [r6, #4]
200094d4:	3608      	adds	r6, #8
200094d6:	f8cb 201c 	str.w	r2, [fp, #28]
200094da:	4631      	mov	r1, r6
200094dc:	4698      	mov	r8, r3
200094de:	4662      	mov	r2, ip
200094e0:	4658      	mov	r0, fp
200094e2:	f851 3b04 	ldr.w	r3, [r1], #4
200094e6:	f842 3b04 	str.w	r3, [r2], #4
200094ea:	6873      	ldr	r3, [r6, #4]
200094ec:	f8cc 3004 	str.w	r3, [ip, #4]
200094f0:	684b      	ldr	r3, [r1, #4]
200094f2:	6053      	str	r3, [r2, #4]
200094f4:	f8db 3004 	ldr.w	r3, [fp, #4]
200094f8:	ebc4 0c05 	rsb	ip, r4, r5
200094fc:	f1bc 0f0f 	cmp.w	ip, #15
20009500:	d826      	bhi.n	20009550 <_realloc_r+0x194>
20009502:	1942      	adds	r2, r0, r5
20009504:	f003 0301 	and.w	r3, r3, #1
20009508:	ea43 0505 	orr.w	r5, r3, r5
2000950c:	6045      	str	r5, [r0, #4]
2000950e:	6853      	ldr	r3, [r2, #4]
20009510:	f043 0301 	orr.w	r3, r3, #1
20009514:	6053      	str	r3, [r2, #4]
20009516:	4638      	mov	r0, r7
20009518:	4645      	mov	r5, r8
2000951a:	f7ff faa1 	bl	20008a60 <__malloc_unlock>
2000951e:	4628      	mov	r0, r5
20009520:	b003      	add	sp, #12
20009522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009526:	f024 0407 	bic.w	r4, r4, #7
2000952a:	4622      	mov	r2, r4
2000952c:	0fe5      	lsrs	r5, r4, #31
2000952e:	e75d      	b.n	200093ec <_realloc_r+0x30>
20009530:	f02c 0c03 	bic.w	ip, ip, #3
20009534:	eb0c 050a 	add.w	r5, ip, sl
20009538:	4295      	cmp	r5, r2
2000953a:	f6ff af7e 	blt.w	2000943a <_realloc_r+0x7e>
2000953e:	6882      	ldr	r2, [r0, #8]
20009540:	460b      	mov	r3, r1
20009542:	68c1      	ldr	r1, [r0, #12]
20009544:	4640      	mov	r0, r8
20009546:	f108 0808 	add.w	r8, r8, #8
2000954a:	608a      	str	r2, [r1, #8]
2000954c:	60d1      	str	r1, [r2, #12]
2000954e:	e7d3      	b.n	200094f8 <_realloc_r+0x13c>
20009550:	1901      	adds	r1, r0, r4
20009552:	f003 0301 	and.w	r3, r3, #1
20009556:	eb01 020c 	add.w	r2, r1, ip
2000955a:	ea43 0404 	orr.w	r4, r3, r4
2000955e:	f04c 0301 	orr.w	r3, ip, #1
20009562:	6044      	str	r4, [r0, #4]
20009564:	604b      	str	r3, [r1, #4]
20009566:	4638      	mov	r0, r7
20009568:	6853      	ldr	r3, [r2, #4]
2000956a:	3108      	adds	r1, #8
2000956c:	f043 0301 	orr.w	r3, r3, #1
20009570:	6053      	str	r3, [r2, #4]
20009572:	f7fe fac1 	bl	20007af8 <_free_r>
20009576:	e7ce      	b.n	20009516 <_realloc_r+0x15a>
20009578:	4649      	mov	r1, r9
2000957a:	4638      	mov	r0, r7
2000957c:	f7fe fe3e 	bl	200081fc <_malloc_r>
20009580:	4605      	mov	r5, r0
20009582:	2800      	cmp	r0, #0
20009584:	d041      	beq.n	2000960a <_realloc_r+0x24e>
20009586:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000958a:	f1a0 0208 	sub.w	r2, r0, #8
2000958e:	f023 0101 	bic.w	r1, r3, #1
20009592:	4441      	add	r1, r8
20009594:	428a      	cmp	r2, r1
20009596:	f000 80d7 	beq.w	20009748 <_realloc_r+0x38c>
2000959a:	f1aa 0204 	sub.w	r2, sl, #4
2000959e:	4631      	mov	r1, r6
200095a0:	2a24      	cmp	r2, #36	; 0x24
200095a2:	d878      	bhi.n	20009696 <_realloc_r+0x2da>
200095a4:	2a13      	cmp	r2, #19
200095a6:	4603      	mov	r3, r0
200095a8:	d921      	bls.n	200095ee <_realloc_r+0x232>
200095aa:	4634      	mov	r4, r6
200095ac:	f854 3b04 	ldr.w	r3, [r4], #4
200095b0:	1d21      	adds	r1, r4, #4
200095b2:	f840 3b04 	str.w	r3, [r0], #4
200095b6:	1d03      	adds	r3, r0, #4
200095b8:	f8d6 c004 	ldr.w	ip, [r6, #4]
200095bc:	2a1b      	cmp	r2, #27
200095be:	f8c5 c004 	str.w	ip, [r5, #4]
200095c2:	d914      	bls.n	200095ee <_realloc_r+0x232>
200095c4:	f8d4 e004 	ldr.w	lr, [r4, #4]
200095c8:	1d1c      	adds	r4, r3, #4
200095ca:	f101 0c04 	add.w	ip, r1, #4
200095ce:	f8c0 e004 	str.w	lr, [r0, #4]
200095d2:	6848      	ldr	r0, [r1, #4]
200095d4:	f10c 0104 	add.w	r1, ip, #4
200095d8:	6058      	str	r0, [r3, #4]
200095da:	1d23      	adds	r3, r4, #4
200095dc:	2a24      	cmp	r2, #36	; 0x24
200095de:	d106      	bne.n	200095ee <_realloc_r+0x232>
200095e0:	f8dc 2004 	ldr.w	r2, [ip, #4]
200095e4:	6062      	str	r2, [r4, #4]
200095e6:	684a      	ldr	r2, [r1, #4]
200095e8:	3108      	adds	r1, #8
200095ea:	605a      	str	r2, [r3, #4]
200095ec:	3308      	adds	r3, #8
200095ee:	4608      	mov	r0, r1
200095f0:	461a      	mov	r2, r3
200095f2:	f850 4b04 	ldr.w	r4, [r0], #4
200095f6:	f842 4b04 	str.w	r4, [r2], #4
200095fa:	6849      	ldr	r1, [r1, #4]
200095fc:	6059      	str	r1, [r3, #4]
200095fe:	6843      	ldr	r3, [r0, #4]
20009600:	6053      	str	r3, [r2, #4]
20009602:	4631      	mov	r1, r6
20009604:	4638      	mov	r0, r7
20009606:	f7fe fa77 	bl	20007af8 <_free_r>
2000960a:	4638      	mov	r0, r7
2000960c:	f7ff fa28 	bl	20008a60 <__malloc_unlock>
20009610:	e785      	b.n	2000951e <_realloc_r+0x162>
20009612:	4455      	add	r5, sl
20009614:	4295      	cmp	r5, r2
20009616:	dbaf      	blt.n	20009578 <_realloc_r+0x1bc>
20009618:	465b      	mov	r3, fp
2000961a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000961e:	f1aa 0204 	sub.w	r2, sl, #4
20009622:	f853 1f08 	ldr.w	r1, [r3, #8]!
20009626:	2a24      	cmp	r2, #36	; 0x24
20009628:	6081      	str	r1, [r0, #8]
2000962a:	60c8      	str	r0, [r1, #12]
2000962c:	f67f af30 	bls.w	20009490 <_realloc_r+0xd4>
20009630:	4618      	mov	r0, r3
20009632:	4631      	mov	r1, r6
20009634:	4698      	mov	r8, r3
20009636:	f7ff f9b5 	bl	200089a4 <memmove>
2000963a:	4658      	mov	r0, fp
2000963c:	f8db 3004 	ldr.w	r3, [fp, #4]
20009640:	e75a      	b.n	200094f8 <_realloc_r+0x13c>
20009642:	4611      	mov	r1, r2
20009644:	b003      	add	sp, #12
20009646:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000964a:	f7fe bdd7 	b.w	200081fc <_malloc_r>
2000964e:	230c      	movs	r3, #12
20009650:	2500      	movs	r5, #0
20009652:	603b      	str	r3, [r7, #0]
20009654:	e763      	b.n	2000951e <_realloc_r+0x162>
20009656:	f8de 5004 	ldr.w	r5, [lr, #4]
2000965a:	f104 0b10 	add.w	fp, r4, #16
2000965e:	f025 0c03 	bic.w	ip, r5, #3
20009662:	eb0c 000a 	add.w	r0, ip, sl
20009666:	4558      	cmp	r0, fp
20009668:	bfb8      	it	lt
2000966a:	4670      	movlt	r0, lr
2000966c:	f6ff aee5 	blt.w	2000943a <_realloc_r+0x7e>
20009670:	eb08 0204 	add.w	r2, r8, r4
20009674:	1b01      	subs	r1, r0, r4
20009676:	f041 0101 	orr.w	r1, r1, #1
2000967a:	609a      	str	r2, [r3, #8]
2000967c:	6051      	str	r1, [r2, #4]
2000967e:	4638      	mov	r0, r7
20009680:	f8d8 1004 	ldr.w	r1, [r8, #4]
20009684:	4635      	mov	r5, r6
20009686:	f001 0301 	and.w	r3, r1, #1
2000968a:	431c      	orrs	r4, r3
2000968c:	f8c8 4004 	str.w	r4, [r8, #4]
20009690:	f7ff f9e6 	bl	20008a60 <__malloc_unlock>
20009694:	e743      	b.n	2000951e <_realloc_r+0x162>
20009696:	f7ff f985 	bl	200089a4 <memmove>
2000969a:	e7b2      	b.n	20009602 <_realloc_r+0x246>
2000969c:	4455      	add	r5, sl
2000969e:	f104 0110 	add.w	r1, r4, #16
200096a2:	44ac      	add	ip, r5
200096a4:	458c      	cmp	ip, r1
200096a6:	dbb5      	blt.n	20009614 <_realloc_r+0x258>
200096a8:	465d      	mov	r5, fp
200096aa:	f8db 000c 	ldr.w	r0, [fp, #12]
200096ae:	f1aa 0204 	sub.w	r2, sl, #4
200096b2:	f855 1f08 	ldr.w	r1, [r5, #8]!
200096b6:	2a24      	cmp	r2, #36	; 0x24
200096b8:	6081      	str	r1, [r0, #8]
200096ba:	60c8      	str	r0, [r1, #12]
200096bc:	d84c      	bhi.n	20009758 <_realloc_r+0x39c>
200096be:	2a13      	cmp	r2, #19
200096c0:	4628      	mov	r0, r5
200096c2:	d924      	bls.n	2000970e <_realloc_r+0x352>
200096c4:	4631      	mov	r1, r6
200096c6:	f10b 0010 	add.w	r0, fp, #16
200096ca:	f851 eb04 	ldr.w	lr, [r1], #4
200096ce:	f8cb e008 	str.w	lr, [fp, #8]
200096d2:	f8d6 e004 	ldr.w	lr, [r6, #4]
200096d6:	1d0e      	adds	r6, r1, #4
200096d8:	2a1b      	cmp	r2, #27
200096da:	f8cb e00c 	str.w	lr, [fp, #12]
200096de:	d916      	bls.n	2000970e <_realloc_r+0x352>
200096e0:	f8d1 e004 	ldr.w	lr, [r1, #4]
200096e4:	1d31      	adds	r1, r6, #4
200096e6:	f10b 0018 	add.w	r0, fp, #24
200096ea:	f8cb e010 	str.w	lr, [fp, #16]
200096ee:	f8d6 e004 	ldr.w	lr, [r6, #4]
200096f2:	1d0e      	adds	r6, r1, #4
200096f4:	2a24      	cmp	r2, #36	; 0x24
200096f6:	f8cb e014 	str.w	lr, [fp, #20]
200096fa:	d108      	bne.n	2000970e <_realloc_r+0x352>
200096fc:	684a      	ldr	r2, [r1, #4]
200096fe:	f10b 0020 	add.w	r0, fp, #32
20009702:	f8cb 2018 	str.w	r2, [fp, #24]
20009706:	6872      	ldr	r2, [r6, #4]
20009708:	3608      	adds	r6, #8
2000970a:	f8cb 201c 	str.w	r2, [fp, #28]
2000970e:	4631      	mov	r1, r6
20009710:	4602      	mov	r2, r0
20009712:	f851 eb04 	ldr.w	lr, [r1], #4
20009716:	f842 eb04 	str.w	lr, [r2], #4
2000971a:	6876      	ldr	r6, [r6, #4]
2000971c:	6046      	str	r6, [r0, #4]
2000971e:	6849      	ldr	r1, [r1, #4]
20009720:	6051      	str	r1, [r2, #4]
20009722:	eb0b 0204 	add.w	r2, fp, r4
20009726:	ebc4 010c 	rsb	r1, r4, ip
2000972a:	f041 0101 	orr.w	r1, r1, #1
2000972e:	609a      	str	r2, [r3, #8]
20009730:	6051      	str	r1, [r2, #4]
20009732:	4638      	mov	r0, r7
20009734:	f8db 1004 	ldr.w	r1, [fp, #4]
20009738:	f001 0301 	and.w	r3, r1, #1
2000973c:	431c      	orrs	r4, r3
2000973e:	f8cb 4004 	str.w	r4, [fp, #4]
20009742:	f7ff f98d 	bl	20008a60 <__malloc_unlock>
20009746:	e6ea      	b.n	2000951e <_realloc_r+0x162>
20009748:	6855      	ldr	r5, [r2, #4]
2000974a:	4640      	mov	r0, r8
2000974c:	f108 0808 	add.w	r8, r8, #8
20009750:	f025 0503 	bic.w	r5, r5, #3
20009754:	4455      	add	r5, sl
20009756:	e6cf      	b.n	200094f8 <_realloc_r+0x13c>
20009758:	4631      	mov	r1, r6
2000975a:	4628      	mov	r0, r5
2000975c:	9300      	str	r3, [sp, #0]
2000975e:	f8cd c004 	str.w	ip, [sp, #4]
20009762:	f7ff f91f 	bl	200089a4 <memmove>
20009766:	f8dd c004 	ldr.w	ip, [sp, #4]
2000976a:	9b00      	ldr	r3, [sp, #0]
2000976c:	e7d9      	b.n	20009722 <_realloc_r+0x366>
2000976e:	bf00      	nop

20009770 <__isinfd>:
20009770:	4602      	mov	r2, r0
20009772:	4240      	negs	r0, r0
20009774:	ea40 0302 	orr.w	r3, r0, r2
20009778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000977c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20009780:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20009784:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20009788:	4258      	negs	r0, r3
2000978a:	ea40 0303 	orr.w	r3, r0, r3
2000978e:	17d8      	asrs	r0, r3, #31
20009790:	3001      	adds	r0, #1
20009792:	4770      	bx	lr

20009794 <__isnand>:
20009794:	4602      	mov	r2, r0
20009796:	4240      	negs	r0, r0
20009798:	4310      	orrs	r0, r2
2000979a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000979e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200097a2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200097a6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200097aa:	0fc0      	lsrs	r0, r0, #31
200097ac:	4770      	bx	lr
200097ae:	bf00      	nop

200097b0 <_sbrk_r>:
200097b0:	b538      	push	{r3, r4, r5, lr}
200097b2:	f24b 4478 	movw	r4, #46200	; 0xb478
200097b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200097ba:	4605      	mov	r5, r0
200097bc:	4608      	mov	r0, r1
200097be:	2300      	movs	r3, #0
200097c0:	6023      	str	r3, [r4, #0]
200097c2:	f7f7 ffbb 	bl	2000173c <_sbrk>
200097c6:	f1b0 3fff 	cmp.w	r0, #4294967295
200097ca:	d000      	beq.n	200097ce <_sbrk_r+0x1e>
200097cc:	bd38      	pop	{r3, r4, r5, pc}
200097ce:	6823      	ldr	r3, [r4, #0]
200097d0:	2b00      	cmp	r3, #0
200097d2:	d0fb      	beq.n	200097cc <_sbrk_r+0x1c>
200097d4:	602b      	str	r3, [r5, #0]
200097d6:	bd38      	pop	{r3, r4, r5, pc}

200097d8 <__sclose>:
200097d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200097dc:	f000 b990 	b.w	20009b00 <_close_r>

200097e0 <__sseek>:
200097e0:	b510      	push	{r4, lr}
200097e2:	460c      	mov	r4, r1
200097e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200097e8:	f000 fa2e 	bl	20009c48 <_lseek_r>
200097ec:	89a3      	ldrh	r3, [r4, #12]
200097ee:	f1b0 3fff 	cmp.w	r0, #4294967295
200097f2:	bf15      	itete	ne
200097f4:	6560      	strne	r0, [r4, #84]	; 0x54
200097f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200097fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200097fe:	81a3      	strheq	r3, [r4, #12]
20009800:	bf18      	it	ne
20009802:	81a3      	strhne	r3, [r4, #12]
20009804:	bd10      	pop	{r4, pc}
20009806:	bf00      	nop

20009808 <__swrite>:
20009808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000980c:	461d      	mov	r5, r3
2000980e:	898b      	ldrh	r3, [r1, #12]
20009810:	460c      	mov	r4, r1
20009812:	4616      	mov	r6, r2
20009814:	4607      	mov	r7, r0
20009816:	f413 7f80 	tst.w	r3, #256	; 0x100
2000981a:	d006      	beq.n	2000982a <__swrite+0x22>
2000981c:	2302      	movs	r3, #2
2000981e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009822:	2200      	movs	r2, #0
20009824:	f000 fa10 	bl	20009c48 <_lseek_r>
20009828:	89a3      	ldrh	r3, [r4, #12]
2000982a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000982e:	4638      	mov	r0, r7
20009830:	81a3      	strh	r3, [r4, #12]
20009832:	4632      	mov	r2, r6
20009834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009838:	462b      	mov	r3, r5
2000983a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000983e:	f7f7 bf59 	b.w	200016f4 <_write_r>
20009842:	bf00      	nop

20009844 <__sread>:
20009844:	b510      	push	{r4, lr}
20009846:	460c      	mov	r4, r1
20009848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000984c:	f000 fa12 	bl	20009c74 <_read_r>
20009850:	2800      	cmp	r0, #0
20009852:	db03      	blt.n	2000985c <__sread+0x18>
20009854:	6d63      	ldr	r3, [r4, #84]	; 0x54
20009856:	181b      	adds	r3, r3, r0
20009858:	6563      	str	r3, [r4, #84]	; 0x54
2000985a:	bd10      	pop	{r4, pc}
2000985c:	89a3      	ldrh	r3, [r4, #12]
2000985e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20009862:	81a3      	strh	r3, [r4, #12]
20009864:	bd10      	pop	{r4, pc}
20009866:	bf00      	nop

20009868 <strcmp>:
20009868:	ea80 0201 	eor.w	r2, r0, r1
2000986c:	f012 0f03 	tst.w	r2, #3
20009870:	d13a      	bne.n	200098e8 <strcmp_unaligned>
20009872:	f010 0203 	ands.w	r2, r0, #3
20009876:	f020 0003 	bic.w	r0, r0, #3
2000987a:	f021 0103 	bic.w	r1, r1, #3
2000987e:	f850 cb04 	ldr.w	ip, [r0], #4
20009882:	bf08      	it	eq
20009884:	f851 3b04 	ldreq.w	r3, [r1], #4
20009888:	d00d      	beq.n	200098a6 <strcmp+0x3e>
2000988a:	f082 0203 	eor.w	r2, r2, #3
2000988e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20009892:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20009896:	fa23 f202 	lsr.w	r2, r3, r2
2000989a:	f851 3b04 	ldr.w	r3, [r1], #4
2000989e:	ea4c 0c02 	orr.w	ip, ip, r2
200098a2:	ea43 0302 	orr.w	r3, r3, r2
200098a6:	bf00      	nop
200098a8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200098ac:	459c      	cmp	ip, r3
200098ae:	bf01      	itttt	eq
200098b0:	ea22 020c 	biceq.w	r2, r2, ip
200098b4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200098b8:	f850 cb04 	ldreq.w	ip, [r0], #4
200098bc:	f851 3b04 	ldreq.w	r3, [r1], #4
200098c0:	d0f2      	beq.n	200098a8 <strcmp+0x40>
200098c2:	ea4f 600c 	mov.w	r0, ip, lsl #24
200098c6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200098ca:	2801      	cmp	r0, #1
200098cc:	bf28      	it	cs
200098ce:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
200098d2:	bf08      	it	eq
200098d4:	0a1b      	lsreq	r3, r3, #8
200098d6:	d0f4      	beq.n	200098c2 <strcmp+0x5a>
200098d8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200098dc:	ea4f 6010 	mov.w	r0, r0, lsr #24
200098e0:	eba0 0003 	sub.w	r0, r0, r3
200098e4:	4770      	bx	lr
200098e6:	bf00      	nop

200098e8 <strcmp_unaligned>:
200098e8:	f010 0f03 	tst.w	r0, #3
200098ec:	d00a      	beq.n	20009904 <strcmp_unaligned+0x1c>
200098ee:	f810 2b01 	ldrb.w	r2, [r0], #1
200098f2:	f811 3b01 	ldrb.w	r3, [r1], #1
200098f6:	2a01      	cmp	r2, #1
200098f8:	bf28      	it	cs
200098fa:	429a      	cmpcs	r2, r3
200098fc:	d0f4      	beq.n	200098e8 <strcmp_unaligned>
200098fe:	eba2 0003 	sub.w	r0, r2, r3
20009902:	4770      	bx	lr
20009904:	f84d 5d04 	str.w	r5, [sp, #-4]!
20009908:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000990c:	f04f 0201 	mov.w	r2, #1
20009910:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20009914:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20009918:	f001 0c03 	and.w	ip, r1, #3
2000991c:	f021 0103 	bic.w	r1, r1, #3
20009920:	f850 4b04 	ldr.w	r4, [r0], #4
20009924:	f851 5b04 	ldr.w	r5, [r1], #4
20009928:	f1bc 0f02 	cmp.w	ip, #2
2000992c:	d026      	beq.n	2000997c <strcmp_unaligned+0x94>
2000992e:	d84b      	bhi.n	200099c8 <strcmp_unaligned+0xe0>
20009930:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20009934:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20009938:	eba4 0302 	sub.w	r3, r4, r2
2000993c:	ea23 0304 	bic.w	r3, r3, r4
20009940:	d10d      	bne.n	2000995e <strcmp_unaligned+0x76>
20009942:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009946:	bf08      	it	eq
20009948:	f851 5b04 	ldreq.w	r5, [r1], #4
2000994c:	d10a      	bne.n	20009964 <strcmp_unaligned+0x7c>
2000994e:	ea8c 0c04 	eor.w	ip, ip, r4
20009952:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20009956:	d10c      	bne.n	20009972 <strcmp_unaligned+0x8a>
20009958:	f850 4b04 	ldr.w	r4, [r0], #4
2000995c:	e7e8      	b.n	20009930 <strcmp_unaligned+0x48>
2000995e:	ea4f 2515 	mov.w	r5, r5, lsr #8
20009962:	e05c      	b.n	20009a1e <strcmp_unaligned+0x136>
20009964:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20009968:	d152      	bne.n	20009a10 <strcmp_unaligned+0x128>
2000996a:	780d      	ldrb	r5, [r1, #0]
2000996c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20009970:	e055      	b.n	20009a1e <strcmp_unaligned+0x136>
20009972:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20009976:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000997a:	e050      	b.n	20009a1e <strcmp_unaligned+0x136>
2000997c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20009980:	eba4 0302 	sub.w	r3, r4, r2
20009984:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20009988:	ea23 0304 	bic.w	r3, r3, r4
2000998c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20009990:	d117      	bne.n	200099c2 <strcmp_unaligned+0xda>
20009992:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009996:	bf08      	it	eq
20009998:	f851 5b04 	ldreq.w	r5, [r1], #4
2000999c:	d107      	bne.n	200099ae <strcmp_unaligned+0xc6>
2000999e:	ea8c 0c04 	eor.w	ip, ip, r4
200099a2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200099a6:	d108      	bne.n	200099ba <strcmp_unaligned+0xd2>
200099a8:	f850 4b04 	ldr.w	r4, [r0], #4
200099ac:	e7e6      	b.n	2000997c <strcmp_unaligned+0x94>
200099ae:	041b      	lsls	r3, r3, #16
200099b0:	d12e      	bne.n	20009a10 <strcmp_unaligned+0x128>
200099b2:	880d      	ldrh	r5, [r1, #0]
200099b4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200099b8:	e031      	b.n	20009a1e <strcmp_unaligned+0x136>
200099ba:	ea4f 4505 	mov.w	r5, r5, lsl #16
200099be:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200099c2:	ea4f 4515 	mov.w	r5, r5, lsr #16
200099c6:	e02a      	b.n	20009a1e <strcmp_unaligned+0x136>
200099c8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200099cc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200099d0:	eba4 0302 	sub.w	r3, r4, r2
200099d4:	ea23 0304 	bic.w	r3, r3, r4
200099d8:	d10d      	bne.n	200099f6 <strcmp_unaligned+0x10e>
200099da:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200099de:	bf08      	it	eq
200099e0:	f851 5b04 	ldreq.w	r5, [r1], #4
200099e4:	d10a      	bne.n	200099fc <strcmp_unaligned+0x114>
200099e6:	ea8c 0c04 	eor.w	ip, ip, r4
200099ea:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200099ee:	d10a      	bne.n	20009a06 <strcmp_unaligned+0x11e>
200099f0:	f850 4b04 	ldr.w	r4, [r0], #4
200099f4:	e7e8      	b.n	200099c8 <strcmp_unaligned+0xe0>
200099f6:	ea4f 6515 	mov.w	r5, r5, lsr #24
200099fa:	e010      	b.n	20009a1e <strcmp_unaligned+0x136>
200099fc:	f014 0fff 	tst.w	r4, #255	; 0xff
20009a00:	d006      	beq.n	20009a10 <strcmp_unaligned+0x128>
20009a02:	f851 5b04 	ldr.w	r5, [r1], #4
20009a06:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20009a0a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20009a0e:	e006      	b.n	20009a1e <strcmp_unaligned+0x136>
20009a10:	f04f 0000 	mov.w	r0, #0
20009a14:	f85d 4b04 	ldr.w	r4, [sp], #4
20009a18:	f85d 5b04 	ldr.w	r5, [sp], #4
20009a1c:	4770      	bx	lr
20009a1e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20009a22:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20009a26:	2801      	cmp	r0, #1
20009a28:	bf28      	it	cs
20009a2a:	4290      	cmpcs	r0, r2
20009a2c:	bf04      	itt	eq
20009a2e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20009a32:	0a2d      	lsreq	r5, r5, #8
20009a34:	d0f3      	beq.n	20009a1e <strcmp_unaligned+0x136>
20009a36:	eba2 0000 	sub.w	r0, r2, r0
20009a3a:	f85d 4b04 	ldr.w	r4, [sp], #4
20009a3e:	f85d 5b04 	ldr.w	r5, [sp], #4
20009a42:	4770      	bx	lr

20009a44 <strlen>:
20009a44:	f020 0103 	bic.w	r1, r0, #3
20009a48:	f010 0003 	ands.w	r0, r0, #3
20009a4c:	f1c0 0000 	rsb	r0, r0, #0
20009a50:	f851 3b04 	ldr.w	r3, [r1], #4
20009a54:	f100 0c04 	add.w	ip, r0, #4
20009a58:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20009a5c:	f06f 0200 	mvn.w	r2, #0
20009a60:	bf1c      	itt	ne
20009a62:	fa22 f20c 	lsrne.w	r2, r2, ip
20009a66:	4313      	orrne	r3, r2
20009a68:	f04f 0c01 	mov.w	ip, #1
20009a6c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20009a70:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20009a74:	eba3 020c 	sub.w	r2, r3, ip
20009a78:	ea22 0203 	bic.w	r2, r2, r3
20009a7c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20009a80:	bf04      	itt	eq
20009a82:	f851 3b04 	ldreq.w	r3, [r1], #4
20009a86:	3004      	addeq	r0, #4
20009a88:	d0f4      	beq.n	20009a74 <strlen+0x30>
20009a8a:	f013 0fff 	tst.w	r3, #255	; 0xff
20009a8e:	bf1f      	itttt	ne
20009a90:	3001      	addne	r0, #1
20009a92:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20009a96:	3001      	addne	r0, #1
20009a98:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20009a9c:	bf18      	it	ne
20009a9e:	3001      	addne	r0, #1
20009aa0:	4770      	bx	lr
20009aa2:	bf00      	nop

20009aa4 <_calloc_r>:
20009aa4:	b538      	push	{r3, r4, r5, lr}
20009aa6:	fb01 f102 	mul.w	r1, r1, r2
20009aaa:	f7fe fba7 	bl	200081fc <_malloc_r>
20009aae:	4604      	mov	r4, r0
20009ab0:	b1f8      	cbz	r0, 20009af2 <_calloc_r+0x4e>
20009ab2:	f850 2c04 	ldr.w	r2, [r0, #-4]
20009ab6:	f022 0203 	bic.w	r2, r2, #3
20009aba:	3a04      	subs	r2, #4
20009abc:	2a24      	cmp	r2, #36	; 0x24
20009abe:	d81a      	bhi.n	20009af6 <_calloc_r+0x52>
20009ac0:	2a13      	cmp	r2, #19
20009ac2:	4603      	mov	r3, r0
20009ac4:	d90f      	bls.n	20009ae6 <_calloc_r+0x42>
20009ac6:	2100      	movs	r1, #0
20009ac8:	f840 1b04 	str.w	r1, [r0], #4
20009acc:	1d03      	adds	r3, r0, #4
20009ace:	2a1b      	cmp	r2, #27
20009ad0:	6061      	str	r1, [r4, #4]
20009ad2:	d908      	bls.n	20009ae6 <_calloc_r+0x42>
20009ad4:	1d1d      	adds	r5, r3, #4
20009ad6:	6041      	str	r1, [r0, #4]
20009ad8:	6059      	str	r1, [r3, #4]
20009ada:	1d2b      	adds	r3, r5, #4
20009adc:	2a24      	cmp	r2, #36	; 0x24
20009ade:	bf02      	ittt	eq
20009ae0:	6069      	streq	r1, [r5, #4]
20009ae2:	6059      	streq	r1, [r3, #4]
20009ae4:	3308      	addeq	r3, #8
20009ae6:	461a      	mov	r2, r3
20009ae8:	2100      	movs	r1, #0
20009aea:	f842 1b04 	str.w	r1, [r2], #4
20009aee:	6059      	str	r1, [r3, #4]
20009af0:	6051      	str	r1, [r2, #4]
20009af2:	4620      	mov	r0, r4
20009af4:	bd38      	pop	{r3, r4, r5, pc}
20009af6:	2100      	movs	r1, #0
20009af8:	f7fb f81a 	bl	20004b30 <memset>
20009afc:	4620      	mov	r0, r4
20009afe:	bd38      	pop	{r3, r4, r5, pc}

20009b00 <_close_r>:
20009b00:	b538      	push	{r3, r4, r5, lr}
20009b02:	f24b 4478 	movw	r4, #46200	; 0xb478
20009b06:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b0a:	4605      	mov	r5, r0
20009b0c:	4608      	mov	r0, r1
20009b0e:	2300      	movs	r3, #0
20009b10:	6023      	str	r3, [r4, #0]
20009b12:	f7f7 fd89 	bl	20001628 <_close>
20009b16:	f1b0 3fff 	cmp.w	r0, #4294967295
20009b1a:	d000      	beq.n	20009b1e <_close_r+0x1e>
20009b1c:	bd38      	pop	{r3, r4, r5, pc}
20009b1e:	6823      	ldr	r3, [r4, #0]
20009b20:	2b00      	cmp	r3, #0
20009b22:	d0fb      	beq.n	20009b1c <_close_r+0x1c>
20009b24:	602b      	str	r3, [r5, #0]
20009b26:	bd38      	pop	{r3, r4, r5, pc}

20009b28 <_fclose_r>:
20009b28:	b570      	push	{r4, r5, r6, lr}
20009b2a:	4605      	mov	r5, r0
20009b2c:	460c      	mov	r4, r1
20009b2e:	2900      	cmp	r1, #0
20009b30:	d04b      	beq.n	20009bca <_fclose_r+0xa2>
20009b32:	f7fd fea9 	bl	20007888 <__sfp_lock_acquire>
20009b36:	b115      	cbz	r5, 20009b3e <_fclose_r+0x16>
20009b38:	69ab      	ldr	r3, [r5, #24]
20009b3a:	2b00      	cmp	r3, #0
20009b3c:	d048      	beq.n	20009bd0 <_fclose_r+0xa8>
20009b3e:	f64a 2318 	movw	r3, #43544	; 0xaa18
20009b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b46:	429c      	cmp	r4, r3
20009b48:	bf08      	it	eq
20009b4a:	686c      	ldreq	r4, [r5, #4]
20009b4c:	d00e      	beq.n	20009b6c <_fclose_r+0x44>
20009b4e:	f64a 2338 	movw	r3, #43576	; 0xaa38
20009b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b56:	429c      	cmp	r4, r3
20009b58:	bf08      	it	eq
20009b5a:	68ac      	ldreq	r4, [r5, #8]
20009b5c:	d006      	beq.n	20009b6c <_fclose_r+0x44>
20009b5e:	f64a 2358 	movw	r3, #43608	; 0xaa58
20009b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b66:	429c      	cmp	r4, r3
20009b68:	bf08      	it	eq
20009b6a:	68ec      	ldreq	r4, [r5, #12]
20009b6c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20009b70:	b33e      	cbz	r6, 20009bc2 <_fclose_r+0x9a>
20009b72:	4628      	mov	r0, r5
20009b74:	4621      	mov	r1, r4
20009b76:	f7fd fdcb 	bl	20007710 <_fflush_r>
20009b7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
20009b7c:	4606      	mov	r6, r0
20009b7e:	b13b      	cbz	r3, 20009b90 <_fclose_r+0x68>
20009b80:	4628      	mov	r0, r5
20009b82:	6a21      	ldr	r1, [r4, #32]
20009b84:	4798      	blx	r3
20009b86:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20009b8a:	bf28      	it	cs
20009b8c:	f04f 36ff 	movcs.w	r6, #4294967295
20009b90:	89a3      	ldrh	r3, [r4, #12]
20009b92:	f013 0f80 	tst.w	r3, #128	; 0x80
20009b96:	d11f      	bne.n	20009bd8 <_fclose_r+0xb0>
20009b98:	6b61      	ldr	r1, [r4, #52]	; 0x34
20009b9a:	b141      	cbz	r1, 20009bae <_fclose_r+0x86>
20009b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
20009ba0:	4299      	cmp	r1, r3
20009ba2:	d002      	beq.n	20009baa <_fclose_r+0x82>
20009ba4:	4628      	mov	r0, r5
20009ba6:	f7fd ffa7 	bl	20007af8 <_free_r>
20009baa:	2300      	movs	r3, #0
20009bac:	6363      	str	r3, [r4, #52]	; 0x34
20009bae:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009bb0:	b121      	cbz	r1, 20009bbc <_fclose_r+0x94>
20009bb2:	4628      	mov	r0, r5
20009bb4:	f7fd ffa0 	bl	20007af8 <_free_r>
20009bb8:	2300      	movs	r3, #0
20009bba:	64a3      	str	r3, [r4, #72]	; 0x48
20009bbc:	f04f 0300 	mov.w	r3, #0
20009bc0:	81a3      	strh	r3, [r4, #12]
20009bc2:	f7fd fe63 	bl	2000788c <__sfp_lock_release>
20009bc6:	4630      	mov	r0, r6
20009bc8:	bd70      	pop	{r4, r5, r6, pc}
20009bca:	460e      	mov	r6, r1
20009bcc:	4630      	mov	r0, r6
20009bce:	bd70      	pop	{r4, r5, r6, pc}
20009bd0:	4628      	mov	r0, r5
20009bd2:	f7fd ff0d 	bl	200079f0 <__sinit>
20009bd6:	e7b2      	b.n	20009b3e <_fclose_r+0x16>
20009bd8:	4628      	mov	r0, r5
20009bda:	6921      	ldr	r1, [r4, #16]
20009bdc:	f7fd ff8c 	bl	20007af8 <_free_r>
20009be0:	e7da      	b.n	20009b98 <_fclose_r+0x70>
20009be2:	bf00      	nop

20009be4 <fclose>:
20009be4:	f64a 438c 	movw	r3, #44172	; 0xac8c
20009be8:	4601      	mov	r1, r0
20009bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009bee:	6818      	ldr	r0, [r3, #0]
20009bf0:	e79a      	b.n	20009b28 <_fclose_r>
20009bf2:	bf00      	nop

20009bf4 <_fstat_r>:
20009bf4:	b538      	push	{r3, r4, r5, lr}
20009bf6:	f24b 4478 	movw	r4, #46200	; 0xb478
20009bfa:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009bfe:	4605      	mov	r5, r0
20009c00:	4608      	mov	r0, r1
20009c02:	4611      	mov	r1, r2
20009c04:	2300      	movs	r3, #0
20009c06:	6023      	str	r3, [r4, #0]
20009c08:	f7f7 fd14 	bl	20001634 <_fstat>
20009c0c:	f1b0 3fff 	cmp.w	r0, #4294967295
20009c10:	d000      	beq.n	20009c14 <_fstat_r+0x20>
20009c12:	bd38      	pop	{r3, r4, r5, pc}
20009c14:	6823      	ldr	r3, [r4, #0]
20009c16:	2b00      	cmp	r3, #0
20009c18:	d0fb      	beq.n	20009c12 <_fstat_r+0x1e>
20009c1a:	602b      	str	r3, [r5, #0]
20009c1c:	bd38      	pop	{r3, r4, r5, pc}
20009c1e:	bf00      	nop

20009c20 <_isatty_r>:
20009c20:	b538      	push	{r3, r4, r5, lr}
20009c22:	f24b 4478 	movw	r4, #46200	; 0xb478
20009c26:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009c2a:	4605      	mov	r5, r0
20009c2c:	4608      	mov	r0, r1
20009c2e:	2300      	movs	r3, #0
20009c30:	6023      	str	r3, [r4, #0]
20009c32:	f7f7 fd09 	bl	20001648 <_isatty>
20009c36:	f1b0 3fff 	cmp.w	r0, #4294967295
20009c3a:	d000      	beq.n	20009c3e <_isatty_r+0x1e>
20009c3c:	bd38      	pop	{r3, r4, r5, pc}
20009c3e:	6823      	ldr	r3, [r4, #0]
20009c40:	2b00      	cmp	r3, #0
20009c42:	d0fb      	beq.n	20009c3c <_isatty_r+0x1c>
20009c44:	602b      	str	r3, [r5, #0]
20009c46:	bd38      	pop	{r3, r4, r5, pc}

20009c48 <_lseek_r>:
20009c48:	b538      	push	{r3, r4, r5, lr}
20009c4a:	f24b 4478 	movw	r4, #46200	; 0xb478
20009c4e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009c52:	4605      	mov	r5, r0
20009c54:	4608      	mov	r0, r1
20009c56:	4611      	mov	r1, r2
20009c58:	461a      	mov	r2, r3
20009c5a:	2300      	movs	r3, #0
20009c5c:	6023      	str	r3, [r4, #0]
20009c5e:	f7f7 fcf7 	bl	20001650 <_lseek>
20009c62:	f1b0 3fff 	cmp.w	r0, #4294967295
20009c66:	d000      	beq.n	20009c6a <_lseek_r+0x22>
20009c68:	bd38      	pop	{r3, r4, r5, pc}
20009c6a:	6823      	ldr	r3, [r4, #0]
20009c6c:	2b00      	cmp	r3, #0
20009c6e:	d0fb      	beq.n	20009c68 <_lseek_r+0x20>
20009c70:	602b      	str	r3, [r5, #0]
20009c72:	bd38      	pop	{r3, r4, r5, pc}

20009c74 <_read_r>:
20009c74:	b538      	push	{r3, r4, r5, lr}
20009c76:	f24b 4478 	movw	r4, #46200	; 0xb478
20009c7a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009c7e:	4605      	mov	r5, r0
20009c80:	4608      	mov	r0, r1
20009c82:	4611      	mov	r1, r2
20009c84:	461a      	mov	r2, r3
20009c86:	2300      	movs	r3, #0
20009c88:	6023      	str	r3, [r4, #0]
20009c8a:	f7f7 fce9 	bl	20001660 <_read>
20009c8e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009c92:	d000      	beq.n	20009c96 <_read_r+0x22>
20009c94:	bd38      	pop	{r3, r4, r5, pc}
20009c96:	6823      	ldr	r3, [r4, #0]
20009c98:	2b00      	cmp	r3, #0
20009c9a:	d0fb      	beq.n	20009c94 <_read_r+0x20>
20009c9c:	602b      	str	r3, [r5, #0]
20009c9e:	bd38      	pop	{r3, r4, r5, pc}

20009ca0 <__aeabi_uidiv>:
20009ca0:	1e4a      	subs	r2, r1, #1
20009ca2:	bf08      	it	eq
20009ca4:	4770      	bxeq	lr
20009ca6:	f0c0 8124 	bcc.w	20009ef2 <__aeabi_uidiv+0x252>
20009caa:	4288      	cmp	r0, r1
20009cac:	f240 8116 	bls.w	20009edc <__aeabi_uidiv+0x23c>
20009cb0:	4211      	tst	r1, r2
20009cb2:	f000 8117 	beq.w	20009ee4 <__aeabi_uidiv+0x244>
20009cb6:	fab0 f380 	clz	r3, r0
20009cba:	fab1 f281 	clz	r2, r1
20009cbe:	eba2 0303 	sub.w	r3, r2, r3
20009cc2:	f1c3 031f 	rsb	r3, r3, #31
20009cc6:	a204      	add	r2, pc, #16	; (adr r2, 20009cd8 <__aeabi_uidiv+0x38>)
20009cc8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20009ccc:	f04f 0200 	mov.w	r2, #0
20009cd0:	469f      	mov	pc, r3
20009cd2:	bf00      	nop
20009cd4:	f3af 8000 	nop.w
20009cd8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20009cdc:	bf00      	nop
20009cde:	eb42 0202 	adc.w	r2, r2, r2
20009ce2:	bf28      	it	cs
20009ce4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009ce8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20009cec:	bf00      	nop
20009cee:	eb42 0202 	adc.w	r2, r2, r2
20009cf2:	bf28      	it	cs
20009cf4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009cf8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20009cfc:	bf00      	nop
20009cfe:	eb42 0202 	adc.w	r2, r2, r2
20009d02:	bf28      	it	cs
20009d04:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009d08:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20009d0c:	bf00      	nop
20009d0e:	eb42 0202 	adc.w	r2, r2, r2
20009d12:	bf28      	it	cs
20009d14:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009d18:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20009d1c:	bf00      	nop
20009d1e:	eb42 0202 	adc.w	r2, r2, r2
20009d22:	bf28      	it	cs
20009d24:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009d28:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009d2c:	bf00      	nop
20009d2e:	eb42 0202 	adc.w	r2, r2, r2
20009d32:	bf28      	it	cs
20009d34:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009d38:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009d3c:	bf00      	nop
20009d3e:	eb42 0202 	adc.w	r2, r2, r2
20009d42:	bf28      	it	cs
20009d44:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009d48:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009d4c:	bf00      	nop
20009d4e:	eb42 0202 	adc.w	r2, r2, r2
20009d52:	bf28      	it	cs
20009d54:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009d58:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009d5c:	bf00      	nop
20009d5e:	eb42 0202 	adc.w	r2, r2, r2
20009d62:	bf28      	it	cs
20009d64:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009d68:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009d6c:	bf00      	nop
20009d6e:	eb42 0202 	adc.w	r2, r2, r2
20009d72:	bf28      	it	cs
20009d74:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009d78:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009d7c:	bf00      	nop
20009d7e:	eb42 0202 	adc.w	r2, r2, r2
20009d82:	bf28      	it	cs
20009d84:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009d88:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009d8c:	bf00      	nop
20009d8e:	eb42 0202 	adc.w	r2, r2, r2
20009d92:	bf28      	it	cs
20009d94:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009d98:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20009d9c:	bf00      	nop
20009d9e:	eb42 0202 	adc.w	r2, r2, r2
20009da2:	bf28      	it	cs
20009da4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009da8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009dac:	bf00      	nop
20009dae:	eb42 0202 	adc.w	r2, r2, r2
20009db2:	bf28      	it	cs
20009db4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009db8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009dbc:	bf00      	nop
20009dbe:	eb42 0202 	adc.w	r2, r2, r2
20009dc2:	bf28      	it	cs
20009dc4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009dc8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20009dcc:	bf00      	nop
20009dce:	eb42 0202 	adc.w	r2, r2, r2
20009dd2:	bf28      	it	cs
20009dd4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009dd8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20009ddc:	bf00      	nop
20009dde:	eb42 0202 	adc.w	r2, r2, r2
20009de2:	bf28      	it	cs
20009de4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009de8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20009dec:	bf00      	nop
20009dee:	eb42 0202 	adc.w	r2, r2, r2
20009df2:	bf28      	it	cs
20009df4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009df8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20009dfc:	bf00      	nop
20009dfe:	eb42 0202 	adc.w	r2, r2, r2
20009e02:	bf28      	it	cs
20009e04:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009e08:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20009e0c:	bf00      	nop
20009e0e:	eb42 0202 	adc.w	r2, r2, r2
20009e12:	bf28      	it	cs
20009e14:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009e18:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20009e1c:	bf00      	nop
20009e1e:	eb42 0202 	adc.w	r2, r2, r2
20009e22:	bf28      	it	cs
20009e24:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009e28:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009e2c:	bf00      	nop
20009e2e:	eb42 0202 	adc.w	r2, r2, r2
20009e32:	bf28      	it	cs
20009e34:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009e38:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009e3c:	bf00      	nop
20009e3e:	eb42 0202 	adc.w	r2, r2, r2
20009e42:	bf28      	it	cs
20009e44:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009e48:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009e4c:	bf00      	nop
20009e4e:	eb42 0202 	adc.w	r2, r2, r2
20009e52:	bf28      	it	cs
20009e54:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009e58:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009e5c:	bf00      	nop
20009e5e:	eb42 0202 	adc.w	r2, r2, r2
20009e62:	bf28      	it	cs
20009e64:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009e68:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009e6c:	bf00      	nop
20009e6e:	eb42 0202 	adc.w	r2, r2, r2
20009e72:	bf28      	it	cs
20009e74:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009e78:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009e7c:	bf00      	nop
20009e7e:	eb42 0202 	adc.w	r2, r2, r2
20009e82:	bf28      	it	cs
20009e84:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009e88:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009e8c:	bf00      	nop
20009e8e:	eb42 0202 	adc.w	r2, r2, r2
20009e92:	bf28      	it	cs
20009e94:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009e98:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20009e9c:	bf00      	nop
20009e9e:	eb42 0202 	adc.w	r2, r2, r2
20009ea2:	bf28      	it	cs
20009ea4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009ea8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009eac:	bf00      	nop
20009eae:	eb42 0202 	adc.w	r2, r2, r2
20009eb2:	bf28      	it	cs
20009eb4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009eb8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009ebc:	bf00      	nop
20009ebe:	eb42 0202 	adc.w	r2, r2, r2
20009ec2:	bf28      	it	cs
20009ec4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009ec8:	ebb0 0f01 	cmp.w	r0, r1
20009ecc:	bf00      	nop
20009ece:	eb42 0202 	adc.w	r2, r2, r2
20009ed2:	bf28      	it	cs
20009ed4:	eba0 0001 	subcs.w	r0, r0, r1
20009ed8:	4610      	mov	r0, r2
20009eda:	4770      	bx	lr
20009edc:	bf0c      	ite	eq
20009ede:	2001      	moveq	r0, #1
20009ee0:	2000      	movne	r0, #0
20009ee2:	4770      	bx	lr
20009ee4:	fab1 f281 	clz	r2, r1
20009ee8:	f1c2 021f 	rsb	r2, r2, #31
20009eec:	fa20 f002 	lsr.w	r0, r0, r2
20009ef0:	4770      	bx	lr
20009ef2:	b108      	cbz	r0, 20009ef8 <__aeabi_uidiv+0x258>
20009ef4:	f04f 30ff 	mov.w	r0, #4294967295
20009ef8:	f000 b80e 	b.w	20009f18 <__aeabi_idiv0>

20009efc <__aeabi_uidivmod>:
20009efc:	2900      	cmp	r1, #0
20009efe:	d0f8      	beq.n	20009ef2 <__aeabi_uidiv+0x252>
20009f00:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009f04:	f7ff fecc 	bl	20009ca0 <__aeabi_uidiv>
20009f08:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009f0c:	fb02 f300 	mul.w	r3, r2, r0
20009f10:	eba1 0103 	sub.w	r1, r1, r3
20009f14:	4770      	bx	lr
20009f16:	bf00      	nop

20009f18 <__aeabi_idiv0>:
20009f18:	4770      	bx	lr
20009f1a:	bf00      	nop

20009f1c <__gedf2>:
20009f1c:	f04f 3cff 	mov.w	ip, #4294967295
20009f20:	e006      	b.n	20009f30 <__cmpdf2+0x4>
20009f22:	bf00      	nop

20009f24 <__ledf2>:
20009f24:	f04f 0c01 	mov.w	ip, #1
20009f28:	e002      	b.n	20009f30 <__cmpdf2+0x4>
20009f2a:	bf00      	nop

20009f2c <__cmpdf2>:
20009f2c:	f04f 0c01 	mov.w	ip, #1
20009f30:	f84d cd04 	str.w	ip, [sp, #-4]!
20009f34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009f38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009f3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009f40:	bf18      	it	ne
20009f42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009f46:	d01b      	beq.n	20009f80 <__cmpdf2+0x54>
20009f48:	b001      	add	sp, #4
20009f4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009f4e:	bf0c      	ite	eq
20009f50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009f54:	ea91 0f03 	teqne	r1, r3
20009f58:	bf02      	ittt	eq
20009f5a:	ea90 0f02 	teqeq	r0, r2
20009f5e:	2000      	moveq	r0, #0
20009f60:	4770      	bxeq	lr
20009f62:	f110 0f00 	cmn.w	r0, #0
20009f66:	ea91 0f03 	teq	r1, r3
20009f6a:	bf58      	it	pl
20009f6c:	4299      	cmppl	r1, r3
20009f6e:	bf08      	it	eq
20009f70:	4290      	cmpeq	r0, r2
20009f72:	bf2c      	ite	cs
20009f74:	17d8      	asrcs	r0, r3, #31
20009f76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009f7a:	f040 0001 	orr.w	r0, r0, #1
20009f7e:	4770      	bx	lr
20009f80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009f84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009f88:	d102      	bne.n	20009f90 <__cmpdf2+0x64>
20009f8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009f8e:	d107      	bne.n	20009fa0 <__cmpdf2+0x74>
20009f90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009f94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009f98:	d1d6      	bne.n	20009f48 <__cmpdf2+0x1c>
20009f9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009f9e:	d0d3      	beq.n	20009f48 <__cmpdf2+0x1c>
20009fa0:	f85d 0b04 	ldr.w	r0, [sp], #4
20009fa4:	4770      	bx	lr
20009fa6:	bf00      	nop

20009fa8 <__aeabi_cdrcmple>:
20009fa8:	4684      	mov	ip, r0
20009faa:	4610      	mov	r0, r2
20009fac:	4662      	mov	r2, ip
20009fae:	468c      	mov	ip, r1
20009fb0:	4619      	mov	r1, r3
20009fb2:	4663      	mov	r3, ip
20009fb4:	e000      	b.n	20009fb8 <__aeabi_cdcmpeq>
20009fb6:	bf00      	nop

20009fb8 <__aeabi_cdcmpeq>:
20009fb8:	b501      	push	{r0, lr}
20009fba:	f7ff ffb7 	bl	20009f2c <__cmpdf2>
20009fbe:	2800      	cmp	r0, #0
20009fc0:	bf48      	it	mi
20009fc2:	f110 0f00 	cmnmi.w	r0, #0
20009fc6:	bd01      	pop	{r0, pc}

20009fc8 <__aeabi_dcmpeq>:
20009fc8:	f84d ed08 	str.w	lr, [sp, #-8]!
20009fcc:	f7ff fff4 	bl	20009fb8 <__aeabi_cdcmpeq>
20009fd0:	bf0c      	ite	eq
20009fd2:	2001      	moveq	r0, #1
20009fd4:	2000      	movne	r0, #0
20009fd6:	f85d fb08 	ldr.w	pc, [sp], #8
20009fda:	bf00      	nop

20009fdc <__aeabi_dcmplt>:
20009fdc:	f84d ed08 	str.w	lr, [sp, #-8]!
20009fe0:	f7ff ffea 	bl	20009fb8 <__aeabi_cdcmpeq>
20009fe4:	bf34      	ite	cc
20009fe6:	2001      	movcc	r0, #1
20009fe8:	2000      	movcs	r0, #0
20009fea:	f85d fb08 	ldr.w	pc, [sp], #8
20009fee:	bf00      	nop

20009ff0 <__aeabi_dcmple>:
20009ff0:	f84d ed08 	str.w	lr, [sp, #-8]!
20009ff4:	f7ff ffe0 	bl	20009fb8 <__aeabi_cdcmpeq>
20009ff8:	bf94      	ite	ls
20009ffa:	2001      	movls	r0, #1
20009ffc:	2000      	movhi	r0, #0
20009ffe:	f85d fb08 	ldr.w	pc, [sp], #8
2000a002:	bf00      	nop

2000a004 <__aeabi_dcmpge>:
2000a004:	f84d ed08 	str.w	lr, [sp, #-8]!
2000a008:	f7ff ffce 	bl	20009fa8 <__aeabi_cdrcmple>
2000a00c:	bf94      	ite	ls
2000a00e:	2001      	movls	r0, #1
2000a010:	2000      	movhi	r0, #0
2000a012:	f85d fb08 	ldr.w	pc, [sp], #8
2000a016:	bf00      	nop

2000a018 <__aeabi_dcmpgt>:
2000a018:	f84d ed08 	str.w	lr, [sp, #-8]!
2000a01c:	f7ff ffc4 	bl	20009fa8 <__aeabi_cdrcmple>
2000a020:	bf34      	ite	cc
2000a022:	2001      	movcc	r0, #1
2000a024:	2000      	movcs	r0, #0
2000a026:	f85d fb08 	ldr.w	pc, [sp], #8
2000a02a:	bf00      	nop

2000a02c <__aeabi_uldivmod>:
2000a02c:	b94b      	cbnz	r3, 2000a042 <__aeabi_uldivmod+0x16>
2000a02e:	b942      	cbnz	r2, 2000a042 <__aeabi_uldivmod+0x16>
2000a030:	2900      	cmp	r1, #0
2000a032:	bf08      	it	eq
2000a034:	2800      	cmpeq	r0, #0
2000a036:	d002      	beq.n	2000a03e <__aeabi_uldivmod+0x12>
2000a038:	f04f 31ff 	mov.w	r1, #4294967295
2000a03c:	4608      	mov	r0, r1
2000a03e:	f7ff bf6b 	b.w	20009f18 <__aeabi_idiv0>
2000a042:	b082      	sub	sp, #8
2000a044:	46ec      	mov	ip, sp
2000a046:	e92d 5000 	stmdb	sp!, {ip, lr}
2000a04a:	f000 f805 	bl	2000a058 <__gnu_uldivmod_helper>
2000a04e:	f8dd e004 	ldr.w	lr, [sp, #4]
2000a052:	b002      	add	sp, #8
2000a054:	bc0c      	pop	{r2, r3}
2000a056:	4770      	bx	lr

2000a058 <__gnu_uldivmod_helper>:
2000a058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a05a:	4614      	mov	r4, r2
2000a05c:	461d      	mov	r5, r3
2000a05e:	4606      	mov	r6, r0
2000a060:	460f      	mov	r7, r1
2000a062:	f000 f9d7 	bl	2000a414 <__udivdi3>
2000a066:	fb00 f505 	mul.w	r5, r0, r5
2000a06a:	fba0 2304 	umull	r2, r3, r0, r4
2000a06e:	fb04 5401 	mla	r4, r4, r1, r5
2000a072:	18e3      	adds	r3, r4, r3
2000a074:	1ab6      	subs	r6, r6, r2
2000a076:	eb67 0703 	sbc.w	r7, r7, r3
2000a07a:	9b06      	ldr	r3, [sp, #24]
2000a07c:	e9c3 6700 	strd	r6, r7, [r3]
2000a080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000a082:	bf00      	nop

2000a084 <__gnu_ldivmod_helper>:
2000a084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a086:	4614      	mov	r4, r2
2000a088:	461d      	mov	r5, r3
2000a08a:	4606      	mov	r6, r0
2000a08c:	460f      	mov	r7, r1
2000a08e:	f000 f80f 	bl	2000a0b0 <__divdi3>
2000a092:	fb00 f505 	mul.w	r5, r0, r5
2000a096:	fba0 2304 	umull	r2, r3, r0, r4
2000a09a:	fb04 5401 	mla	r4, r4, r1, r5
2000a09e:	18e3      	adds	r3, r4, r3
2000a0a0:	1ab6      	subs	r6, r6, r2
2000a0a2:	eb67 0703 	sbc.w	r7, r7, r3
2000a0a6:	9b06      	ldr	r3, [sp, #24]
2000a0a8:	e9c3 6700 	strd	r6, r7, [r3]
2000a0ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000a0ae:	bf00      	nop

2000a0b0 <__divdi3>:
2000a0b0:	2900      	cmp	r1, #0
2000a0b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a0b6:	b085      	sub	sp, #20
2000a0b8:	f2c0 80c8 	blt.w	2000a24c <__divdi3+0x19c>
2000a0bc:	2600      	movs	r6, #0
2000a0be:	2b00      	cmp	r3, #0
2000a0c0:	f2c0 80bf 	blt.w	2000a242 <__divdi3+0x192>
2000a0c4:	4689      	mov	r9, r1
2000a0c6:	4614      	mov	r4, r2
2000a0c8:	4605      	mov	r5, r0
2000a0ca:	469b      	mov	fp, r3
2000a0cc:	2b00      	cmp	r3, #0
2000a0ce:	d14a      	bne.n	2000a166 <__divdi3+0xb6>
2000a0d0:	428a      	cmp	r2, r1
2000a0d2:	d957      	bls.n	2000a184 <__divdi3+0xd4>
2000a0d4:	fab2 f382 	clz	r3, r2
2000a0d8:	b153      	cbz	r3, 2000a0f0 <__divdi3+0x40>
2000a0da:	f1c3 0020 	rsb	r0, r3, #32
2000a0de:	fa01 f903 	lsl.w	r9, r1, r3
2000a0e2:	fa25 f800 	lsr.w	r8, r5, r0
2000a0e6:	fa12 f403 	lsls.w	r4, r2, r3
2000a0ea:	409d      	lsls	r5, r3
2000a0ec:	ea48 0909 	orr.w	r9, r8, r9
2000a0f0:	0c27      	lsrs	r7, r4, #16
2000a0f2:	4648      	mov	r0, r9
2000a0f4:	4639      	mov	r1, r7
2000a0f6:	fa1f fb84 	uxth.w	fp, r4
2000a0fa:	f7ff fdd1 	bl	20009ca0 <__aeabi_uidiv>
2000a0fe:	4639      	mov	r1, r7
2000a100:	4682      	mov	sl, r0
2000a102:	4648      	mov	r0, r9
2000a104:	f7ff fefa 	bl	20009efc <__aeabi_uidivmod>
2000a108:	0c2a      	lsrs	r2, r5, #16
2000a10a:	fb0b f30a 	mul.w	r3, fp, sl
2000a10e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000a112:	454b      	cmp	r3, r9
2000a114:	d909      	bls.n	2000a12a <__divdi3+0x7a>
2000a116:	eb19 0904 	adds.w	r9, r9, r4
2000a11a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a11e:	d204      	bcs.n	2000a12a <__divdi3+0x7a>
2000a120:	454b      	cmp	r3, r9
2000a122:	bf84      	itt	hi
2000a124:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a128:	44a1      	addhi	r9, r4
2000a12a:	ebc3 0909 	rsb	r9, r3, r9
2000a12e:	4639      	mov	r1, r7
2000a130:	4648      	mov	r0, r9
2000a132:	b2ad      	uxth	r5, r5
2000a134:	f7ff fdb4 	bl	20009ca0 <__aeabi_uidiv>
2000a138:	4639      	mov	r1, r7
2000a13a:	4680      	mov	r8, r0
2000a13c:	4648      	mov	r0, r9
2000a13e:	f7ff fedd 	bl	20009efc <__aeabi_uidivmod>
2000a142:	fb0b fb08 	mul.w	fp, fp, r8
2000a146:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a14a:	45ab      	cmp	fp, r5
2000a14c:	d907      	bls.n	2000a15e <__divdi3+0xae>
2000a14e:	192d      	adds	r5, r5, r4
2000a150:	f108 38ff 	add.w	r8, r8, #4294967295
2000a154:	d203      	bcs.n	2000a15e <__divdi3+0xae>
2000a156:	45ab      	cmp	fp, r5
2000a158:	bf88      	it	hi
2000a15a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a15e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a162:	2700      	movs	r7, #0
2000a164:	e003      	b.n	2000a16e <__divdi3+0xbe>
2000a166:	428b      	cmp	r3, r1
2000a168:	d957      	bls.n	2000a21a <__divdi3+0x16a>
2000a16a:	2700      	movs	r7, #0
2000a16c:	46b8      	mov	r8, r7
2000a16e:	4642      	mov	r2, r8
2000a170:	463b      	mov	r3, r7
2000a172:	b116      	cbz	r6, 2000a17a <__divdi3+0xca>
2000a174:	4252      	negs	r2, r2
2000a176:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a17a:	4619      	mov	r1, r3
2000a17c:	4610      	mov	r0, r2
2000a17e:	b005      	add	sp, #20
2000a180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a184:	b922      	cbnz	r2, 2000a190 <__divdi3+0xe0>
2000a186:	4611      	mov	r1, r2
2000a188:	2001      	movs	r0, #1
2000a18a:	f7ff fd89 	bl	20009ca0 <__aeabi_uidiv>
2000a18e:	4604      	mov	r4, r0
2000a190:	fab4 f884 	clz	r8, r4
2000a194:	f1b8 0f00 	cmp.w	r8, #0
2000a198:	d15e      	bne.n	2000a258 <__divdi3+0x1a8>
2000a19a:	ebc4 0809 	rsb	r8, r4, r9
2000a19e:	0c27      	lsrs	r7, r4, #16
2000a1a0:	fa1f f984 	uxth.w	r9, r4
2000a1a4:	2101      	movs	r1, #1
2000a1a6:	9102      	str	r1, [sp, #8]
2000a1a8:	4639      	mov	r1, r7
2000a1aa:	4640      	mov	r0, r8
2000a1ac:	f7ff fd78 	bl	20009ca0 <__aeabi_uidiv>
2000a1b0:	4639      	mov	r1, r7
2000a1b2:	4682      	mov	sl, r0
2000a1b4:	4640      	mov	r0, r8
2000a1b6:	f7ff fea1 	bl	20009efc <__aeabi_uidivmod>
2000a1ba:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000a1be:	fb09 f30a 	mul.w	r3, r9, sl
2000a1c2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000a1c6:	455b      	cmp	r3, fp
2000a1c8:	d909      	bls.n	2000a1de <__divdi3+0x12e>
2000a1ca:	eb1b 0b04 	adds.w	fp, fp, r4
2000a1ce:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a1d2:	d204      	bcs.n	2000a1de <__divdi3+0x12e>
2000a1d4:	455b      	cmp	r3, fp
2000a1d6:	bf84      	itt	hi
2000a1d8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a1dc:	44a3      	addhi	fp, r4
2000a1de:	ebc3 0b0b 	rsb	fp, r3, fp
2000a1e2:	4639      	mov	r1, r7
2000a1e4:	4658      	mov	r0, fp
2000a1e6:	b2ad      	uxth	r5, r5
2000a1e8:	f7ff fd5a 	bl	20009ca0 <__aeabi_uidiv>
2000a1ec:	4639      	mov	r1, r7
2000a1ee:	4680      	mov	r8, r0
2000a1f0:	4658      	mov	r0, fp
2000a1f2:	f7ff fe83 	bl	20009efc <__aeabi_uidivmod>
2000a1f6:	fb09 f908 	mul.w	r9, r9, r8
2000a1fa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a1fe:	45a9      	cmp	r9, r5
2000a200:	d907      	bls.n	2000a212 <__divdi3+0x162>
2000a202:	192d      	adds	r5, r5, r4
2000a204:	f108 38ff 	add.w	r8, r8, #4294967295
2000a208:	d203      	bcs.n	2000a212 <__divdi3+0x162>
2000a20a:	45a9      	cmp	r9, r5
2000a20c:	bf88      	it	hi
2000a20e:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a212:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a216:	9f02      	ldr	r7, [sp, #8]
2000a218:	e7a9      	b.n	2000a16e <__divdi3+0xbe>
2000a21a:	fab3 f783 	clz	r7, r3
2000a21e:	2f00      	cmp	r7, #0
2000a220:	d168      	bne.n	2000a2f4 <__divdi3+0x244>
2000a222:	428b      	cmp	r3, r1
2000a224:	bf2c      	ite	cs
2000a226:	f04f 0900 	movcs.w	r9, #0
2000a22a:	f04f 0901 	movcc.w	r9, #1
2000a22e:	4282      	cmp	r2, r0
2000a230:	bf8c      	ite	hi
2000a232:	464c      	movhi	r4, r9
2000a234:	f049 0401 	orrls.w	r4, r9, #1
2000a238:	2c00      	cmp	r4, #0
2000a23a:	d096      	beq.n	2000a16a <__divdi3+0xba>
2000a23c:	f04f 0801 	mov.w	r8, #1
2000a240:	e795      	b.n	2000a16e <__divdi3+0xbe>
2000a242:	4252      	negs	r2, r2
2000a244:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a248:	43f6      	mvns	r6, r6
2000a24a:	e73b      	b.n	2000a0c4 <__divdi3+0x14>
2000a24c:	4240      	negs	r0, r0
2000a24e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a252:	f04f 36ff 	mov.w	r6, #4294967295
2000a256:	e732      	b.n	2000a0be <__divdi3+0xe>
2000a258:	fa04 f408 	lsl.w	r4, r4, r8
2000a25c:	f1c8 0720 	rsb	r7, r8, #32
2000a260:	fa35 f307 	lsrs.w	r3, r5, r7
2000a264:	fa29 fa07 	lsr.w	sl, r9, r7
2000a268:	0c27      	lsrs	r7, r4, #16
2000a26a:	fa09 fb08 	lsl.w	fp, r9, r8
2000a26e:	4639      	mov	r1, r7
2000a270:	4650      	mov	r0, sl
2000a272:	ea43 020b 	orr.w	r2, r3, fp
2000a276:	9202      	str	r2, [sp, #8]
2000a278:	f7ff fd12 	bl	20009ca0 <__aeabi_uidiv>
2000a27c:	4639      	mov	r1, r7
2000a27e:	fa1f f984 	uxth.w	r9, r4
2000a282:	4683      	mov	fp, r0
2000a284:	4650      	mov	r0, sl
2000a286:	f7ff fe39 	bl	20009efc <__aeabi_uidivmod>
2000a28a:	9802      	ldr	r0, [sp, #8]
2000a28c:	fb09 f20b 	mul.w	r2, r9, fp
2000a290:	0c03      	lsrs	r3, r0, #16
2000a292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000a296:	429a      	cmp	r2, r3
2000a298:	d904      	bls.n	2000a2a4 <__divdi3+0x1f4>
2000a29a:	191b      	adds	r3, r3, r4
2000a29c:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a2a0:	f0c0 80b1 	bcc.w	2000a406 <__divdi3+0x356>
2000a2a4:	1a9b      	subs	r3, r3, r2
2000a2a6:	4639      	mov	r1, r7
2000a2a8:	4618      	mov	r0, r3
2000a2aa:	9301      	str	r3, [sp, #4]
2000a2ac:	f7ff fcf8 	bl	20009ca0 <__aeabi_uidiv>
2000a2b0:	9901      	ldr	r1, [sp, #4]
2000a2b2:	4682      	mov	sl, r0
2000a2b4:	4608      	mov	r0, r1
2000a2b6:	4639      	mov	r1, r7
2000a2b8:	f7ff fe20 	bl	20009efc <__aeabi_uidivmod>
2000a2bc:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a2c0:	fb09 f30a 	mul.w	r3, r9, sl
2000a2c4:	fa1f f08c 	uxth.w	r0, ip
2000a2c8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000a2cc:	4293      	cmp	r3, r2
2000a2ce:	d908      	bls.n	2000a2e2 <__divdi3+0x232>
2000a2d0:	1912      	adds	r2, r2, r4
2000a2d2:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a2d6:	d204      	bcs.n	2000a2e2 <__divdi3+0x232>
2000a2d8:	4293      	cmp	r3, r2
2000a2da:	bf84      	itt	hi
2000a2dc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a2e0:	1912      	addhi	r2, r2, r4
2000a2e2:	fa05 f508 	lsl.w	r5, r5, r8
2000a2e6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000a2ea:	ebc3 0802 	rsb	r8, r3, r2
2000a2ee:	f8cd e008 	str.w	lr, [sp, #8]
2000a2f2:	e759      	b.n	2000a1a8 <__divdi3+0xf8>
2000a2f4:	f1c7 0020 	rsb	r0, r7, #32
2000a2f8:	fa03 fa07 	lsl.w	sl, r3, r7
2000a2fc:	40c2      	lsrs	r2, r0
2000a2fe:	fa35 f300 	lsrs.w	r3, r5, r0
2000a302:	ea42 0b0a 	orr.w	fp, r2, sl
2000a306:	fa21 f800 	lsr.w	r8, r1, r0
2000a30a:	fa01 f907 	lsl.w	r9, r1, r7
2000a30e:	4640      	mov	r0, r8
2000a310:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000a314:	ea43 0109 	orr.w	r1, r3, r9
2000a318:	9102      	str	r1, [sp, #8]
2000a31a:	4651      	mov	r1, sl
2000a31c:	fa1f f28b 	uxth.w	r2, fp
2000a320:	9203      	str	r2, [sp, #12]
2000a322:	f7ff fcbd 	bl	20009ca0 <__aeabi_uidiv>
2000a326:	4651      	mov	r1, sl
2000a328:	4681      	mov	r9, r0
2000a32a:	4640      	mov	r0, r8
2000a32c:	f7ff fde6 	bl	20009efc <__aeabi_uidivmod>
2000a330:	9b03      	ldr	r3, [sp, #12]
2000a332:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a336:	fb03 f209 	mul.w	r2, r3, r9
2000a33a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000a33e:	fa14 f307 	lsls.w	r3, r4, r7
2000a342:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000a346:	42a2      	cmp	r2, r4
2000a348:	d904      	bls.n	2000a354 <__divdi3+0x2a4>
2000a34a:	eb14 040b 	adds.w	r4, r4, fp
2000a34e:	f109 39ff 	add.w	r9, r9, #4294967295
2000a352:	d352      	bcc.n	2000a3fa <__divdi3+0x34a>
2000a354:	1aa4      	subs	r4, r4, r2
2000a356:	4651      	mov	r1, sl
2000a358:	4620      	mov	r0, r4
2000a35a:	9301      	str	r3, [sp, #4]
2000a35c:	f7ff fca0 	bl	20009ca0 <__aeabi_uidiv>
2000a360:	4651      	mov	r1, sl
2000a362:	4680      	mov	r8, r0
2000a364:	4620      	mov	r0, r4
2000a366:	f7ff fdc9 	bl	20009efc <__aeabi_uidivmod>
2000a36a:	9803      	ldr	r0, [sp, #12]
2000a36c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a370:	fb00 f208 	mul.w	r2, r0, r8
2000a374:	fa1f f38c 	uxth.w	r3, ip
2000a378:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000a37c:	9b01      	ldr	r3, [sp, #4]
2000a37e:	4282      	cmp	r2, r0
2000a380:	d904      	bls.n	2000a38c <__divdi3+0x2dc>
2000a382:	eb10 000b 	adds.w	r0, r0, fp
2000a386:	f108 38ff 	add.w	r8, r8, #4294967295
2000a38a:	d330      	bcc.n	2000a3ee <__divdi3+0x33e>
2000a38c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000a390:	fa1f fc83 	uxth.w	ip, r3
2000a394:	0c1b      	lsrs	r3, r3, #16
2000a396:	1a80      	subs	r0, r0, r2
2000a398:	fa1f fe88 	uxth.w	lr, r8
2000a39c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000a3a0:	fb0c f90e 	mul.w	r9, ip, lr
2000a3a4:	fb0c fc0a 	mul.w	ip, ip, sl
2000a3a8:	fb03 c10e 	mla	r1, r3, lr, ip
2000a3ac:	fb03 f20a 	mul.w	r2, r3, sl
2000a3b0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000a3b4:	458c      	cmp	ip, r1
2000a3b6:	bf88      	it	hi
2000a3b8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000a3bc:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000a3c0:	4570      	cmp	r0, lr
2000a3c2:	d310      	bcc.n	2000a3e6 <__divdi3+0x336>
2000a3c4:	fa1f f989 	uxth.w	r9, r9
2000a3c8:	fa05 f707 	lsl.w	r7, r5, r7
2000a3cc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a3d0:	bf14      	ite	ne
2000a3d2:	2200      	movne	r2, #0
2000a3d4:	2201      	moveq	r2, #1
2000a3d6:	4287      	cmp	r7, r0
2000a3d8:	bf2c      	ite	cs
2000a3da:	2700      	movcs	r7, #0
2000a3dc:	f002 0701 	andcc.w	r7, r2, #1
2000a3e0:	2f00      	cmp	r7, #0
2000a3e2:	f43f aec4 	beq.w	2000a16e <__divdi3+0xbe>
2000a3e6:	f108 38ff 	add.w	r8, r8, #4294967295
2000a3ea:	2700      	movs	r7, #0
2000a3ec:	e6bf      	b.n	2000a16e <__divdi3+0xbe>
2000a3ee:	4282      	cmp	r2, r0
2000a3f0:	bf84      	itt	hi
2000a3f2:	4458      	addhi	r0, fp
2000a3f4:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a3f8:	e7c8      	b.n	2000a38c <__divdi3+0x2dc>
2000a3fa:	42a2      	cmp	r2, r4
2000a3fc:	bf84      	itt	hi
2000a3fe:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a402:	445c      	addhi	r4, fp
2000a404:	e7a6      	b.n	2000a354 <__divdi3+0x2a4>
2000a406:	429a      	cmp	r2, r3
2000a408:	bf84      	itt	hi
2000a40a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a40e:	191b      	addhi	r3, r3, r4
2000a410:	e748      	b.n	2000a2a4 <__divdi3+0x1f4>
2000a412:	bf00      	nop

2000a414 <__udivdi3>:
2000a414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a418:	460c      	mov	r4, r1
2000a41a:	b083      	sub	sp, #12
2000a41c:	4680      	mov	r8, r0
2000a41e:	4616      	mov	r6, r2
2000a420:	4689      	mov	r9, r1
2000a422:	461f      	mov	r7, r3
2000a424:	4615      	mov	r5, r2
2000a426:	468a      	mov	sl, r1
2000a428:	2b00      	cmp	r3, #0
2000a42a:	d14b      	bne.n	2000a4c4 <__udivdi3+0xb0>
2000a42c:	428a      	cmp	r2, r1
2000a42e:	d95c      	bls.n	2000a4ea <__udivdi3+0xd6>
2000a430:	fab2 f382 	clz	r3, r2
2000a434:	b15b      	cbz	r3, 2000a44e <__udivdi3+0x3a>
2000a436:	f1c3 0020 	rsb	r0, r3, #32
2000a43a:	fa01 fa03 	lsl.w	sl, r1, r3
2000a43e:	fa28 f200 	lsr.w	r2, r8, r0
2000a442:	fa16 f503 	lsls.w	r5, r6, r3
2000a446:	fa08 f803 	lsl.w	r8, r8, r3
2000a44a:	ea42 0a0a 	orr.w	sl, r2, sl
2000a44e:	0c2e      	lsrs	r6, r5, #16
2000a450:	4650      	mov	r0, sl
2000a452:	4631      	mov	r1, r6
2000a454:	b2af      	uxth	r7, r5
2000a456:	f7ff fc23 	bl	20009ca0 <__aeabi_uidiv>
2000a45a:	4631      	mov	r1, r6
2000a45c:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a460:	4681      	mov	r9, r0
2000a462:	4650      	mov	r0, sl
2000a464:	f7ff fd4a 	bl	20009efc <__aeabi_uidivmod>
2000a468:	fb07 f309 	mul.w	r3, r7, r9
2000a46c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a470:	4553      	cmp	r3, sl
2000a472:	d909      	bls.n	2000a488 <__udivdi3+0x74>
2000a474:	eb1a 0a05 	adds.w	sl, sl, r5
2000a478:	f109 39ff 	add.w	r9, r9, #4294967295
2000a47c:	d204      	bcs.n	2000a488 <__udivdi3+0x74>
2000a47e:	4553      	cmp	r3, sl
2000a480:	bf84      	itt	hi
2000a482:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a486:	44aa      	addhi	sl, r5
2000a488:	ebc3 0a0a 	rsb	sl, r3, sl
2000a48c:	4631      	mov	r1, r6
2000a48e:	4650      	mov	r0, sl
2000a490:	fa1f f888 	uxth.w	r8, r8
2000a494:	f7ff fc04 	bl	20009ca0 <__aeabi_uidiv>
2000a498:	4631      	mov	r1, r6
2000a49a:	4604      	mov	r4, r0
2000a49c:	4650      	mov	r0, sl
2000a49e:	f7ff fd2d 	bl	20009efc <__aeabi_uidivmod>
2000a4a2:	fb07 f704 	mul.w	r7, r7, r4
2000a4a6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a4aa:	4547      	cmp	r7, r8
2000a4ac:	d906      	bls.n	2000a4bc <__udivdi3+0xa8>
2000a4ae:	3c01      	subs	r4, #1
2000a4b0:	eb18 0805 	adds.w	r8, r8, r5
2000a4b4:	d202      	bcs.n	2000a4bc <__udivdi3+0xa8>
2000a4b6:	4547      	cmp	r7, r8
2000a4b8:	bf88      	it	hi
2000a4ba:	3c01      	subhi	r4, #1
2000a4bc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a4c0:	2600      	movs	r6, #0
2000a4c2:	e05c      	b.n	2000a57e <__udivdi3+0x16a>
2000a4c4:	428b      	cmp	r3, r1
2000a4c6:	d858      	bhi.n	2000a57a <__udivdi3+0x166>
2000a4c8:	fab3 f683 	clz	r6, r3
2000a4cc:	2e00      	cmp	r6, #0
2000a4ce:	d15b      	bne.n	2000a588 <__udivdi3+0x174>
2000a4d0:	428b      	cmp	r3, r1
2000a4d2:	bf2c      	ite	cs
2000a4d4:	2200      	movcs	r2, #0
2000a4d6:	2201      	movcc	r2, #1
2000a4d8:	4285      	cmp	r5, r0
2000a4da:	bf8c      	ite	hi
2000a4dc:	4615      	movhi	r5, r2
2000a4de:	f042 0501 	orrls.w	r5, r2, #1
2000a4e2:	2d00      	cmp	r5, #0
2000a4e4:	d049      	beq.n	2000a57a <__udivdi3+0x166>
2000a4e6:	2401      	movs	r4, #1
2000a4e8:	e049      	b.n	2000a57e <__udivdi3+0x16a>
2000a4ea:	b922      	cbnz	r2, 2000a4f6 <__udivdi3+0xe2>
2000a4ec:	4611      	mov	r1, r2
2000a4ee:	2001      	movs	r0, #1
2000a4f0:	f7ff fbd6 	bl	20009ca0 <__aeabi_uidiv>
2000a4f4:	4605      	mov	r5, r0
2000a4f6:	fab5 f685 	clz	r6, r5
2000a4fa:	2e00      	cmp	r6, #0
2000a4fc:	f040 80ba 	bne.w	2000a674 <__udivdi3+0x260>
2000a500:	1b64      	subs	r4, r4, r5
2000a502:	0c2f      	lsrs	r7, r5, #16
2000a504:	fa1f fa85 	uxth.w	sl, r5
2000a508:	2601      	movs	r6, #1
2000a50a:	4639      	mov	r1, r7
2000a50c:	4620      	mov	r0, r4
2000a50e:	f7ff fbc7 	bl	20009ca0 <__aeabi_uidiv>
2000a512:	4639      	mov	r1, r7
2000a514:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a518:	4681      	mov	r9, r0
2000a51a:	4620      	mov	r0, r4
2000a51c:	f7ff fcee 	bl	20009efc <__aeabi_uidivmod>
2000a520:	fb0a f309 	mul.w	r3, sl, r9
2000a524:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a528:	455b      	cmp	r3, fp
2000a52a:	d909      	bls.n	2000a540 <__udivdi3+0x12c>
2000a52c:	eb1b 0b05 	adds.w	fp, fp, r5
2000a530:	f109 39ff 	add.w	r9, r9, #4294967295
2000a534:	d204      	bcs.n	2000a540 <__udivdi3+0x12c>
2000a536:	455b      	cmp	r3, fp
2000a538:	bf84      	itt	hi
2000a53a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a53e:	44ab      	addhi	fp, r5
2000a540:	ebc3 0b0b 	rsb	fp, r3, fp
2000a544:	4639      	mov	r1, r7
2000a546:	4658      	mov	r0, fp
2000a548:	fa1f f888 	uxth.w	r8, r8
2000a54c:	f7ff fba8 	bl	20009ca0 <__aeabi_uidiv>
2000a550:	4639      	mov	r1, r7
2000a552:	4604      	mov	r4, r0
2000a554:	4658      	mov	r0, fp
2000a556:	f7ff fcd1 	bl	20009efc <__aeabi_uidivmod>
2000a55a:	fb0a fa04 	mul.w	sl, sl, r4
2000a55e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a562:	45c2      	cmp	sl, r8
2000a564:	d906      	bls.n	2000a574 <__udivdi3+0x160>
2000a566:	3c01      	subs	r4, #1
2000a568:	eb18 0805 	adds.w	r8, r8, r5
2000a56c:	d202      	bcs.n	2000a574 <__udivdi3+0x160>
2000a56e:	45c2      	cmp	sl, r8
2000a570:	bf88      	it	hi
2000a572:	3c01      	subhi	r4, #1
2000a574:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a578:	e001      	b.n	2000a57e <__udivdi3+0x16a>
2000a57a:	2600      	movs	r6, #0
2000a57c:	4634      	mov	r4, r6
2000a57e:	4631      	mov	r1, r6
2000a580:	4620      	mov	r0, r4
2000a582:	b003      	add	sp, #12
2000a584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a588:	f1c6 0020 	rsb	r0, r6, #32
2000a58c:	40b3      	lsls	r3, r6
2000a58e:	fa32 f700 	lsrs.w	r7, r2, r0
2000a592:	fa21 fb00 	lsr.w	fp, r1, r0
2000a596:	431f      	orrs	r7, r3
2000a598:	fa14 f206 	lsls.w	r2, r4, r6
2000a59c:	fa28 f100 	lsr.w	r1, r8, r0
2000a5a0:	4658      	mov	r0, fp
2000a5a2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a5a6:	4311      	orrs	r1, r2
2000a5a8:	9100      	str	r1, [sp, #0]
2000a5aa:	4651      	mov	r1, sl
2000a5ac:	b2bb      	uxth	r3, r7
2000a5ae:	9301      	str	r3, [sp, #4]
2000a5b0:	f7ff fb76 	bl	20009ca0 <__aeabi_uidiv>
2000a5b4:	4651      	mov	r1, sl
2000a5b6:	40b5      	lsls	r5, r6
2000a5b8:	4681      	mov	r9, r0
2000a5ba:	4658      	mov	r0, fp
2000a5bc:	f7ff fc9e 	bl	20009efc <__aeabi_uidivmod>
2000a5c0:	9c01      	ldr	r4, [sp, #4]
2000a5c2:	9800      	ldr	r0, [sp, #0]
2000a5c4:	fb04 f309 	mul.w	r3, r4, r9
2000a5c8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a5cc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a5d0:	455b      	cmp	r3, fp
2000a5d2:	d905      	bls.n	2000a5e0 <__udivdi3+0x1cc>
2000a5d4:	eb1b 0b07 	adds.w	fp, fp, r7
2000a5d8:	f109 39ff 	add.w	r9, r9, #4294967295
2000a5dc:	f0c0 808e 	bcc.w	2000a6fc <__udivdi3+0x2e8>
2000a5e0:	ebc3 0b0b 	rsb	fp, r3, fp
2000a5e4:	4651      	mov	r1, sl
2000a5e6:	4658      	mov	r0, fp
2000a5e8:	f7ff fb5a 	bl	20009ca0 <__aeabi_uidiv>
2000a5ec:	4651      	mov	r1, sl
2000a5ee:	4604      	mov	r4, r0
2000a5f0:	4658      	mov	r0, fp
2000a5f2:	f7ff fc83 	bl	20009efc <__aeabi_uidivmod>
2000a5f6:	9801      	ldr	r0, [sp, #4]
2000a5f8:	9a00      	ldr	r2, [sp, #0]
2000a5fa:	fb00 f304 	mul.w	r3, r0, r4
2000a5fe:	fa1f fc82 	uxth.w	ip, r2
2000a602:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a606:	4293      	cmp	r3, r2
2000a608:	d906      	bls.n	2000a618 <__udivdi3+0x204>
2000a60a:	3c01      	subs	r4, #1
2000a60c:	19d2      	adds	r2, r2, r7
2000a60e:	d203      	bcs.n	2000a618 <__udivdi3+0x204>
2000a610:	4293      	cmp	r3, r2
2000a612:	d901      	bls.n	2000a618 <__udivdi3+0x204>
2000a614:	19d2      	adds	r2, r2, r7
2000a616:	3c01      	subs	r4, #1
2000a618:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a61c:	b2a8      	uxth	r0, r5
2000a61e:	1ad2      	subs	r2, r2, r3
2000a620:	0c2d      	lsrs	r5, r5, #16
2000a622:	fa1f fc84 	uxth.w	ip, r4
2000a626:	0c23      	lsrs	r3, r4, #16
2000a628:	fb00 f70c 	mul.w	r7, r0, ip
2000a62c:	fb00 fe03 	mul.w	lr, r0, r3
2000a630:	fb05 e10c 	mla	r1, r5, ip, lr
2000a634:	fb05 f503 	mul.w	r5, r5, r3
2000a638:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a63c:	458e      	cmp	lr, r1
2000a63e:	bf88      	it	hi
2000a640:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a644:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a648:	42aa      	cmp	r2, r5
2000a64a:	d310      	bcc.n	2000a66e <__udivdi3+0x25a>
2000a64c:	b2bf      	uxth	r7, r7
2000a64e:	fa08 f606 	lsl.w	r6, r8, r6
2000a652:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a656:	bf14      	ite	ne
2000a658:	f04f 0e00 	movne.w	lr, #0
2000a65c:	f04f 0e01 	moveq.w	lr, #1
2000a660:	4296      	cmp	r6, r2
2000a662:	bf2c      	ite	cs
2000a664:	2600      	movcs	r6, #0
2000a666:	f00e 0601 	andcc.w	r6, lr, #1
2000a66a:	2e00      	cmp	r6, #0
2000a66c:	d087      	beq.n	2000a57e <__udivdi3+0x16a>
2000a66e:	3c01      	subs	r4, #1
2000a670:	2600      	movs	r6, #0
2000a672:	e784      	b.n	2000a57e <__udivdi3+0x16a>
2000a674:	40b5      	lsls	r5, r6
2000a676:	f1c6 0120 	rsb	r1, r6, #32
2000a67a:	fa24 f901 	lsr.w	r9, r4, r1
2000a67e:	fa28 f201 	lsr.w	r2, r8, r1
2000a682:	0c2f      	lsrs	r7, r5, #16
2000a684:	40b4      	lsls	r4, r6
2000a686:	4639      	mov	r1, r7
2000a688:	4648      	mov	r0, r9
2000a68a:	4322      	orrs	r2, r4
2000a68c:	9200      	str	r2, [sp, #0]
2000a68e:	f7ff fb07 	bl	20009ca0 <__aeabi_uidiv>
2000a692:	4639      	mov	r1, r7
2000a694:	fa1f fa85 	uxth.w	sl, r5
2000a698:	4683      	mov	fp, r0
2000a69a:	4648      	mov	r0, r9
2000a69c:	f7ff fc2e 	bl	20009efc <__aeabi_uidivmod>
2000a6a0:	9b00      	ldr	r3, [sp, #0]
2000a6a2:	0c1a      	lsrs	r2, r3, #16
2000a6a4:	fb0a f30b 	mul.w	r3, sl, fp
2000a6a8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a6ac:	42a3      	cmp	r3, r4
2000a6ae:	d903      	bls.n	2000a6b8 <__udivdi3+0x2a4>
2000a6b0:	1964      	adds	r4, r4, r5
2000a6b2:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a6b6:	d327      	bcc.n	2000a708 <__udivdi3+0x2f4>
2000a6b8:	1ae4      	subs	r4, r4, r3
2000a6ba:	4639      	mov	r1, r7
2000a6bc:	4620      	mov	r0, r4
2000a6be:	f7ff faef 	bl	20009ca0 <__aeabi_uidiv>
2000a6c2:	4639      	mov	r1, r7
2000a6c4:	4681      	mov	r9, r0
2000a6c6:	4620      	mov	r0, r4
2000a6c8:	f7ff fc18 	bl	20009efc <__aeabi_uidivmod>
2000a6cc:	9800      	ldr	r0, [sp, #0]
2000a6ce:	fb0a f309 	mul.w	r3, sl, r9
2000a6d2:	fa1f fc80 	uxth.w	ip, r0
2000a6d6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a6da:	42a3      	cmp	r3, r4
2000a6dc:	d908      	bls.n	2000a6f0 <__udivdi3+0x2dc>
2000a6de:	1964      	adds	r4, r4, r5
2000a6e0:	f109 39ff 	add.w	r9, r9, #4294967295
2000a6e4:	d204      	bcs.n	2000a6f0 <__udivdi3+0x2dc>
2000a6e6:	42a3      	cmp	r3, r4
2000a6e8:	bf84      	itt	hi
2000a6ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a6ee:	1964      	addhi	r4, r4, r5
2000a6f0:	fa08 f806 	lsl.w	r8, r8, r6
2000a6f4:	1ae4      	subs	r4, r4, r3
2000a6f6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a6fa:	e706      	b.n	2000a50a <__udivdi3+0xf6>
2000a6fc:	455b      	cmp	r3, fp
2000a6fe:	bf84      	itt	hi
2000a700:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a704:	44bb      	addhi	fp, r7
2000a706:	e76b      	b.n	2000a5e0 <__udivdi3+0x1cc>
2000a708:	42a3      	cmp	r3, r4
2000a70a:	bf84      	itt	hi
2000a70c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a710:	1964      	addhi	r4, r4, r5
2000a712:	e7d1      	b.n	2000a6b8 <__udivdi3+0x2a4>
2000a714:	44434441 	.word	0x44434441
2000a718:	63657269 	.word	0x63657269
2000a71c:	706e4974 	.word	0x706e4974
2000a720:	305f7475 	.word	0x305f7475
2000a724:	00000000 	.word	0x00000000
2000a728:	44434441 	.word	0x44434441
2000a72c:	63657269 	.word	0x63657269
2000a730:	706e4974 	.word	0x706e4974
2000a734:	315f7475 	.word	0x315f7475
2000a738:	00000000 	.word	0x00000000

2000a73c <C.35.4816>:
2000a73c:	ffffffff ffffffff 0d0a0d0a 00000000     ................
2000a74c:	203a6469 0d0a7525 00000000 25203a78     id: %u......x: %
2000a75c:	000d0a75 25203a79 000d0a75 74646977     u...y: %u...widt
2000a76c:	25203a68 000d0a75 67696568 203a7468     h: %u...height: 
2000a77c:	0d0a7525 00000000 203a6469 0d0a7825     %u......id: %x..
2000a78c:	00000000 20633269 6e617274 73696d73     ....i2c transmis
2000a79c:	6e6f6973 73736920 20736575 0d0a7825     sion issues %x..
2000a7ac:	00000000 79786970 67616d20 7574696e     ....pixy magnitu
2000a7bc:	203a6564 0d0a7825 00000000 70616548     de: %x......Heap
2000a7cc:	646e6120 61747320 63206b63 696c6c6f      and stack colli
2000a7dc:	6e6f6973 0000000a                       sion....

2000a7e4 <adc_status_reg_lut>:
2000a7e4:	40021000 40021004 40021008              ...@...@...@

2000a7f0 <C.16.3498>:
2000a7f0:	00040200                                ....

2000a7f4 <dac_ctrl_reg_lut>:
2000a7f4:	40020060 400200a0 400200e0              `..@...@...@

2000a800 <dac_enable_masks_lut>:
2000a800:	00000010 00000020 00000040              .... ...@...

2000a80c <dac_byte2_reg_lut>:
2000a80c:	4002006c 400200ac 400200ec              l..@...@...@

2000a818 <dac_byte01_reg_lut>:
2000a818:	40020500 40020504 40020508              ...@...@...@

2000a824 <comp_id_2_scb_lut>:
2000a824:	01010000 03030202 00000404              ............

2000a830 <C.16.2565>:
2000a830:	00000001 00000002 00000004 00000001     ................

2000a840 <g_ace_current_resistors>:
2000a840:	00010001 00010001                       ........

2000a848 <g_ace_external_varef_used>:
2000a848:	00000000                                ....

2000a84c <g_ace_channel_0_name>:
2000a84c:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
2000a85c:	00000000                                ....

2000a860 <g_ace_channel_1_name>:
2000a860:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
2000a870:	00000000                                ....

2000a874 <g_ace_ppe_transforms_desc_table>:
2000a874:	00130012 00004000 001c001b 00004000     .....@.......@..

2000a884 <g_ace_sse_proc_0_name>:
2000a884:	30434441 49414d5f 0000004e              ADC0_MAIN...

2000a890 <g_ace_sse_proc_0_sequence>:
2000a890:	16021706 00001200                       ........

2000a898 <g_ace_sse_proc_1_name>:
2000a898:	31434441 49414d5f 0000004e              ADC1_MAIN...

2000a8a4 <g_ace_sse_proc_1_sequence>:
2000a8a4:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
2000a8b4:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
2000a8c4:	000023ff 00002319 00002005              .#...#... ..

2000a8d0 <channel_quad_lut>:
2000a8d0:	000000ff 01010100 ffffff01 ffffffff     ................
2000a8e0:	020202ff 03030302 ffffff03 ffffffff     ................
2000a8f0:	040404ff ffffff04 ffffffff ffffffff     ................

2000a900 <channel_type_lut>:
2000a900:	01000000 01000002 00000002 00ffff00     ................
2000a910:	01000000 01000002 00000002 00ffff00     ................
2000a920:	01000000 ffffff02 000000ff 00ffff00     ................

2000a930 <abps_channel_lut>:
2000a930:	ff0000ff ff0101ff ffffffff ffffffff     ................
2000a940:	ff0202ff ff0303ff ffffffff ffffffff     ................
2000a950:	ff0404ff ffffffff ffffffff ffffffff     ................

2000a960 <abps_idx_lut>:
2000a960:	ff0100ff ff0302ff ffffffff ffffffff     ................
2000a970:	ff0504ff ff0706ff ffffffff ffffffff     ................
2000a980:	ff0908ff ffffffff ffffffff ffffffff     ................

2000a990 <apbs_range>:
2000a990:	28003c00 0a001400                       .<.(....

2000a998 <apbs_gain_lut>:
2000a998:	0204080c                                ....

2000a99c <_global_impure_ptr>:
2000a99c:	2000ac90 00000043                       ... C...

2000a9a4 <blanks.3577>:
2000a9a4:	20202020 20202020 20202020 20202020                     

2000a9b4 <zeroes.3578>:
2000a9b4:	30303030 30303030 30303030 30303030     0000000000000000
2000a9c4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a9d4:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a9e4:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a9f4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000aa04:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000aa14:	004e614e                                NaN.

2000aa18 <__sf_fake_stdin>:
	...

2000aa38 <__sf_fake_stdout>:
	...

2000aa58 <__sf_fake_stderr>:
	...

2000aa78 <charset>:
2000aa78:	2000aab0                                ... 

2000aa7c <lconv>:
2000aa7c:	2000aaac 2000a9d4 2000a9d4 2000a9d4     ... ... ... ... 
2000aa8c:	2000a9d4 2000a9d4 2000a9d4 2000a9d4     ... ... ... ... 
2000aa9c:	2000a9d4 2000a9d4 ffffffff ffffffff     ... ... ........
2000aaac:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000aabc:	00000000                                ....

2000aac0 <__mprec_tens>:
2000aac0:	00000000 3ff00000 00000000 40240000     .......?......$@
2000aad0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000aae0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000aaf0:	00000000 412e8480 00000000 416312d0     .......A......cA
2000ab00:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000ab10:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000ab20:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000ab30:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000ab40:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000ab50:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000ab60:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000ab70:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000ab80:	79d99db4 44ea7843                       ...yCx.D

2000ab88 <p05.2463>:
2000ab88:	00000005 00000019 0000007d 00000000     ........}.......

2000ab98 <__mprec_bigtens>:
2000ab98:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000aba8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000abb8:	7f73bf3c 75154fdd                       <.s..O.u

2000abc0 <__mprec_tinytens>:
2000abc0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000abd0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000abe0:	64ac6f43 0ac80628                       Co.d(...

2000abe8 <_init>:
2000abe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000abea:	bf00      	nop
2000abec:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000abee:	bc08      	pop	{r3}
2000abf0:	469e      	mov	lr, r3
2000abf2:	4770      	bx	lr

2000abf4 <_fini>:
2000abf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000abf6:	bf00      	nop
2000abf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000abfa:	bc08      	pop	{r3}
2000abfc:	469e      	mov	lr, r3
2000abfe:	4770      	bx	lr

2000ac00 <__frame_dummy_init_array_entry>:
2000ac00:	0485 2000                                   ... 

2000ac04 <__do_global_dtors_aux_fini_array_entry>:
2000ac04:	0471 2000                                   q.. 
