[[Registers]]
== Registers
If an optional register is not implemented, the behavior is implementation-dependent unless otherwise specified. An optional field in an implemented register means being WARL. If it is not programmable, it should be hardwired to value matching its meaning and should not cause any effect when written.

.Register summary
[cols="<3,<6,<14",options="header"]
|===
|OFFSET |Register |Description

.20+|0x0000  2+|{set:cellbgcolor:#D3D3D3} INFO
|{set:cellbgcolor:#FFFFFF} VERSION |Indicates the specification and the IP vendor.
|{set:cellbgcolor:#FFFFFF} IMPLEMENTATION | Indicates the implementation version.
|{set:cellbgcolor:#FFFFFF} HWCFG0~2 |Indicate the configurations of current IOPMP instance.
|{set:cellbgcolor:#FFFFFF} ENTRYOFFSET |Indicates the internal address offsets of each table.

2+|{set:cellbgcolor:#D3D3D3} Programming Protection
|{set:cellbgcolor:#FFFFFF} MDSTALL/MDSTALLH .2+.^| (Optional) Stall and resume the transaction checks when programming the IOPMP.
|RRIDSCP 

2+|{set:cellbgcolor:#D3D3D3} Configuration Protection
|{set:cellbgcolor:#FFFFFF} MDLCK/MDLCKH | (Optional) lock register for SRCMD table.
|{set:cellbgcolor:#FFFFFF} MDCFGLCK | (Optional) lock register for MDCFG table.
|{set:cellbgcolor:#FFFFFF} ENTRYLCK | Lock register for IOPMP entry array.

2+|{set:cellbgcolor:#D3D3D3} Error Reporting
|{set:cellbgcolor:#FFFFFF} ERR_CFG | Indicates the reactions for the violations
|{set:cellbgcolor:#FFFFFF} ERR_INFO | (Optional) indicates the information regarding captured violations.
|ERR_REQID   | (Optional) indicates the RRID and entry index regarding the first captured violation.
|{set:cellbgcolor:#FFFFFF} ERR_REQADDR/ERR_REQADDRH | (Optional) indicates request address regarding the first captured violation.
|ERR_MFR| (Optional) To retrieve which RRIDs make subsequent violations.
|ERR_MSIADDR/ERR_MSIADDRH| (Optional) The address to trigger MSI.
|ERR_USER(0:7) | (Optional) User-defined violation information.

.2+|0x0800 2+|{set:cellbgcolor:#D3D3D3} MDCFG Table,  _m_ = 0...*HWCFG0.md_num*-1, only available when *HWCFG0.mdcfg_fmt* = 0.
|{set:cellbgcolor:#FFFFFF}MDCFG(_m_)  |MD config register, which is to specify the indices of IOPMP entries belonging to a MD.

.6+|0x1000    2+|{set:cellbgcolor:#D3D3D3} SRCMD Table, _s_ = 0...*HWCFG1.rrid_num*-1, only available when *HWCFG0.srcmd_fmt* = 0.
|{set:cellbgcolor:#FFFFFF}SRCMD_EN(_s_)/SRCMD_ENH(_s_)    |The bitmapped MD enabling register of the requestor _s_ that *SRCMD_EN(_s_)[_m_]* indicates if the requestor is associated with MD _m_ and *SRCMD_ENH(_s_)[_m_]* indicates if the requestor is associated with MD (_m_+31).

|SRCMD_R(_s_)/SRCMD_RH(_s_)|(Optional) bitmapped MD read eanble register, _s_ corresponding to number of requestors, it indicates requestor _s_  read permission on MDs.
|SRCMD_W(_s_)/SRCMD_WH(_s_)|(Optional) bitmapped MD write eanble register, _s_ corresponding to number of requestors, it indicates requestor _s_  write permission on MDs.
2+|{set:cellbgcolor:#D3D3D3} SRCMD Table, _m_ =0...*HWCFG0.md_num*-1, only available when *HWCFG0.srcmd_fmt* = 2. 
|{set:cellbgcolor:#FFFFFF}SRCMD_PERM(_m_)/SRCMD_PERMH(_m_)
|The bitmapped permission register of the MD _m_. Bit 2*_s_ of *SRCMD_PERM(_m_).perm* holds the read permission for RRID _s_, and bit 2*_s_+1 of *perm* holds the write permission for RRID _s_, where _s_ &#8804;15. Similarly, bit 2*(_s_-16) of *SRCMD_PERMH(_m_).permh* holds the read permission for RRID _s_, and bit 2*(_s_-16)+1 of *permh* holds the write permission for RRID _s_, where _s_&#8805;16. 

.5+|ENTRYOFFSET    2+|{set:cellbgcolor:#D3D3D3} Entry Array, _i_ =0â€¦*HWCFG1.entry_num*-1
|{set:cellbgcolor:#FFFFFF}ENTRY_ADDR(_i_)| Bit 33:2 of address (region) for entry _i_.
|ENTRY_ADDRH(_i_)               |(Optional) bit 65:34 of the address (region) for entry _i_. 
|ENTRY_CFG(_i_)                 |The configuration of entry _i_.
|ENTRY_USER_CFG(_i_)            |(Optional) extension to support user customized attributes.
|===

=== *INFO registers*

INFO registers are use to indicate the IOPMP instance configuration info.
{set:cellbgcolor:#0000}
[cols="<2,<1,<1,<1,<6"]
|===
5+h|VERSION{set:cellbgcolor:#D3D3D3}
5+h|0x0000
h|Field                         |Bits   |R/W   |Default    |Description
|{set:cellbgcolor:#FFFFFF}vendor|23:0   |R     |IMP        |The JEDEC manufacturer ID.
|specver                        |31:24  |R     |IMP        |The specification version. (it will be defined in ratified version).
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|IMPLEMENTATION{set:cellbgcolor:#D3D3D3}
5+h|0x0004
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}impid |31:0   |R      |IMP        |The  user-defined implementation ID.
|===

[#HWCFG0]
[cols="<2,<1,<1,<1,<6"]
|===
5+h|HWCFG0{set:cellbgcolor:#D3D3D3}
5+h|0x0008
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdcfg_fmt |1:0    |R      |IMP        a|Indicate the MDCFG format

* 0x0: Format 0. MDCFG table is implemented.

* 0x1: Format 1. No MDCFG table. *HWCFG.md_entry_num* is fixed.

* 0x2: Format 2. No MDCFG table. *HWCFG.md_entry_num* is programmable.

* 0x3: reserved.

Please refer to <<#SECTION_3_3, MDCFG Table Formats>> for details.
|{set:cellbgcolor:#FFFFFF}srcmd_fmt                      |3:2    |R      |IMP        a|Indicate the SRCMD format

* 0x0: Format 0. *SRCMD_EN(_s_)* and *SRCMD_ENH(_s_)* are available.

* 0x1: Format 1. No SRCMD table.

* 0x2: Format 2. *SRCMD_PERM(_m_)* and *SRCMD_PERMH(_m_)* are available.

* 0x3: reserved.

Please refer to <<#SECTION_3_2, SRCMD Table Formats>> for details.
|tor_en                         |4:4    |R      |IMP        |Indicate if TOR is supported
|sps_en                         |5:5    |R      |IMP        |Indicate secondary permission settings is supported; which are *SRCMD_R/RH(_i_)* and *SRCMD_W/WH(_i_)* registers.
|user_cfg_en                    |6:6    |R      |IMP        |Indicate if user customized attributes is supported; which are *ENTRY_USER_CFG(_i_)* registers.
|prient_prog                    |7:7    |W1CS   |IMP        |A write-1-clear bit is sticky to 0 and indicates if *HWCFG2.prio_entry* is programmable. Reset to 1 if the implementation supports programmable *prio_entry*, otherwise, wired to 0.
|rrid_transl_en                  |8:8    |R      |IMP        |Indicate the if tagging a new RRID on the initiator port is supported
|rrid_transl_prog                |9:9    |W1CS   |IMP        |A write-1-clear bit is sticky to 0 and indicate if the field rrid_transl is programmable. Support only for *rrid_transl_en*=1, otherwise, wired to 0.
|chk_x|10:10  |R     | IMP| Indicate if the IOPMP implements the check of an instruction fetch. On *chk_x*=0, all fields of illegal instruction fetches are ignored, including *HWCFG0.no_x*, *ENTRY_CFG(_i_).sixe*, *ENTRY_CFG(_i_).sexe*, and *ENTRY_CFG(_i_).x*. It should be wired to zero if there is no indication for an instruction fetch.
|no_x|11:11  |R     | IMP| For *chk_x*=1, the IOPMP with *no_x*=1 always fails on an instruction fetch; otherwise, it should depend on *x*-bit in *ENTRY_CFG(_i_)*. For *chk_x*=0, *no_x* has no effect.
|no_w|12:12  |R     | IMP| Indicate if the IOPMP always fails write accesses considered as as no rule matched.
|stall_en|13:13  |R     | IMP| Indicate if the IOPMP implements stall-related features, which are *MDSTALL*, *MDSTALLH*, and *RRIDSCP* registers.
|peis|14:14  |R     | IMP| Indicate if the IOPMP implements interrupt suppression per entry, including fields *sire*, *siwe*, and *sixe* in *ENTRY_CFG(_i_)*.
|pees|15:15 | R |IMP| Indicate if the IOPMP implements the error suppression per entry, including fields *sere*, *sewe*, and *sexe* in *ENTRY_CFG(_i_)*.
|mfr_en|16:16 | R |IMP| Indicate if the IOPMP implements Multi Faults Record Extension, that is *ERR_MFR* and *ERR_INFO.svc*.

|md_entry_num   |23:17  |WARL   |IMP     a| When *HWCFG0.mdcfg_fmt* = 

* 0x0: must be zero

* 0x1 or 0x2: *md_entry_num* indicates each memory domain exactly has (*md_entry_num* + 1) entries in a memory domain

*md_entry_num* is locked if *HWCFG0.enable* is 1.
|md_num                         |29:24  |R      |IMP        |Indicate the supported number of MD in the instance
|addrh_en                       |30     |R      |IMP        |Indicate if *ENTRY_ADDRH(_i_)* and *ERR_MSIADDRH* (if *ERR_CFG.msi_en* = 1) are available.
|enable                         |31:31  |W1SS   |0          |Indicate if the IOPMP checks transactions by default. If it is implemented, it should be initial to 0 and sticky to 1. If it is not implemented, it should be wired to 1. *HWCFG0.md_entry_num* is locked if *enable* is 1.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|HWCFG1{set:cellbgcolor:#D3D3D3}
5+h|0x000C
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}rrid_num |15:0 |R      |IMP        |Indicate the supported number of RRID in the instance
|entry_num                      |31:16  |R      |IMP        |Indicate the supported number of entries in the instance
|===


[cols="<2,<1,<1,<1,<6"]
|===
5+h|HWCFG2{set:cellbgcolor:#D3D3D3}
5+h|0x0010
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}prio_entry |15:0|WARL |IMP        |Indicate the number of entries matched with priority. These rules should be placed in the lowest order. Within these rules, the lower order has a higher priority.
|rrid_transl                     |31:16  |WARL   |IMP        | The RRID tagged to outgoing transactions. Support only for *HWCFG0.rrid_transl_en*=1.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|ENTRYOFFSET{set:cellbgcolor:#D3D3D3}
5+h|0x0014
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}offset|31:0   |R      |IMP        |Indicate the offset address of the IOPMP array from the base of an IOPMP instance, a.k.a. the address of *VERSION*. Note: the offset is a signed number. That is, the IOPMP array can be placed in front of *VERSION*.  
|===

=== *Programming Protection Registers*

*MDSTALL(H)* and *RRIDSCP* registers are all optional and used to support atomicity issue while programming the IOPMP, as the IOPMP rule may not be updated in a single transaction.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|MDSTALL{set:cellbgcolor:#D3D3D3}
5+h|0x0030
h|Field                         |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}exempt|0:0    |W      |N/A          | Stall transactions with exempt selected MDs, or Stall selected MDs.
|is_stalled                     |0:0    |R      |0          | After the last writing of *MDSTALL* (included) plus any following writing *RRIDSCP*, 1 indicates that all requested stalls take effect; otherwise, 0.
After the last writing *MDSTALLH* (if any) and then *MDSTALL* by zero, 0 indicates that all transactions have been resumed;  otherwise, 1.
|md                             |31:1   |WARL      |0          |Writing *md[__m__]*=1 selects MD _m_; reading *md[__m__]* = 1 means MD __m__ selected.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|MDSTALLH{set:cellbgcolor:#D3D3D3}
5+h|0x0034
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdh    |31:0       |WARL      |0          |Writing *mdh[__m__]*=1 selects MD (__m__+31); reading *mdh[__m__]* = 1 means MD (__m__+31) selected.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|RRIDSCP{set:cellbgcolor:#D3D3D3}
5+h|0x0038
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}rrid                            |15:0       |WARL   |DC          |RRID to select
|{set:cellbgcolor:#FFFFFF}rsv    |29:16       |ZERO   |0|Must be zero on write, reserved for future
|{set:cellbgcolor:#FFFFFF}op    |31:30      |W      |N/A          a| 
* 0: query
* 1: stall transactions associated with selected RRID
* 2: don't stall transactions associated with selected RRID
* 3: reserved
|{set:cellbgcolor:#FFFFFF}stat                           |31:30      |R      |0          a|
* 0: *RRIDSCP* is not implemented
* 1: transactions associated with selected RRID are stalled
* 2: transactions associated with selected RRID are not stalled
* 3: unimplemented or unselectable RRID
|===

=== *Configuration Protection Registers*

*MDLCK* and *MDLCKH* are optional registers with a bitmap field to indicate which MDs are locked in the SRCMD table. 

[cols="<2,<1,<1,<1,<6"]
|===
5+h|MDLCK{set:cellbgcolor:#D3D3D3}
5+h|0x0040
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}l     |0:0        |W1SS   |0          | Lock bit to *MDLCK* and *MDLCKH* register.
|md                             |31:1       |WARL   |0          | *md[_m_]* is sticky to 1 and indicates if *SRCMD_EN(_s_).md[_m_]*, *SRCMD_R(_i_).md[_m_]* and *SRCMD_W(_s_).md[_m_]* are locked for all RRID _s_. 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} MDLCKH
5+h|0x0044
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdh   |31:0       |WARL   |0          | *mdh[_m_]* is sticky to 1 and indicates if *SRCMD_ENH(_s_).mdh[_m_]*, *SRCMD_RH(_s_).mdh[_m_]* and *SRCMD_WH(_s_).mdh[_m_]* are locked for all RRID _s_.
|===

*MDCFGLCK* is the lock register to MDCFG table. Available only when MDCFG is in Format 0.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} MDCFGLCK
5+h|0x0048
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}l     |0:0        |W1SS    |0          | Lock bit to *MDCFGLCK* register.
|f                              |6:1        |WARL     |IMP        | Indicate the number of locked MDCFG entries - *MDCFG(_m_)* is locked for _m_ < *f*. 
On write, the field only accepts the value larger than the previous value until the next reset cycle; otherwise, there is no effect.
|{set:cellbgcolor:#FFFFFF}rsv    |31:7       |ZERO   |0         | Must be zero on write, reserved for future
|===

*ENTRYLCK* is the lock register to entry array.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ENTRYLCK
5+h|0x004C
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}l     |0:0        |W1SS   |0          | Lock bit to *ENTRYLCK* register.
|{set:cellbgcolor:#FFFFFF}f     |16:1       |WARL   |IMP        | Indicate the number of locked IOPMP entries - *ENTRY_ADDR(_i_)*, *ENTRY_ADDRH(_i_)*, *ENTRY_CFG(_i_)*, and *ENTRY_USER_CFG(_i_)* are locked for _i_ < *f*. On write, the field only accepts the value larger than the previous value until the next reset cycle; otherwise, there is no effect.
|{set:cellbgcolor:#FFFFFF}rsv    |31:17       |ZERO   |0 | Must be zero on write, reserved for future
|===

=== *Error Capture Registers*

*ERR_CFG* is a read/write WARL register used to configure the global error reporting behavior on an IOPMP violation.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|ERR_CFG{set:cellbgcolor:#D3D3D3}
5+h|0x0060
h|Field                           |Bits   |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}l       |0:0    |W1SS   |0          |Lock fields to *ERR_CFG* register
|{set:cellbgcolor:#FFFFFF}ie      |1:1    |RW     |0          |Enable the interrupt of the IOPMP rule violation.
|{set:cellbgcolor:#FFFFFF}rs      |2:2    |WARL   |0         a| 

To suppress an error response on an IOPMP rule violation.

* 0x0: respond an implementation-dependent error, such as a bus error
* 0x1: respond a success with a pre-defined value to the initiator instead of an error
|{set:cellbgcolor:#FFFFFF}msi_en  |3:3    |WARL   |IMP        a| Indicates whether the IOPMP triggers interrupt by MSI or wired interrupt:

* 0x0: the IOPMP triggers interrupt by wired interrupt
* 0x1: the IOPMP triggers interrupt by MSI
|{set:cellbgcolor:#FFFFFF}stall_violation_en  |4:4  |WARL   |IMP        | Indicates whether the IOPMP faults stalled transactions. When the bit is set, the IOPMP faults the transactions if the corresponding RRID is not exempt from stall.
|{set:cellbgcolor:#FFFFFF}rsv1    |7:5    |ZERO   |0     | Must be zero on write, reserved for future
|{set:cellbgcolor:#FFFFFF}msidata |18:8   |WARL   |IMP   | The data to trigger MSI
|{set:cellbgcolor:#FFFFFF}rsv2    |31:19  |ZERO   |0     | Must be zero on write, reserved for future
|===


*ERR_INFO* captures more detailed error information.
[#REG_ERR_INFO]
[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_INFO
5+h|0x0064
h|Field                         |Bits       |R/W    |Default    |Description

|{set:cellbgcolor:#FFFFFF}v    |0:0    |R     |0      | Indicate if the illegal capture recorder (*ERR_REQID*, *ERR_REQADDR*, *ERR_REQADDRH*, *ERR_INFO.ttype*, and *ERR_INFO.etype*) has a valid content and will keep the content until the bit is cleared. An interrupt will be triggered if a violation is detected and related interrupt enable/supression configure bits are not disabled, the interrupt will keep asserted until the error valid is cleared.
|{set:cellbgcolor:#FFFFFF}v    |0:0    |W1C   |N/A     | Write 1 clears the bit, the illegal recorder reactivates and the interrupt (if enabled). Write 0 causes no effect on the bit.
|{set:cellbgcolor:#FFFFFF} ttype     |2:1   |R      |0          a|{set:cellbgcolor:#FFFFFF} Indicated the transaction type of the first captured violation

- 0x00 = reserved
- 0x01 = read access
- 0x02 = write access
- 0x03 = instruction fetch

|{set:cellbgcolor:#FFFFFF} msi_werr  |3:3   |R      |0          | It's asserted when the write access to trigger an IOPMP-originated MSI has failed. When it's not available, it should be ZERO.
|{set:cellbgcolor:#FFFFFF} msi_werr  |3:3   |W1C    |N/A        | Write 1 clears the bit. Write 0 causes no effect on the bit.


|{set:cellbgcolor:#FFFFFF} etype     |7:4   |R      |0          a| {set:cellbgcolor:#FFFFFF} Indicated the type of violation

- 0x00 = no error
- 0x01 = illegal read access
- 0x02 = illegal write access
- 0x03 = illegal instruction fetch
- 0x04 = partial hit on a priority rule
- 0x05 = not hit any rule
- 0x06 = unknown RRID
- 0x07 = error due to a stalled transaction. It should not happen when *ERR_CFG.stall_violation_en* is 0.
- 0x08 ~ 0x0D = N/A, reserved for future
- 0x0E ~ 0x0F = user-defined error
|{set:cellbgcolor:#FFFFFF} svc   |8:8    |R      |0          |Indicate there is a subsequent violation caught in *ERR_MFR*.
Implemented only for *HWCFG0.mfr_en*=1, otherwise, ZERO.

|{set:cellbgcolor:#FFFFFF} rsv   |31:9    |ZERO      |0          |Must be zero on write, reserved for future
|===
When the bus matrix doesn't have a signal to indicate an instruction fetch, the *ttype* and *etype* can never return "instruction fetch" (0x03) and "instruction fetch error" (0x03), respectively.

*ERR_REQADDR* and *ERR_REQADDRH* indicate the errored request address of the first captured violation.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_REQADDR
5+h|0x0068
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}addr  |31:0       |R      |DC         |Indicate the errored address[33:2]
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_REQADDRH
5+h|0x006C
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}addrh |31:0       |R      |DC         |Indicate the errored address[65:34]
|===
*ERR_REQID* indicates the errored RRID and entry index of the first captured violation.
[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_REQID
5+h|0x0070
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}rrid  |15:0       |R      |DC        |Indicate the errored RRID.
|{set:cellbgcolor:#FFFFFF}eid   |31:16  |R      |DC          |Indicates the index pointing to the entry that catches the violation. If no entry is hit, i.e., *etype*=0x05 or 0x06, the value of this field is invalid. If the field is not implemented, it should be wired to 0xffff.
|===

*ERR_MFR* is an optional register. If Multi-Faults Record Extension is enabled (*HWCFG0.mfr_en*=1), *ERR_MFR* can be used to retrieve which RRIDs make subsequent violations.
[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_MFR
5+h|0x0074
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}svw |15:0       |R      |DC         | Subsequent violations in the window indexed by *svi*. *svw[_j_]*=1 for the at lease one subsequent violation issued from RRID= *svi**16 + _j_.
|{set:cellbgcolor:#FFFFFF}svi |27:16       |WARL      |0         | Window's index to search subsequent violations. When read, IOPMP sequentially scans all windows from *svi* until one subsequent violation is found. Once the last available window is scanned, the next window to be scanned is the first record window (index is 0). *svi* indexes the found subsequent violation or *svi* has been rounded back to the same value. After read, the window's content, *svw*, should be clean.
|{set:cellbgcolor:#FFFFFF}rsv |30:28    |ZERO      |0          |Must be zero on write, reserved for future
|{set:cellbgcolor:#FFFFFF}svs |31:31       |R      |0         a| The status of this window's content:

* 0x0 : no subsequent violation found
* 0x1 : subsequent violation found
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_MSIADDR
5+h|0x0078
h|Field                           |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}msiaddr |31:0       |WARL   |IMP        | The address to trigger MSI. For *HWCFG0.addrh_en*=0, it contains bits 33 to 2 of the address; otherwise, it contains bits 31 to 0. Available only if *ERR_CFG.msi_en*=1 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_MSIADDRH
5+h|0x007C
h|Field                            |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}msiaddrh |31:0       |WARL   |IMP        | The higher 32 bits of the address to trigger MSI. Available only if *HWCFG0.addrh_en*=1 and *ERR_CFG.msi_en*=1
|===

*ERR_USER(0:7)* are optional registers to provide users to define their own error capture information.
[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ERR_USER(_i_)
5+h|0x0080 + 0x04 * _i_, _i_ = 0...7
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}user   |31:0       |IMP      |IMP     |(Optional) user-defined registers
|===

=== *MDCFG Table Registers*
MDCFG table is a lookup to specify the number of IOPMP entries that is associated with each MD. For different formats:

. Format 0: MDCFG table is implemented.

. Format 1 and format 2: No MDCFG table.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} MDCFG(_m_), _m_ = 0...HWCFG0.md_num-1, support up to 63 MDs
5+h|0x0800 + (_m_)*4
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}t     |15:0       |WARL   |DC/IMP         a|Indicate the top range of memory domain _m_. An IOPMP entry with index _j_ belongs to MD _m_                 
      
                     - If *MDCFG(_m_-1).t* â‰¤ _j_ < *MDCFG(_m_).t,* where m>0. MD0 owns the IOPMP entries with index _j_ < *MDCFG(0).t*.
                     - If *MDCFG(_m_-1).t* >= *MDCFG(_m_).t*, then MD _m_  is empty.
|{set:cellbgcolor:#FFFFFF}rsv    |31:16       |ZERO   |0 |Must be zero on write, reserved for future 
|===


=== *SRCMD Table Registers*
Format 1 does not implement the SRCMD table registers.

*SRCMD_EN(_s_)* and *SRCMD_ENH(_s_)* are available when the SRCMD table format (*HWCFG0.srcmd_fmt*) is 0.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_EN(_s_), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x1000 + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}l     |0:0        |W1SS     |0          | A sticky lock bit. When set, locks *SRCMD_EN(_s_)*, *SRCMD_ENH(_s_)*, *SRCMD_R(_s_)*, *SRCMD_RH(_s_)*, *SRCMD_W(_s_)*, and *SRCMD_WH(_s_)* if any.
|md                             |31:1       |WARL   |DC         | *md[_m_]* = 1 indicates MD _m_ is associated with RRID _s_.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_ENH(_s_), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x1004 + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdh   |31:0       |WARL   |DC         | *mdh[_m_]* = 1 indicates MD (_m_+31) is associated with RRID _s_.
|===

*SRCMD_PERM(_m_)* and *SRCMD_PERMH(_m_)* are available when *HWCFG0.srcmd_fmt* = 2.
In Format 2, an IOPMP checks both the permission of *SRCMD_PERM(H)(_m_)* and the *ENTRY_CFG.r/w/x* permission. A transaction is legal if any of them allows the transaction.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_PERM(_m_), _m_ = 0...HWCFG0.md_num-1
5+h|0x1000 + (_m_)*32
h|Field                         |Bits             |R/W  |Default |Description
|{set:cellbgcolor:#FFFFFF}perm     | 31:0 | WARL | DC | Holds two bits per RRID that give the RRIDâ€™s read and write permissions for the entry. Bit 2*_s_ holds the read permission for RRID _s_, and bit 2*_s_+1 holds the write permission for RRID _s_, where _s_&#8804;15.
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_PERMH(_m_), _m_ = 0...HWCFG0.md_num-1
5+h|0x1004 + (_m_)*32
h|Field                         |Bits             |R/W  |Default |Description
|{set:cellbgcolor:#FFFFFF}permh     | 31:0 | WARL | DC | Holds two bits per RRID that give the RRIDâ€™s read and write permissions for the entry. Bit 2*(_s_-16) holds the read permission for RRID _s_, and bit 2*(_s_-16)+1 holds the write permission for RRID _s_, where _s_ &#8805;16. The register is implemented when *HWCFG0.rrid_num* > 16.
|===

*SRCMD_R*, *SRCMD_RH*, *SRCMD_W* and *SRCMD_WH* are optional registers for the SRCMD table in Format 0; When SPS extension is enabled, the IOPMP checks both the R/W/X and the *ENTRY_CFG.r/w/x* permission and follows a fail-first rule.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_R(_s_), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x1008 + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}rsv    |0:0       |ZERO   |0|Must be zero on write, reserved for future
|{set:cellbgcolor:#FFFFFF}md    |31:1       |WARL   |DC         | *md[_m_]* = 1 indicates RRID _s_ has read access and instruction fetch permission to the corresponding MD _m_. 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_RH(s), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x100C + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdh   |31:0       |WARL   |DC         | *mdh[_m_]* = 1 indicates RRID _s_ has read access and instruction fetch permission to MD (_m_+31). 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_W(_s_), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x1010 + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}rsv    |0:0       |ZERO   |0| Must be zero on write, reserved for future
|{set:cellbgcolor:#FFFFFF}md    |31:1       |WARL   |DC         | *md[_m_]* = 1 indicates RRID _s_ has write permission to the corresponding MD _m_. 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} SRCMD_WH(_s_), _s_ = 0...HWCFG1.rrid_num-1
5+h|0x1014 + (_s_)*32
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}mdh   |31:0       |WARL   |DC         | *mdh[_m_]* = 1 indicates RRID _s_ has write permission to MD (_m_+31). 
|===

=== *Entry Array Registers*
[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ENTRY_ADDR(_i_), _i_ = 0...HWCFG1.entry_num-1
5+h|ENTRYOFFSET + (_i_)*16
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}addr  |31:0       |WARL   |DC |The physical address[33:2] of protected memory region. 
|===

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ENTRY_ADDRH(_i_), _i_ = 0...HWCFG1.entry_num-1
5+h|ENTRYOFFSET + 0x4 + (_i_)*16
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}addrh |31:0       |WARL   |DC |The physical address[65:34] of protected memory region. 
|===
A complete 64-bit address consists of these two registers, *ENTRY_ADDR* and *ENTRY_ADDRH*. However, an IOPMP can only manage a segment of space, so an implementation would have a certain number of the most significant bits that are the same among all entries. These bits are allowed to be hardwired.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ENTRY_CFG(_i_), _i_ = 0...HWCFG1.entry_num-1
5+h|ENTRYOFFSET + 0x8 + (_i_)*16
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}r     |0:0        .3+.^|WARL     .3+.^|DC         |The read permission to protected memory region 
|w                              |1:1        |The write permission to the protected memory region
|x                              |2:2        |The instruction fetch permission to the protected memory region. Optional field, if unimplemented, write any read the same value as r field.
|a                              |4:3        |WARL   |DC         a|The address mode of the IOPMP entry

* 0x0: OFF
* 0x1: TOR
* 0x2: NA4
* 0x3: NAPOT
|{set:cellbgcolor:#FFFFFF}sire |5:5       |WARL   |IMP | To suppress interrupt for an illegal read access caught by the entry

|{set:cellbgcolor:#FFFFFF}siwe |6:6       |WARL   |IMP |Suppress interrupt for write violations caught by the entry

|{set:cellbgcolor:#FFFFFF}sixe |7:7       |WARL   |IMP |Suppress interrupt on an illegal instruction fetch caught by the entry

|{set:cellbgcolor:#FFFFFF}sere   |8:8    |WARL   |IMP    a| Suppress the (bus) error on an illegal read access caught by the entry

* 0x0: respond an error if *ERR_CFG.rs* is 0x0. 
* 0x1: do not respond an error. User to define the behavior, e.g., respond a success with an implementation-dependent value to the initiator.

|{set:cellbgcolor:#FFFFFF}sewe   |9:9    |WARL   |IMP    a|{set:cellbgcolor:#FFFFFF} Suppress the (bus) error on an illegal write access caught by the entry

* 0x0: respond an error if *ERR_CFG.rs* is 0x0. 
* 0x1: do not respond an error. User to define the behavior, e.g., respond a success if response is needed

|{set:cellbgcolor:#FFFFFF}sexe   |10:10    |WARL   |IMP    a| Suppress the (bus) error on an illegal instruction fetch caught by the entry

* 0x0: respond an error if *ERR_CFG.rs* is 0x0.
* 0x1: do not respond an error. User to define the behavior, e.g., respond a success with an implementation-dependent value to the initiator.
|{set:cellbgcolor:#FFFFFF}rsv |31:11       |ZERO   |0 |Must be zero on write, reserved for future
|===

Bits, *r*, *w*, and *x*, grant read, write, or instruction fetch permission, respectively. Not each bit should be programmable. Some or all of them could be wired. Besides, an implementation can optionally impose constraints on their combinations. For example, *x* and *w* can't be 1 simultaneously. 

*ENTRY_USER_CFG* implementation defined registers that allows users to define their own additional IOPMP check rules beside the rules defined in *ENTRY_CFG*.

[cols="<2,<1,<1,<1,<6"]
|===
5+h|{set:cellbgcolor:#D3D3D3} ENTRY_USER_CFG(_i_), _i_ =0...HWCFG1.entry_num-1
5+h|ENTRYOFFSET + 0xC + (_i_)*16
h|Field                         |Bits       |R/W    |Default    |Description
|{set:cellbgcolor:#FFFFFF}im    |31:0       |IMP     |IMP         |User customized field 
|===
