// Seed: 2213140809
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input wand id_2
    , id_19,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output uwire id_8,
    output wor id_9,
    output tri0 id_10,
    output tri1 id_11,
    output wand id_12,
    output tri0 id_13,
    output tri0 id_14,
    output tri0 id_15,
    output wor id_16,
    input tri id_17
);
endmodule
module module_1 (
    output wand id_0,
    input wor id_1
    , id_41,
    output tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    output uwire id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    output supply0 id_11,
    output wor id_12,
    input wor id_13,
    input supply0 id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri id_17,
    output wor id_18,
    output tri1 id_19,
    output supply0 id_20,
    output tri0 id_21,
    output tri0 id_22,
    input wand id_23,
    output tri1 id_24,
    output wand id_25,
    input tri0 id_26,
    input wand id_27,
    output tri id_28,
    input wire id_29,
    input uwire id_30,
    input wor id_31,
    inout uwire id_32,
    output tri0 id_33,
    output tri id_34,
    input wor id_35,
    input supply1 id_36,
    output tri0 id_37,
    input uwire id_38,
    output tri1 id_39
);
  always @(1'b0) id_2 = id_38;
  module_0(
      id_35,
      id_9,
      id_17,
      id_33,
      id_27,
      id_32,
      id_29,
      id_11,
      id_25,
      id_39,
      id_0,
      id_22,
      id_28,
      id_32,
      id_10,
      id_21,
      id_21,
      id_13
  );
endmodule
