# Functional and Formal Verification of Digital Design 

Team Members:Sindhu, Anurup, Tanushree, Dhanush

Topic: Universal Shift Register 

Schematic Diagram:

<img width="410" alt="image" src="https://github.com/SindhuCP/FFVDD/assets/148478177/38bec85e-9e85-40e2-810d-e150b322a9e1">


Output Waveform:
<img width="754" alt="image" src="https://github.com/SindhuCP/FFVDD/assets/148478177/971afc55-e303-49d0-bebb-68d5c16e82b9">


Code Coverage:
<img width="754" alt="image" src="https://github.com/SindhuCP/FFVDD/assets/148478177/efe6063b-6f05-48c5-8177-1fed2689066a">


After Layered Testbench:
<img width="756" alt="image" src="https://github.com/SindhuCP/FFVDD/assets/148478177/0984507b-266d-4ecc-a0ea-8fb4d5592d04">

