// Seed: 1828597223
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3
    , id_8,
    input wand id_4,
    input tri0 id_5,
    output supply1 id_6
);
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd71,
    parameter id_5 = 32'd55
) (
    input wor id_0,
    input supply0 _id_1,
    input supply0 _id_2,
    output wire id_3,
    output wor _id_4,
    output tri1 _id_5,
    input tri0 id_6
);
  logic [id_2  ==  id_5 : -1] id_8 = 1'b0;
  logic [1 : id_1  !==  id_4] id_9 = -1 - id_8;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_3,
      id_0,
      id_0,
      id_6,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
