{'out': {'CDeps': [[[], ['sel'], []], [[], ['sel'], []]],
         'CLines': [[None, '12:C', None], [None, '12:C', None]],
         'Clocked': False,
         'DDeps': [['a'], ['b']],
         'DLines': ['13:D', '14:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f6ebd064890>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f6ebcdce4d0>]}}
