Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 32ab1787f61d44a3a3f1c99e5077b312 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mips_behav xil_defaultlib.sim_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/inst_rom.v" Line 1. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/data_ram.v" Line 1. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/inst_rom.v" Line 1. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/data_ram.v" Line 1. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_core
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mips_behav
