$date
	Thu Feb 12 22:33:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example1TestBench $end
$var wire 1 ! q $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$scope module DUT $end
$var wire 1 ! q $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var wire 4 % T [1:4] $end
$upscope $end
$scope module GEN $end
$var reg 1 $ a $end
$var reg 1 # b $end
$var reg 1 " c $end
$upscope $end
$upscope $end
$scope module example1TestBench $end
$scope module DUT $end
$upscope $end
$scope module GEN $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#3
b100 %
1"
1$
#6
1!
b1100 %
0"
1#
#9
1!
b111 %
1"
0$
#12
