#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Feb  9 10:57:19 2023
# Process ID: 35776
# Current directory: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log full_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder.tcl
# Log file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.runs/synth_1/full_adder.vds
# Journal file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_adder.tcl -notrace
Command: synth_design -top full_adder -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:43]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'U0' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'full_add' (1#1) [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:39]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'Ux' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_add' declared at 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd:34' bound to instance 'UH' of component 'full_add' [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.680 ; gain = 23.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.680 ; gain = 23.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.680 ; gain = 23.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1158.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1158.723 ; gain = 123.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.789 ; gain = 126.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     4|
|2     |LUT5 |     8|
|3     |IBUF |    17|
|4     |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1166.672 ; gain = 31.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1166.672 ; gain = 131.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1184.047 ; gain = 148.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.runs/synth_1/full_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file full_adder_utilization_synth.rpt -pb full_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 10:57:54 2023...
