Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 12 13:02:08 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BP_top_timing_summary_routed.rpt -pb BP_top_timing_summary_routed.pb -rpx BP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BP_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (358)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: UUT0/UUT0b/Clk_Div_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: UUT3/UUT3a/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UUT4/UUT4a/segment_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (358)
--------------------------------------------------
 There are 358 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0                 6299        0.053        0.000                      0                 6283        1.500        0.000                       0                  3572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
SysClk                                                                                      {0.000 5.000}        10.000          100.000         
  Clk_100MHz_DCM_clk_wiz_0_1                                                                {0.000 5.000}        10.000          100.000         
  PClk_DCM_clk_wiz_0_1                                                                      {0.000 20.000}       40.000          25.000          
  TMDS_Clk_DCM_clk_wiz_0_1                                                                  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_clk_wiz_0_1                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  Clk_100MHz_DCM_clk_wiz_0_1                                                                      3.054        0.000                      0                 5049        0.053        0.000                      0                 5049        3.750        0.000                       0                  2990  
  PClk_DCM_clk_wiz_0_1                                                                           35.271        0.000                      0                   66        0.178        0.000                      0                   66       19.500        0.000                       0                    58  
  TMDS_Clk_DCM_clk_wiz_0_1                                                                        1.615        0.000                      0                   35        0.209        0.000                      0                   35        1.500        0.000                       0                    37  
  clkfbout_DCM_clk_wiz_0_1                                                                                                                                                                                                                    7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.747        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PClk_DCM_clk_wiz_0_1                                                                        Clk_100MHz_DCM_clk_wiz_0_1                                                                        2.966        0.000                      0                   41        0.227        0.000                      0                   41  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_DCM_clk_wiz_0_1                                                                       31.568        0.000                      0                    8                                                                        
Clk_100MHz_DCM_clk_wiz_0_1                                                                  PClk_DCM_clk_wiz_0_1                                                                              6.239        0.000                      0                   14        0.237        0.000                      0                   14  
PClk_DCM_clk_wiz_0_1                                                                        TMDS_Clk_DCM_clk_wiz_0_1                                                                          1.141        0.000                      0                   30        0.122        0.000                      0                   30  
Clk_100MHz_DCM_clk_wiz_0_1                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.675        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_100MHz_DCM_clk_wiz_0_1                                                                  Clk_100MHz_DCM_clk_wiz_0_1                                                                        6.267        0.000                      0                  105        0.343        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.287        0.000                      0                  100        0.330        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 UUT4/UUT4b/memCounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4c/Digit2_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 1.740ns (25.750%)  route 5.017ns (74.250%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.670    -1.022    UUT4/UUT4b/Clk_100MHz_0
    SLICE_X34Y49         FDRE                                         r  UUT4/UUT4b/memCounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.504 f  UUT4/UUT4b/memCounterX_reg[3]/Q
                         net (fo=106, routed)         1.506     1.002    UUT4/UUT4b/memCounterX[3]
    SLICE_X27Y55         LUT3 (Prop_lut3_I1_O)        0.150     1.152 f  UUT4/UUT4b/Digit2_Active_i_31/O
                         net (fo=1, routed)           0.808     1.960    UUT4/UUT4b/Digit2_Active_i_31_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.326     2.286 f  UUT4/UUT4b/Digit2_Active_i_20/O
                         net (fo=8, routed)           1.021     3.307    UUT4/UUT4b/Digit2_Active_i_20_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.150     3.457 r  UUT4/UUT4b/Digit2_Active_i_25/O
                         net (fo=2, routed)           0.447     3.905    UUT4/UUT4b/Digit2_Active_i_25_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.348     4.253 f  UUT4/UUT4b/Digit2_Active_i_12/O
                         net (fo=1, routed)           0.629     4.882    UUT4/UUT4b/Digit2_Active_i_12_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.006 f  UUT4/UUT4b/Digit2_Active_i_4/O
                         net (fo=1, routed)           0.605     5.611    UUT4/UUT4a/Digit2_Active_reg
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.735 r  UUT4/UUT4a/Digit2_Active_i_1/O
                         net (fo=1, routed)           0.000     5.735    UUT4/UUT4c/Digit2_Active
    SLICE_X36Y54         FDRE                                         r  UUT4/UUT4c/Digit2_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.479     8.334    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X36Y54         FDRE                                         r  UUT4/UUT4c/Digit2_Active_reg/C
                         clock pessimism              0.453     8.787    
                         clock uncertainty           -0.074     8.712    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.077     8.789    UUT4/UUT4c/Digit2_Active_reg
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 UUT4/UUT4b/memCounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4c/Digit1_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.498ns (22.479%)  route 5.166ns (77.521%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.670    -1.022    UUT4/UUT4b/Clk_100MHz_0
    SLICE_X34Y49         FDRE                                         r  UUT4/UUT4b/memCounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.504 f  UUT4/UUT4b/memCounterX_reg[4]/Q
                         net (fo=73, routed)          1.352     0.848    UUT4/UUT4b/memCounterX[4]
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.124     0.972 r  UUT4/UUT4b/BRAM_address0_i_31/O
                         net (fo=17, routed)          1.285     2.257    UUT4/UUT4b/BRAM_address0_i_31_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  UUT4/UUT4b/Digit1_Active_i_25/O
                         net (fo=3, routed)           0.629     3.010    UUT4/UUT4b/Digit1_Active_i_25_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.134 r  UUT4/UUT4b/Digit1_Active_i_8/O
                         net (fo=2, routed)           0.826     3.960    UUT4/UUT4b/Digit1_Active_i_8_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.084 r  UUT4/UUT4b/Digit1_Active_i_15/O
                         net (fo=1, routed)           0.667     4.751    UUT4/UUT4a/Digit1_Active_reg_2
    SLICE_X37Y56         LUT5 (Prop_lut5_I3_O)        0.152     4.903 f  UUT4/UUT4a/Digit1_Active_i_6/O
                         net (fo=1, routed)           0.407     5.310    UUT4/UUT4a/Digit1_Active_i_6_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.332     5.642 r  UUT4/UUT4a/Digit1_Active_i_1/O
                         net (fo=1, routed)           0.000     5.642    UUT4/UUT4c/Digit1_Active
    SLICE_X37Y56         FDRE                                         r  UUT4/UUT4c/Digit1_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.479     8.334    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X37Y56         FDRE                                         r  UUT4/UUT4c/Digit1_Active_reg/C
                         clock pessimism              0.453     8.787    
                         clock uncertainty           -0.074     8.712    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)        0.029     8.741    UUT4/UUT4c/Digit1_Active_reg
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 UUT4/UUT4b/memCounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4c/Digit0_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.672ns (25.143%)  route 4.978ns (74.857%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 8.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.653    -1.039    UUT4/UUT4b/Clk_100MHz_0
    SLICE_X33Y51         FDRE                                         r  UUT4/UUT4b/memCounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.583 f  UUT4/UUT4b/memCounterY_reg[8]/Q
                         net (fo=23, routed)          1.111     0.527    UUT4/UUT4b/memCounterY__0[8]
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.152     0.679 r  UUT4/UUT4b/Lives_Active_i_4/O
                         net (fo=11, routed)          0.941     1.620    UUT4/UUT4b/Lives_Active_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.332     1.952 r  UUT4/UUT4b/Digit2_Active_i_18/O
                         net (fo=12, routed)          0.953     2.905    UUT4/UUT4b/Digit2_Active_i_18_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.029 f  UUT4/UUT4b/Digit0_Active_i_21/O
                         net (fo=2, routed)           0.681     3.710    UUT4/UUT4b/memCounterY_reg[1]_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     3.834 r  UUT4/UUT4b/Digit0_Active_i_6/O
                         net (fo=2, routed)           0.667     4.501    UUT4/UUT4b/Digit0_Active_i_6_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.152     4.653 r  UUT4/UUT4b/Digit0_Active_i_2/O
                         net (fo=1, routed)           0.626     5.279    UUT4/UUT4b/Digit0_Active_i_2_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.332     5.611 r  UUT4/UUT4b/Digit0_Active_i_1/O
                         net (fo=1, routed)           0.000     5.611    UUT4/UUT4c/Digit0_Active
    SLICE_X39Y55         FDRE                                         r  UUT4/UUT4c/Digit0_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.479     8.334    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X39Y55         FDRE                                         r  UUT4/UUT4c/Digit0_Active_reg/C
                         clock pessimism              0.567     8.901    
                         clock uncertainty           -0.074     8.826    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.029     8.855    UUT4/UUT4c/Digit0_Active_reg
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 UUT4/UUT4b/memCounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4c/BRAM_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 1.488ns (23.225%)  route 4.919ns (76.775%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 8.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.670    -1.022    UUT4/UUT4b/Clk_100MHz_0
    SLICE_X36Y49         FDRE                                         r  UUT4/UUT4b/memCounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  UUT4/UUT4b/memCounterY_reg[3]/Q
                         net (fo=40, routed)          1.392     0.888    UUT4/UUT4b/memCounterY__0[3]
    SLICE_X30Y53         LUT5 (Prop_lut5_I2_O)        0.146     1.034 f  UUT4/UUT4b/BRAM_data[0]_i_44/O
                         net (fo=3, routed)           0.622     1.656    UUT4/UUT4b/BRAM_data[0]_i_44_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.328     1.984 r  UUT4/UUT4b/BRAM_data[0]_i_52/O
                         net (fo=3, routed)           0.975     2.959    UUT4/UUT4b/BRAM_data[0]_i_52_n_0
    SLICE_X27Y53         LUT5 (Prop_lut5_I4_O)        0.124     3.083 r  UUT4/UUT4b/BRAM_data[0]_i_62/O
                         net (fo=1, routed)           0.306     3.390    UUT4/UUT4b/BRAM_data[0]_i_62_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.514 r  UUT4/UUT4b/BRAM_data[0]_i_17/O
                         net (fo=1, routed)           0.670     4.184    UUT4/UUT4b/BRAM_data[0]_i_17_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124     4.308 f  UUT4/UUT4b/BRAM_data[0]_i_4/O
                         net (fo=1, routed)           0.953     5.261    UUT4/UUT4b/BRAM_data[0]_i_4_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.385 r  UUT4/UUT4b/BRAM_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.385    UUT4/UUT4c/BRAM_data_reg[0]_0
    SLICE_X32Y50         FDRE                                         r  UUT4/UUT4c/BRAM_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.480     8.335    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X32Y50         FDRE                                         r  UUT4/UUT4c/BRAM_data_reg[0]/C
                         clock pessimism              0.453     8.788    
                         clock uncertainty           -0.074     8.713    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.077     8.790    UUT4/UUT4c/BRAM_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X56Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X56Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X56Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X56Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.405%)  route 5.228ns (84.595%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.723    -0.969    <hidden>
    SLICE_X72Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  <hidden>
                         net (fo=47, routed)          1.888     1.375    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  <hidden>
                         net (fo=1, routed)           0.444     1.943    <hidden>
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.067 f  <hidden>
                         net (fo=5, routed)           1.229     3.296    <hidden>
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  <hidden>
                         net (fo=15, routed)          1.173     4.593    <hidden>
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  <hidden>
                         net (fo=10, routed)          0.493     5.211    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.549     8.404    <hidden>
    SLICE_X57Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.567     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.692    <hidden>
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  3.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UUT4/UUT4c/BRAM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.400%)  route 0.339ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.564    -0.644    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X32Y46         FDRE                                         r  UUT4/UUT4c/BRAM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.496 r  UUT4/UUT4c/BRAM_address_reg[1]/Q
                         net (fo=10, routed)          0.339    -0.157    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.867    -0.848    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.508    -0.340    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.130    -0.210    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT4/UUT4c/BRAM_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.416%)  route 0.339ns (69.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.565    -0.643    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X32Y47         FDRE                                         r  UUT4/UUT4c/BRAM_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.495 r  UUT4/UUT4c/BRAM_address_reg[9]/Q
                         net (fo=10, routed)          0.339    -0.156    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.867    -0.848    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.508    -0.340    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129    -0.211    UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.581    -0.627    <hidden>
    SLICE_X54Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  <hidden>
                         net (fo=1, routed)           0.106    -0.357    <hidden>
    RAMB36_X3Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.892    -0.823    <hidden>
    RAMB36_X3Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.567    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.412    <hidden>
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.582    -0.626    <hidden>
    SLICE_X54Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  <hidden>
                         net (fo=1, routed)           0.107    -0.355    <hidden>
    RAMB36_X3Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.892    -0.823    <hidden>
    RAMB36_X3Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.567    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.412    <hidden>
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRLC32E                                      r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.163%)  route 0.191ns (59.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=25, routed)          0.191    -0.299    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.853    -0.862    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
                         clock pessimism              0.508    -0.354    
    SLICE_X82Y50         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.361    <hidden>
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11     UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11     UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      UUT4/UUT4d/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y32     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.271ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.828ns (18.278%)  route 3.702ns (81.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.789     3.459    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.124     3.583 r  UUT4/UUT4e/ReadCounterX[0]_i_1/O
                         net (fo=1, routed)           0.000     3.583    UUT4/UUT4e/ReadCounterX[0]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[0]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.032    38.854    UUT4/UUT4e/ReadCounterX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 35.271    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.828ns (18.298%)  route 3.697ns (81.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.784     3.454    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.578 r  UUT4/UUT4e/ReadCounterX[9]_i_1/O
                         net (fo=1, routed)           0.000     3.578    UUT4/UUT4e/ReadCounterX[9]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[9]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.031    38.853    UUT4/UUT4e/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.338%)  route 3.687ns (81.662%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.774     3.444    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT4 (Prop_lut4_I3_O)        0.124     3.568 r  UUT4/UUT4e/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     3.568    UUT4/UUT4e/ReadCounterX[2]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[2]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.029    38.851    UUT4/UUT4e/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                 35.283    

Slack (MET) :             35.301ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.856ns (18.842%)  route 3.687ns (81.158%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.774     3.444    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.152     3.596 r  UUT4/UUT4e/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     3.596    UUT4/UUT4e/ReadCounterX[3]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[3]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.075    38.897    UUT4/UUT4e/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 35.301    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.828ns (18.351%)  route 3.684ns (81.649%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.771     3.441    UUT4/UUT4e/CounterY
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  UUT4/UUT4e/ReadCounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     3.565    UUT4/UUT4e/ReadCounterX[4]
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[4]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.081    38.903    UUT4/UUT4e/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.903    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.828ns (19.206%)  route 3.483ns (80.794%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.570     3.240    UUT4/UUT4e/CounterY
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124     3.364 r  UUT4/UUT4e/ReadCounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     3.364    UUT4/UUT4e/ReadCounterX[1]
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[1]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.077    38.899    UUT4/UUT4e/ReadCounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.550ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.854ns (19.690%)  route 3.483ns (80.310%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.570     3.240    UUT4/UUT4e/CounterY
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.150     3.390 r  UUT4/UUT4e/ReadCounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     3.390    UUT4/UUT4e/ReadCounterX[5]
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[5]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.118    38.940    UUT4/UUT4e/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 35.550    

Slack (MET) :             35.676ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.077%)  route 3.296ns (79.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.383     3.053    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT4 (Prop_lut4_I0_O)        0.124     3.177 r  UUT4/UUT4e/ReadCounterX[7]_i_1/O
                         net (fo=1, routed)           0.000     3.177    UUT4/UUT4e/ReadCounterX[7]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[7]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.031    38.853    UUT4/UUT4e/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                 35.676    

Slack (MET) :             35.725ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.823ns (19.980%)  route 3.296ns (80.020%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 f  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 f  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 f  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.383     3.053    UUT4/UUT4e/CounterY
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.119     3.172 r  UUT4/UUT4e/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     3.172    UUT4/UUT4e/ReadCounterX[8]
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[8]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.075    38.897    UUT4/UUT4e/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 35.725    

Slack (MET) :             35.801ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.706%)  route 3.060ns (81.294%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.745    -0.947    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  UUT4/UUT4e/CounterX_reg[3]/Q
                         net (fo=5, routed)           1.753     1.262    UUT4/UUT4e/CounterX[3]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  UUT4/UUT4e/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.160     1.545    UUT4/UUT4e/CounterX[9]_i_3_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.669 r  UUT4/UUT4e/CounterY[9]_i_1/O
                         net (fo=21, routed)          1.147     2.816    UUT4/UUT4e/CounterY
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.494    38.349    UUT4/UUT4e/CLK
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/C
                         clock pessimism              0.567    38.917    
                         clock uncertainty           -0.095    38.822    
    SLICE_X35Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.617    UUT4/UUT4e/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                 35.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  UUT4/UUT4e/CounterX_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.369    UUT4/UUT4e/CounterX[1]
    SLICE_X29Y40         LUT5 (Prop_lut5_I2_O)        0.048    -0.321 r  UUT4/UUT4e/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    UUT4/UUT4e/CounterX[4]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.857    -0.858    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[4]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.107    -0.499    UUT4/UUT4e/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/ReadCounterX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/ReadCounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.561    -0.647    UUT4/UUT4e/CLK
    SLICE_X37Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  UUT4/UUT4e/ReadCounterX_reg[2]/Q
                         net (fo=6, routed)           0.137    -0.369    UUT4/UUT4e/ReadCounterX_reg[9]_0[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.324 r  UUT4/UUT4e/ReadCounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UUT4/UUT4e/ReadCounterX[4]
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.828    -0.887    UUT4/UUT4e/CLK
    SLICE_X36Y41         FDCE                                         r  UUT4/UUT4e/ReadCounterX_reg[4]/C
                         clock pessimism              0.254    -0.634    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.121    -0.513    UUT4/UUT4e/ReadCounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  UUT4/UUT4e/CounterX_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.369    UUT4/UUT4e/CounterX[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.324 r  UUT4/UUT4e/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UUT4/UUT4e/CounterX[3]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.857    -0.858    UUT4/UUT4e/CLK
    SLICE_X29Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[3]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.091    -0.515    UUT4/UUT4e/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterY_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4e/CLK
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.504 f  UUT4/UUT4e/CounterY_reg[2]/Q
                         net (fo=13, routed)          0.146    -0.358    UUT4/UUT4e/CounterY_reg[9]_0[2]
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  UUT4/UUT4e/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    UUT4/UUT4e/CounterY[0]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4e/CLK
    SLICE_X34Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[0]/C
                         clock pessimism              0.255    -0.632    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.120    -0.512    UUT4/UUT4e/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y41         FDCE                                         r  UUT4/UUT4e/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  UUT4/UUT4e/CounterX_reg[5]/Q
                         net (fo=9, routed)           0.121    -0.356    UUT4/UUT4e/CounterX[5]
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.045    -0.311 r  UUT4/UUT4e/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.311    UUT4/UUT4e/hsync0
    SLICE_X29Y41         FDCE                                         r  UUT4/UUT4e/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.857    -0.858    UUT4/UUT4e/CLK
    SLICE_X29Y41         FDCE                                         r  UUT4/UUT4e/hsync_reg/C
                         clock pessimism              0.253    -0.606    
    SLICE_X29Y41         FDCE (Hold_fdce_C_D)         0.091    -0.515    UUT4/UUT4e/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/activeArea_reg/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.551%)  route 0.132ns (41.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y40         FDCE                                         r  UUT4/UUT4e/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[9]/Q
                         net (fo=10, routed)          0.132    -0.346    UUT4/UUT4e/CounterX[9]
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  UUT4/UUT4e/activeArea_i_1/O
                         net (fo=1, routed)           0.000    -0.301    UUT4/UUT4e/activeArea0
    SLICE_X31Y41         FDCE                                         r  UUT4/UUT4e/activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.857    -0.858    UUT4/UUT4e/CLK
    SLICE_X31Y41         FDCE                                         r  UUT4/UUT4e/activeArea_reg/C
                         clock pessimism              0.256    -0.603    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.092    -0.511    UUT4/UUT4e/activeArea_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterY_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4e/CLK
    SLICE_X34Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.481 r  UUT4/UUT4e/CounterY_reg[0]/Q
                         net (fo=13, routed)          0.117    -0.363    UUT4/UUT4e/CounterY_reg[9]_0[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  UUT4/UUT4e/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    UUT4/UUT4e/CounterY[2]_i_1_n_0
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4e/CLK
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/C
                         clock pessimism              0.255    -0.632    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.091    -0.541    UUT4/UUT4e/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/CounterY_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.516%)  route 0.175ns (48.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4e/CLK
    SLICE_X33Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  UUT4/UUT4e/CounterY_reg[1]/Q
                         net (fo=14, routed)          0.175    -0.329    UUT4/UUT4e/CounterY_reg[9]_0[1]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  UUT4/UUT4e/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    UUT4/UUT4e/CounterY[5]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[5]/C
                         clock pessimism              0.255    -0.632    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.120    -0.512    UUT4/UUT4e/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.564    -0.644    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.480 r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.150    -0.330    UUT4/UUT4g/TMDS_CH0/Q[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.830    -0.885    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.242    -0.644    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.121    -0.523    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4e/vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.492%)  route 0.201ns (51.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4e/CLK
    SLICE_X35Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.504 f  UUT4/UUT4e/CounterY_reg[2]/Q
                         net (fo=13, routed)          0.201    -0.303    UUT4/UUT4e/CounterY_reg[9]_0[2]
    SLICE_X34Y41         LUT4 (Prop_lut4_I3_O)        0.048    -0.255 r  UUT4/UUT4e/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.255    UUT4/UUT4e/vsync0
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4e/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4e/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4e/vsync_reg/C
                         clock pessimism              0.258    -0.629    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.133    -0.496    UUT4/UUT4e/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PClk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y40     UUT4/UUT4e/CounterY_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y40     UUT4/UUT4e/CounterY_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y40     UUT4/UUT4e/CounterY_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y40     UUT4/UUT4e/CounterY_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y40     UUT4/UUT4e/CounterY_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y40     UUT4/UUT4e/CounterY_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y43     UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y41     UUT4/UUT4g/TMDS_CH0/dout_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  TMDS_Clk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.610ns (25.478%)  route 1.784ns (74.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.334 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.651    -1.041    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 r  UUT4/UUT4h/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           1.784     1.199    UUT4/UUT4h/SR_TMDS_Green_reg_n_0_[6]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.154     1.353 r  UUT4/UUT4h/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.353    UUT4/UUT4h/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.479     2.334    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.625     2.959    
                         clock uncertainty           -0.065     2.893    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.075     2.968    UUT4/UUT4h/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -1.353    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.715ns (33.301%)  route 1.432ns (66.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.432     0.812    UUT4/UUT4h/shiftEnable
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.296     1.108 r  UUT4/UUT4h/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.108    UUT4/UUT4h/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.029     2.767    UUT4/UUT4h/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.743ns (34.159%)  route 1.432ns (65.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.432     0.812    UUT4/UUT4h/shiftEnable
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.324     1.136 r  UUT4/UUT4h/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.136    UUT4/UUT4h/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.075     2.813    UUT4/UUT4h/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.813    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.715ns (35.106%)  route 1.322ns (64.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.322     0.702    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.296     0.998 r  UUT4/UUT4h/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    UUT4/UUT4h/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.029     2.767    UUT4/UUT4h/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.715ns (35.071%)  route 1.324ns (64.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.324     0.704    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.296     1.000 r  UUT4/UUT4h/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.000    UUT4/UUT4h/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.031     2.769    UUT4/UUT4h/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.743ns (35.951%)  route 1.324ns (64.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.324     0.704    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.324     1.028 r  UUT4/UUT4h/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    UUT4/UUT4h/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.075     2.813    UUT4/UUT4h/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.813    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.743ns (35.986%)  route 1.322ns (64.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.322     0.702    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.324     1.026 r  UUT4/UUT4h/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.026    UUT4/UUT4h/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.075     2.813    UUT4/UUT4h/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.813    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.715ns (38.303%)  route 1.152ns (61.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.152     0.532    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.296     0.828 r  UUT4/UUT4h/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.828    UUT4/UUT4h/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.032     2.770    UUT4/UUT4h/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.740ns (39.118%)  route 1.152ns (60.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.152     0.532    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.321     0.853 r  UUT4/UUT4h/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.853    UUT4/UUT4h/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.453     2.803    
                         clock uncertainty           -0.065     2.738    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.075     2.813    UUT4/UUT4h/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.813    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.715ns (40.652%)  route 1.044ns (59.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.334 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.653    -1.039    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.620 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          1.044     0.424    UUT4/UUT4h/shiftEnable
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.296     0.720 r  UUT4/UUT4h/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.720    UUT4/UUT4h/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.479     2.334    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.567     2.901    
                         clock uncertainty           -0.065     2.835    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.029     2.864    UUT4/UUT4h/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.864    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  2.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Red_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.563    -0.645    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.517 r  UUT4/UUT4h/SR_TMDS_Red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.430    UUT4/UUT4h/SR_TMDS_Red_reg_n_0_[5]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.102    -0.328 r  UUT4/UUT4h/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    UUT4/UUT4h/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.829    -0.886    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.242    -0.645    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.107    -0.538    UUT4/UUT4h/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Blue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4h/SR_TMDS_Blue_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.436    UUT4/UUT4h/SR_TMDS_Blue_reg_n_0_[5]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.102    -0.334 r  UUT4/UUT4h/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    UUT4/UUT4h/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.107    -0.544    UUT4/UUT4h/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.437    UUT4/UUT4h/SR_TMDS_Blue_reg_n_0_[4]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.098    -0.339 r  UUT4/UUT4h/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    UUT4/UUT4h/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.092    -0.559    UUT4/UUT4h/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Green_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.556    -0.652    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  UUT4/UUT4h/SR_TMDS_Green_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.423    UUT4/UUT4h/SR_TMDS_Green_reg_n_0_[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.102    -0.321 r  UUT4/UUT4h/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    UUT4/UUT4h/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.107    -0.545    UUT4/UUT4h/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Blue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4h/SR_TMDS_Blue_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.350    UUT4/UUT4h/SR_TMDS_Blue_reg_n_0_[6]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.042    -0.308 r  UUT4/UUT4h/SR_TMDS_Blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    UUT4/UUT4h/SR_TMDS_Blue[5]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[5]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.107    -0.544    UUT4/UUT4h/SR_TMDS_Blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/SR_TMDS_Green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.556    -0.652    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.417    UUT4/UUT4h/SR_TMDS_Green_reg_n_0_[4]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.098    -0.319 r  UUT4/UUT4h/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UUT4/UUT4h/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.240    -0.652    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.092    -0.560    UUT4/UUT4h/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/TMDS_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4h/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.341    UUT4/UUT4h/TMDS_counter[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.042    -0.299 r  UUT4/UUT4h/TMDS_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    UUT4/UUT4h/TMDS_counter[3]_i_1_n_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[3]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.107    -0.544    UUT4/UUT4h/TMDS_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.232ns (36.437%)  route 0.405ns (63.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          0.405    -0.118    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.104    -0.014 r  UUT4/UUT4h/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    UUT4/UUT4h/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.829    -0.886    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.508    -0.378    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.107    -0.271    UUT4/UUT4h/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/TMDS_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4h/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.341    UUT4/UUT4h/TMDS_counter[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  UUT4/UUT4h/TMDS_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    UUT4/UUT4h/TMDS_counter[1]_i_1_n_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/TMDS_counter_reg[1]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.091    -0.560    UUT4/UUT4h/TMDS_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UUT4/UUT4h/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.226ns (35.832%)  route 0.405ns (64.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.557    -0.651    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y51         FDCE                                         r  UUT4/UUT4h/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4h/shiftEnable_reg/Q
                         net (fo=30, routed)          0.405    -0.118    UUT4/UUT4h/shiftEnable
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.098    -0.020 r  UUT4/UUT4h/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    UUT4/UUT4h/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.829    -0.886    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.508    -0.378    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.286    UUT4/UUT4h/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TMDS_Clk_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y18   CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X38Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X38Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X38Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X38Y52     UUT4/UUT4h/SR_TMDS_Blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_clk_wiz_0_1
  To Clock:  clkfbout_DCM_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   CLKGEN/DCM_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 2.199ns (30.337%)  route 5.049ns (69.663%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.570 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.720    10.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.332    11.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.485    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.495    37.065    
                         clock uncertainty           -0.035    37.030    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.031    37.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.061    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                 25.747    

Slack (MET) :             25.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.199ns (30.597%)  route 4.988ns (69.403%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.658    10.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.332    11.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.484    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.471    37.040    
                         clock uncertainty           -0.035    37.005    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                 25.784    

Slack (MET) :             25.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 2.199ns (31.312%)  route 4.824ns (68.688%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.570 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.494    10.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.332    11.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.485    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.473    37.043    
                         clock uncertainty           -0.035    37.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.029    37.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 25.949    

Slack (MET) :             25.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 2.199ns (31.321%)  route 4.822ns (68.679%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.570 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.492    10.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.332    11.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.485    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.473    37.043    
                         clock uncertainty           -0.035    37.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.031    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 25.953    

Slack (MET) :             26.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.199ns (31.819%)  route 4.712ns (68.181%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.382    10.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.332    10.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.484    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.471    37.040    
                         clock uncertainty           -0.035    37.005    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.029    37.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.034    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                 26.058    

Slack (MET) :             26.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 2.199ns (31.833%)  route 4.709ns (68.167%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.379    10.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.332    10.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.484    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.471    37.040    
                         clock uncertainty           -0.035    37.005    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                 26.063    

Slack (MET) :             26.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.966ns (28.573%)  route 4.915ns (71.427%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 36.571 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.585    10.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.945    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.486    36.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.471    37.042    
                         clock uncertainty           -0.035    37.007    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)        0.029    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 26.090    

Slack (MET) :             26.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.966ns (29.005%)  route 4.812ns (70.995%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.570 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.440    10.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.484    10.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.485    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.495    37.065    
                         clock uncertainty           -0.035    37.030    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                 26.216    

Slack (MET) :             26.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.199ns (32.632%)  route 4.540ns (67.368%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.570 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.081     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.321     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.806     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.328     8.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.442    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.149    10.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.210    10.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.332    10.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.485    36.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.473    37.043    
                         clock uncertainty           -0.035    37.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.031    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 26.235    

Slack (MET) :             27.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.966ns (19.397%)  route 4.014ns (80.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.419     4.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.912     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.299     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.044     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642     9.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X47Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X47Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.471    37.036    
                         clock uncertainty           -0.035    37.001    
    SLICE_X47Y29         FDRE (Setup_fdre_C_R)       -0.429    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.572    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                 27.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDCE (Prop_fdce_C_Q)         0.128     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.388     1.639    
    SLICE_X66Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.309%)  route 0.229ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.229     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg_0[0]
    SLICE_X53Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.808     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X53Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
                         clock pessimism             -0.140     1.857    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.017     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X59Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.402     1.625    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.075     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.402     1.626    
    SLICE_X59Y30         FDCE (Hold_fdce_C_D)         0.075     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDCE (Prop_fdce_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X69Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.399     1.625    
    SLICE_X69Y25         FDCE (Hold_fdce_C_D)         0.075     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDCE (Prop_fdce_C_Q)         0.141     1.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.400     1.623    
    SLICE_X67Y25         FDCE (Hold_fdce_C_D)         0.075     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X71Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.399     1.625    
    SLICE_X71Y25         FDPE (Hold_fdpe_C_D)         0.075     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X65Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.400     1.626    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.075     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDCE (Prop_fdce_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.399     1.626    
    SLICE_X69Y26         FDCE (Hold_fdce_C_D)         0.075     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDCE (Prop_fdce_C_Q)         0.128     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X66Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.388     1.639    
    SLICE_X66Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X51Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X51Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X53Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X53Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 4.614ns (70.748%)  route 1.908ns (29.252%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[7]
                         net (fo=1, routed)           1.157     5.373    UUT4/UUT4f/UUT5a/BRAM_addr0_n_98
    SLICE_X32Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.497 r  UUT4/UUT4f/UUT5a/BRAM_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.497    UUT4/UUT4f/UUT5a/BRAM_addr[7]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[7]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.079     8.463    UUT4/UUT4f/UUT5a/BRAM_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 4.642ns (70.873%)  route 1.908ns (29.127%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[16]
                         net (fo=1, routed)           1.157     5.373    UUT4/UUT4f/UUT5a/BRAM_addr0_n_89
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.152     5.525 r  UUT4/UUT4f/UUT5a/BRAM_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     5.525    UUT4/UUT4f/UUT5a/BRAM_addr[16]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.495     8.350    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[16]/C
                         clock pessimism              0.249     8.599    
                         clock uncertainty           -0.215     8.385    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.118     8.503    UUT4/UUT4f/UUT5a/BRAM_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 4.614ns (70.894%)  route 1.894ns (29.106%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           1.144     5.359    UUT4/UUT4f/UUT5a/BRAM_addr0_n_102
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.483 r  UUT4/UUT4f/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     5.483    UUT4/UUT4f/UUT5a/BRAM_addr[3]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.081     8.465    UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 4.636ns (70.884%)  route 1.904ns (29.116%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[2]
                         net (fo=1, routed)           1.154     5.369    UUT4/UUT4f/UUT5a/BRAM_addr0_n_103
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.146     5.515 r  UUT4/UUT4f/UUT5a/BRAM_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     5.515    UUT4/UUT4f/UUT5a/BRAM_addr[2]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.118     8.502    UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 4.640ns (71.861%)  route 1.817ns (28.139%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[12])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[12]
                         net (fo=1, routed)           1.067     5.282    UUT4/UUT4f/UUT5a/BRAM_addr0_n_93
    SLICE_X32Y42         LUT2 (Prop_lut2_I1_O)        0.150     5.432 r  UUT4/UUT4f/UUT5a/BRAM_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.432    UUT4/UUT4f/UUT5a/BRAM_addr[12]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.118     8.502    UUT4/UUT4f/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 4.642ns (72.431%)  route 1.767ns (27.569%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[4]
                         net (fo=1, routed)           1.017     5.232    UUT4/UUT4f/UUT5a/BRAM_addr0_n_101
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.152     5.384 r  UUT4/UUT4f/UUT5a/BRAM_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     5.384    UUT4/UUT4f/UUT5a/BRAM_addr[4]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.118     8.502    UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 4.614ns (72.535%)  route 1.747ns (27.465%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[10]
                         net (fo=1, routed)           0.997     5.212    UUT4/UUT4f/UUT5a/BRAM_addr0_n_95
    SLICE_X32Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  UUT4/UUT4f/UUT5a/BRAM_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.336    UUT4/UUT4f/UUT5a/BRAM_addr[10]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.077     8.461    UUT4/UUT4f/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 4.614ns (72.492%)  route 1.751ns (27.508%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[15]
                         net (fo=1, routed)           1.001     5.216    UUT4/UUT4f/UUT5a/BRAM_addr0_n_90
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.340 r  UUT4/UUT4f/UUT5a/BRAM_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.340    UUT4/UUT4f/UUT5a/BRAM_addr[15]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.495     8.350    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[15]/C
                         clock pessimism              0.249     8.599    
                         clock uncertainty           -0.215     8.385    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.081     8.466    UUT4/UUT4f/UUT5a/BRAM_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 4.643ns (72.573%)  route 1.755ns (27.427%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[18])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[18]
                         net (fo=1, routed)           1.004     5.220    UUT4/UUT4f/UUT5a/BRAM_addr0_n_87
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.153     5.373 r  UUT4/UUT4f/UUT5a/BRAM_addr[18]_i_2/O
                         net (fo=1, routed)           0.000     5.373    UUT4/UUT4f/UUT5a/BRAM_addr[18]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.495     8.350    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[18]/C
                         clock pessimism              0.249     8.599    
                         clock uncertainty           -0.215     8.385    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.118     8.503    UUT4/UUT4f/UUT5a/BRAM_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 UUT4/UUT4e/CounterY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 4.643ns (72.683%)  route 1.745ns (27.317%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.667    -1.025    UUT4/UUT4e/CLK
    SLICE_X32Y40         FDCE                                         r  UUT4/UUT4e/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.547 r  UUT4/UUT4e/CounterY_reg[8]/Q
                         net (fo=12, routed)          0.750     0.203    UUT4/UUT4f/UUT5a/BRAM_addr0_0[8]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.012     4.215 r  UUT4/UUT4f/UUT5a/BRAM_addr0/P[8]
                         net (fo=1, routed)           0.995     5.210    UUT4/UUT4f/UUT5a/BRAM_addr0_n_97
    SLICE_X32Y42         LUT2 (Prop_lut2_I1_O)        0.153     5.363 r  UUT4/UUT4f/UUT5a/BRAM_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.363    UUT4/UUT4f/UUT5a/BRAM_addr[8]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.494     8.349    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y42         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.249     8.598    
                         clock uncertainty           -0.215     8.384    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.118     8.502    UUT4/UUT4f/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/FSM_State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.294ns (33.104%)  route 0.594ns (66.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y41         FDCE                                         r  UUT4/UUT4e/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  UUT4/UUT4e/CounterX_reg[5]/Q
                         net (fo=9, routed)           0.281    -0.196    UUT4/UUT4e/CounterX[5]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.046    -0.150 f  UUT4/UUT4e/FSM_State[0]_i_5/O
                         net (fo=1, routed)           0.313     0.163    UUT4/UUT4e/FSM_State[0]_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.107     0.270 r  UUT4/UUT4e/FSM_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    UUT4/UUT4f/UUT5a/D[0]
    SLICE_X30Y42         FDSE                                         r  UUT4/UUT4f/UUT5a/FSM_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.857    -0.858    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X30Y42         FDSE                                         r  UUT4/UUT4f/UUT5a/FSM_State_reg[0]/C
                         clock pessimism              0.567    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X30Y42         FDSE (Hold_fdse_C_D)         0.120     0.043    UUT4/UUT4f/UUT5a/FSM_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4c/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.296ns (34.182%)  route 0.570ns (65.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X31Y41         FDCE                                         r  UUT4/UUT4e/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[8]/Q
                         net (fo=12, routed)          0.320    -0.158    UUT4/UUT4e/CounterX[8]
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.043    -0.115 r  UUT4/UUT4e/FSM_State[1]_i_2/O
                         net (fo=1, routed)           0.250     0.135    UUT4/UUT4e/FSM_State[1]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.112     0.247 r  UUT4/UUT4e/FSM_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    UUT4/UUT4c/FSM_State_reg[1]_0[0]
    SLICE_X31Y49         FDRE                                         r  UUT4/UUT4c/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.859    -0.856    UUT4/UUT4c/Clk_100MHz_0
    SLICE_X31Y49         FDRE                                         r  UUT4/UUT4c/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     0.016    UUT4/UUT4c/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[0]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[1]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[5]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/BRAM_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.166 r  UUT4/UUT4e/BRAM_addr[18]_i_1/O
                         net (fo=19, routed)          0.302     0.136    UUT4/UUT4f/UUT5a/E[0]
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.829    -0.886    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X32Y41         FDRE                                         r  UUT4/UUT4f/UUT5a/BRAM_addr_reg[6]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X32Y41         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    UUT4/UUT4f/UUT5a/BRAM_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UUT4/UUT4e/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4f/UUT5a/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.294ns (32.796%)  route 0.602ns (67.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.589    -0.619    UUT4/UUT4e/CLK
    SLICE_X28Y42         FDCE                                         r  UUT4/UUT4e/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  UUT4/UUT4e/CounterX_reg[7]/Q
                         net (fo=13, routed)          0.267    -0.211    UUT4/UUT4e/CounterX[7]
    SLICE_X31Y40         LUT3 (Prop_lut3_I1_O)        0.046    -0.165 f  UUT4/UUT4e/FSM_State[1]_i_4__0/O
                         net (fo=1, routed)           0.336     0.171    UUT4/UUT4e/FSM_State[1]_i_4__0_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.107     0.278 r  UUT4/UUT4e/FSM_State[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.278    UUT4/UUT4f/UUT5a/D[1]
    SLICE_X31Y40         FDRE                                         r  UUT4/UUT4f/UUT5a/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.857    -0.858    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y40         FDRE                                         r  UUT4/UUT4f/UUT5a/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.092     0.015    UUT4/UUT4f/UUT5a/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.164ns  (logic 0.419ns (35.992%)  route 0.745ns (64.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.745     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y31         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                 31.568    

Slack (MET) :             31.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.099%)  route 0.582ns (54.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.582     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 31.670    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.169ns  (logic 0.456ns (39.002%)  route 0.713ns (60.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.713     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y26         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.614%)  route 0.593ns (53.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 31.794    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.442%)  route 0.464ns (52.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X67Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.227%)  route 0.450ns (51.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X67Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.450     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 31.865    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.879%)  route 0.480ns (48.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.480     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y31         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.450%)  route 0.526ns (53.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X67Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.526     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 31.923    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  PClk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.105ns  (logic 0.718ns (23.121%)  route 2.387ns (76.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.387    31.861    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.299    32.160 r  UUT4/UUT4g/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    32.160    UUT4/UUT4g/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.479    38.334    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.583    
                         clock uncertainty           -0.215    38.368    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.031    38.399    UUT4/UUT4g/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -32.160    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.100ns  (logic 0.718ns (23.158%)  route 2.382ns (76.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 38.335 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.382    31.856    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.299    32.155 r  UUT4/UUT4g/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    32.155    UUT4/UUT4g/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.480    38.335    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.584    
                         clock uncertainty           -0.215    38.369    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.031    38.400    UUT4/UUT4g/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -32.155    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.133ns  (logic 0.746ns (23.808%)  route 2.387ns (76.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.387    31.861    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.327    32.188 r  UUT4/UUT4g/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    32.188    UUT4/UUT4g/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.479    38.334    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.249    38.583    
                         clock uncertainty           -0.215    38.368    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.075    38.443    UUT4/UUT4g/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                         -32.188    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.128ns  (logic 0.746ns (23.846%)  route 2.382ns (76.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 38.335 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.382    31.856    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.327    32.183 r  UUT4/UUT4g/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    32.183    UUT4/UUT4g/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.480    38.335    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.249    38.584    
                         clock uncertainty           -0.215    38.369    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.075    38.444    UUT4/UUT4g/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -32.183    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.129ns  (logic 0.740ns (23.649%)  route 2.389ns (76.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.389    31.863    UUT4/UUT4g/TMDS_CH0/Blue[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.321    32.184 r  UUT4/UUT4g/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    32.184    UUT4/UUT4g/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.496    38.351    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.249    38.600    
                         clock uncertainty           -0.215    38.386    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.118    38.504    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -32.184    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.972ns  (logic 0.718ns (24.158%)  route 2.254ns (75.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          2.254    31.728    UUT4/UUT4g/TMDS_CH0/Blue[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.299    32.027 r  UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    32.027    UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.496    38.351    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.600    
                         clock uncertainty           -0.215    38.386    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.079    38.465    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -32.027    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.588%)  route 1.982ns (73.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.982    31.456    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.299    31.755 r  UUT4/UUT4g/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    31.755    UUT4/UUT4g/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.479    38.334    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.583    
                         clock uncertainty           -0.215    38.368    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.032    38.400    UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -31.755    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.695ns  (logic 0.718ns (26.638%)  route 1.977ns (73.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 38.335 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.977    31.451    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.299    31.750 r  UUT4/UUT4g/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    31.750    UUT4/UUT4g/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.480    38.335    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.249    38.584    
                         clock uncertainty           -0.215    38.369    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.032    38.401    UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -31.750    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.667ns  (logic 0.718ns (26.917%)  route 1.949ns (73.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.949    31.423    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.299    31.722 r  UUT4/UUT4g/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    31.722    UUT4/UUT4g/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.479    38.334    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.583    
                         clock uncertainty           -0.215    38.368    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.031    38.399    UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -31.722    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PClk_DCM_clk_wiz_0_1 rise@40.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.662ns  (logic 0.718ns (26.968%)  route 1.944ns (73.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 38.335 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    25.001 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.207    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.308 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.747    29.055    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.419    29.474 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.944    31.418    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.299    31.717 r  UUT4/UUT4g/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    31.717    UUT4/UUT4g/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.764    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.480    38.335    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.249    38.584    
                         clock uncertainty           -0.215    38.369    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.031    38.400    UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -31.717    
  -------------------------------------------------------------------
                         slack                                  6.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.227ns (26.058%)  route 0.644ns (73.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.644     0.155    UUT4/UUT4g/TMDS_CH0/Blue[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.099     0.254 r  UUT4/UUT4g/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.254    UUT4/UUT4g/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.830    -0.885    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.121     0.017    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.225ns (24.616%)  route 0.689ns (75.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.689     0.199    UUT4/UUT4e/Blue[0]
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.097     0.296 r  UUT4/UUT4e/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    UUT4/UUT4g/TMDS_CH0/D[3]
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.131     0.026    UUT4/UUT4g/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.227ns (24.781%)  route 0.689ns (75.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.689     0.199    UUT4/UUT4e/Blue[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.099     0.298 r  UUT4/UUT4e/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.298    UUT4/UUT4g/TMDS_CH0/D[2]
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.829    -0.886    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.121     0.016    UUT4/UUT4g/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.227ns (24.299%)  route 0.707ns (75.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.707     0.218    UUT4/UUT4f/UUT5a/Blue[0]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.099     0.317 r  UUT4/UUT4f/UUT5a/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    UUT4/UUT4g/TMDS_CH2/dout_reg[8]_1
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.825    -0.890    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.091    -0.018    UUT4/UUT4g/TMDS_CH2/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.227ns (21.186%)  route 0.844ns (78.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.844     0.355    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.454 r  UUT4/UUT4g/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.454    UUT4/UUT4g/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.824    -0.891    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.092    -0.018    UUT4/UUT4g/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.227ns (20.874%)  route 0.860ns (79.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.860     0.371    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.099     0.470 r  UUT4/UUT4g/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.470    UUT4/UUT4g/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.825    -0.890    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.092    -0.017    UUT4/UUT4g/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.227ns (20.837%)  route 0.862ns (79.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.862     0.373    UUT4/UUT4g/TMDS_CH1/Blue[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.099     0.472 r  UUT4/UUT4g/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.472    UUT4/UUT4g/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.824    -0.891    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.092    -0.018    UUT4/UUT4g/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.227ns (20.535%)  route 0.878ns (79.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.878     0.389    UUT4/UUT4g/TMDS_CH2/Blue[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.099     0.488 r  UUT4/UUT4g/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.488    UUT4/UUT4g/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.825    -0.890    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.092    -0.017    UUT4/UUT4g/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.227ns (18.915%)  route 0.973ns (81.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.973     0.484    UUT4/UUT4g/TMDS_CH0/Blue[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.099     0.583 r  UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.583    UUT4/UUT4g/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.830    -0.885    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.121     0.017    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 UUT4/UUT4f/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.226ns (17.978%)  route 1.031ns (82.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.590    -0.618    UUT4/UUT4f/UUT5a/Clk_100MHz_0
    SLICE_X31Y43         FDRE                                         r  UUT4/UUT4f/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  UUT4/UUT4f/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.031     0.542    UUT4/UUT4g/TMDS_CH0/Blue[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.098     0.640 r  UUT4/UUT4g/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.640    UUT4/UUT4g/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.830    -0.885    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y43         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.131     0.027    UUT4/UUT4g/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  PClk_DCM_clk_wiz_0_1
  To Clock:  TMDS_Clk_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.718ns (31.233%)  route 1.581ns (68.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.334 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.652    -1.040    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.419    -0.621 r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           1.581     0.960    UUT4/UUT4h/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.299     1.259 r  UUT4/UUT4h/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.259    UUT4/UUT4h/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.479     2.334    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[2]/C
                         clock pessimism              0.249     2.583    
                         clock uncertainty           -0.215     2.368    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.031     2.399    UUT4/UUT4h/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.718ns (31.281%)  route 1.577ns (68.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.335 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.652    -1.040    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -0.621 r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.577     0.956    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.299     1.255 r  UUT4/UUT4h/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.255    UUT4/UUT4h/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.480     2.335    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.249     2.584    
                         clock uncertainty           -0.215     2.369    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.031     2.400    UUT4/UUT4h/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.746ns (32.061%)  route 1.581ns (67.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.334 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.652    -1.040    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.419    -0.621 r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           1.581     0.960    UUT4/UUT4h/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.327     1.287 r  UUT4/UUT4h/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.287    UUT4/UUT4h/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.479     2.334    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.249     2.583    
                         clock uncertainty           -0.215     2.368    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.075     2.443    UUT4/UUT4h/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.443    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.580ns (24.932%)  route 1.746ns (75.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.335 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.652    -1.040    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X40Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.584 r  UUT4/UUT4g/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.746     1.162    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.286 r  UUT4/UUT4h/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.286    UUT4/UUT4h/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.480     2.335    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.249     2.584    
                         clock uncertainty           -0.215     2.369    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.077     2.446    UUT4/UUT4h/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.746ns (32.110%)  route 1.577ns (67.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.335 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.652    -1.040    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419    -0.621 r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.577     0.956    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.327     1.283 r  UUT4/UUT4h/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.283    UUT4/UUT4h/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.480     2.335    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.249     2.584    
                         clock uncertainty           -0.215     2.369    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.075     2.444    UUT4/UUT4h/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.444    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.110%)  route 1.730ns (74.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.335 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.653    -1.039    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.583 r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           1.730     1.147    UUT4/UUT4h/SR_TMDS_Green_reg[8]_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.271 r  UUT4/UUT4h/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.271    UUT4/UUT4h/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.480     2.335    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.249     2.584    
                         clock uncertainty           -0.215     2.369    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.081     2.450    UUT4/UUT4h/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.779ns (34.552%)  route 1.476ns (65.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.668    -1.024    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.478    -0.546 r  UUT4/UUT4g/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.476     0.929    UUT4/UUT4h/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.301     1.230 r  UUT4/UUT4h/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.230    UUT4/UUT4h/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.249     2.599    
                         clock uncertainty           -0.215     2.385    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.032     2.417    UUT4/UUT4h/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.417    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.642ns (28.526%)  route 1.609ns (71.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.668    -1.024    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  UUT4/UUT4g/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.609     1.102    UUT4/UUT4h/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.124     1.226 r  UUT4/UUT4h/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.226    UUT4/UUT4h/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.249     2.599    
                         clock uncertainty           -0.215     2.385    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.029     2.414    UUT4/UUT4h/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.414    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.007%)  route 1.730ns (73.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.335 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.653    -1.039    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.583 r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           1.730     1.147    UUT4/UUT4h/SR_TMDS_Green_reg[8]_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.152     1.299 r  UUT4/UUT4h/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.299    UUT4/UUT4h/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.480     2.335    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.249     2.584    
                         clock uncertainty           -0.215     2.369    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.118     2.487    UUT4/UUT4h/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.487    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@4.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.642ns (28.535%)  route 1.608ns (71.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          1.668    -1.024    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  UUT4/UUT4g/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.608     1.102    UUT4/UUT4h/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.124     1.226 r  UUT4/UUT4h/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.226    UUT4/UUT4h/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     5.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.248 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.764    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.495     2.350    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y42         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.249     2.599    
                         clock uncertainty           -0.215     2.385    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.031     2.416    UUT4/UUT4h/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.416    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.225ns (28.329%)  route 0.569ns (71.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4g/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           0.569     0.047    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[2]
    SLICE_X38Y52         LUT2 (Prop_lut2_I1_O)        0.097     0.144 r  UUT4/UUT4h/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.144    UUT4/UUT4h/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.131     0.022    UUT4/UUT4h/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH1/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.224ns (29.030%)  route 0.548ns (70.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.556    -0.652    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  UUT4/UUT4g/TMDS_CH1/dout_reg[9]/Q
                         net (fo=1, routed)           0.548     0.024    UUT4/UUT4h/SR_TMDS_Green_reg[9]_0[2]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.096     0.120 r  UUT4/UUT4h/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.120    UUT4/UUT4h/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[9]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.107    -0.002    UUT4/UUT4h/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.816%)  route 0.525ns (68.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.148    -0.497 r  UUT4/UUT4g/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           0.525     0.028    UUT4/UUT4h/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.097     0.125 r  UUT4/UUT4h/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.125    UUT4/UUT4h/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.829    -0.886    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.107     0.002    UUT4/UUT4h/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH0/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.563    -0.645    UUT4/UUT4g/TMDS_CH0/CLK
    SLICE_X34Y41         FDCE                                         r  UUT4/UUT4g/TMDS_CH0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.481 r  UUT4/UUT4g/TMDS_CH0/dout_reg[8]/Q
                         net (fo=1, routed)           0.553     0.072    UUT4/UUT4h/SR_TMDS_Red_reg[9]_0[2]
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.117 r  UUT4/UUT4h/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.117    UUT4/UUT4h/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.829    -0.886    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X35Y41         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.567    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.091    -0.014    UUT4/UUT4h/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.227ns (29.270%)  route 0.549ns (70.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.556    -0.652    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X39Y53         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  UUT4/UUT4g/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.549     0.025    UUT4/UUT4h/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.099     0.124 r  UUT4/UUT4h/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.124    UUT4/UUT4h/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.092    -0.018    UUT4/UUT4h/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.227ns (28.710%)  route 0.564ns (71.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.564     0.041    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.099     0.140 r  UUT4/UUT4h/SR_TMDS_Blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.140    UUT4/UUT4h/SR_TMDS_Blue[6]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[6]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.092    -0.017    UUT4/UUT4h/SR_TMDS_Blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.185ns (22.955%)  route 0.621ns (77.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH1/CLK
    SLICE_X40Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4g/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.621     0.111    UUT4/UUT4h/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.044     0.155 r  UUT4/UUT4h/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.155    UUT4/UUT4h/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.824    -0.891    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X40Y53         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.567    -0.325    
                         clock uncertainty            0.215    -0.110    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.107    -0.003    UUT4/UUT4h/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.306%)  route 0.648ns (77.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.648     0.138    UUT4/UUT4h/SR_TMDS_Green_reg[8]_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.183 r  UUT4/UUT4h/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.183    UUT4/UUT4h/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.131     0.022    UUT4/UUT4h/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.306%)  route 0.648ns (77.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X37Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  UUT4/UUT4g/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.648     0.138    UUT4/UUT4h/SR_TMDS_Green_reg[8]_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.183 r  UUT4/UUT4h/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.183    UUT4/UUT4h/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X38Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.121     0.012    UUT4/UUT4h/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_DCM_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_DCM_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_DCM_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_DCM_clk_wiz_0_1 rise@0.000ns - PClk_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.227ns (27.673%)  route 0.593ns (72.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/PClk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=57, routed)          0.557    -0.651    UUT4/UUT4g/TMDS_CH2/CLK
    SLICE_X41Y52         FDCE                                         r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  UUT4/UUT4g/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           0.593     0.071    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_1[1]
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.099     0.170 r  UUT4/UUT4h/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.170    UUT4/UUT4h/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.825    -0.890    UUT4/UUT4h/SR_TMDS_Blue_reg[9]_0
    SLICE_X39Y52         FDCE                                         r  UUT4/UUT4h/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.567    -0.324    
                         clock uncertainty            0.215    -0.109    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.107    -0.002    UUT4/UUT4h/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.675ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.523%)  route 0.641ns (60.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.641     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.670%)  route 0.587ns (58.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X68Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y26         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.143ns  (logic 0.456ns (39.902%)  route 0.687ns (60.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.687     1.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y25         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.888%)  route 0.494ns (54.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.494     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y25         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.164%)  route 0.600ns (56.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.600     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.973%)  route 0.581ns (56.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X68Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y25         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.568%)  route 0.591ns (56.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y31         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.435%)  route 0.448ns (49.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X59Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_100MHz_DCM_clk_wiz_0_1
  To Clock:  Clk_100MHz_DCM_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.518ns (15.979%)  route 2.724ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.724     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.540     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.567     8.963    
                         clock uncertainty           -0.074     8.888    
    SLICE_X66Y24         FDCE (Recov_fdce_C_CLR)     -0.361     8.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.518ns (15.979%)  route 2.724ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.724     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.540     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.567     8.963    
                         clock uncertainty           -0.074     8.888    
    SLICE_X66Y24         FDCE (Recov_fdce_C_CLR)     -0.319     8.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.518ns (15.979%)  route 2.724ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.724     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.540     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.567     8.963    
                         clock uncertainty           -0.074     8.888    
    SLICE_X66Y24         FDCE (Recov_fdce_C_CLR)     -0.319     8.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.518ns (16.692%)  route 2.585ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.585     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X66Y23         FDCE (Recov_fdce_C_CLR)     -0.361     8.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.518ns (16.692%)  route 2.585ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.585     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X66Y23         FDCE (Recov_fdce_C_CLR)     -0.319     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.518ns (16.692%)  route 2.585ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.585     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X66Y23         FDCE (Recov_fdce_C_CLR)     -0.319     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.518ns (17.530%)  route 2.437ns (82.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 8.398 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.437     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y22         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.543     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.567     8.966    
                         clock uncertainty           -0.074     8.891    
    SLICE_X66Y22         FDPE (Recov_fdpe_C_PRE)     -0.361     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.518ns (17.468%)  route 2.447ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.447     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X62Y22         FDCE (Recov_fdce_C_CLR)     -0.319     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.518ns (17.468%)  route 2.447ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.447     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X62Y22         FDCE (Recov_fdce_C_CLR)     -0.319     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@10.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.518ns (17.468%)  route 2.447ns (82.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.711    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.447     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.566    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.752 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.764    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.855 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        1.542     8.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.567     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X62Y22         FDCE (Recov_fdce_C_CLR)     -0.319     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.438%)  route 0.123ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.123    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.838    -0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.257    -0.621    
    SLICE_X68Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189    -0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.839    -0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.257    -0.620    
    SLICE_X68Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189    -0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.839    -0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.257    -0.620    
    SLICE_X68Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_DCM_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns - Clk_100MHz_DCM_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.771%)  route 0.189ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.574    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189    -0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_DCM_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/DCM_i/clk_wiz_0/inst/clk_in1_DCM_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/DCM_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz_DCM_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/DCM_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2989, routed)        0.839    -0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.257    -0.620    
    SLICE_X68Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.124ns (26.494%)  route 3.118ns (73.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.651     8.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X45Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.595    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.124ns (27.460%)  route 2.969ns (72.540%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X46Y28         FDCE (Recov_fdce_C_CLR)     -0.361    36.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 28.480    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.124ns (27.460%)  route 2.969ns (72.540%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X46Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.124ns (27.460%)  route 2.969ns (72.540%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X46Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.124ns (27.460%)  route 2.969ns (72.540%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X46Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.124ns (27.460%)  route 2.969ns (72.540%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.479    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.471    37.035    
                         clock uncertainty           -0.035    37.000    
    SLICE_X46Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.124ns (28.368%)  route 2.838ns (71.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.370     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.471    37.036    
                         clock uncertainty           -0.035    37.001    
    SLICE_X46Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 28.654    

Slack (MET) :             28.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.124ns (28.368%)  route 2.838ns (71.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.370     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.471    37.036    
                         clock uncertainty           -0.035    37.001    
    SLICE_X46Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 28.654    

Slack (MET) :             28.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.124ns (28.368%)  route 2.838ns (71.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.370     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.471    37.036    
                         clock uncertainty           -0.035    37.001    
    SLICE_X46Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 28.654    

Slack (MET) :             28.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.124ns (28.368%)  route 2.838ns (71.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.658     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     4.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.150     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.966     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.332     7.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.370     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.471    37.036    
                         clock uncertainty           -0.035    37.001    
    SLICE_X46Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 28.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.937%)  route 0.130ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X69Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.118%)  route 0.135ns (48.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X68Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.118%)  route 0.135ns (48.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X68Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.118%)  route 0.135ns (48.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X68Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.118%)  route 0.135ns (48.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.570     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.368     1.656    
    SLICE_X68Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.335    





