###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Tue Jul  1 13:31:23 2025
#  Design:            PE
#  Command:           optDesign -postRoute -hold -prefix postroute_hold0 -outDir /n/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/pe_lvt/apr/reports
###############################################################

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.092  | -0.092  |  0.019  |  0.004  |
|           TNS (ns):| -5.599  | -5.599  |  0.000  |  0.000  |
|    Violating Paths:|   137   |   137   |    0    |    0    |
|          All Paths:|  2260   |  1544   |   41    |   784   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (10)      |   -0.007   |      2 (10)      |
|   max_fanout   |      0 (0)       |     0      |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.649%
Total number of glitch violations: 0
------------------------------------------------------------------
