// Seed: 2587954048
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    input  wire id_2
);
  tri id_4;
  id_5(
      .id_0(id_4 - 1), .id_1(1), .id_2(id_6), .id_3(1), .id_4(id_2)
  );
  logic [7:0] id_7, id_8;
  wire id_9;
  always @(negedge {1}) $display(id_5);
  assign id_7 = id_8[1];
  id_10(
      id_0, id_4
  );
endmodule
module module_0 (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5
    , id_38,
    input tri0 id_6,
    output uwire id_7,
    input wand id_8,
    output tri0 id_9,
    input tri id_10,
    output wor module_1,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    input wire id_17,
    output wor id_18,
    input tri1 id_19,
    output supply0 id_20,
    input uwire id_21,
    input supply0 id_22,
    output tri1 id_23,
    output supply0 id_24,
    input tri id_25,
    output tri1 id_26,
    input tri id_27,
    output uwire id_28,
    input supply0 id_29,
    output supply0 id_30,
    input supply1 id_31,
    output supply1 id_32,
    input wor id_33,
    input tri0 id_34,
    input supply1 id_35,
    output supply1 id_36
);
  wire id_39;
  wire id_40;
  module_0(
      id_36, id_17, id_2
  );
  wire id_41;
  assign id_30 = id_34;
endmodule
