{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522042445021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522042445025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 01:34:04 2018 " "Processing started: Mon Mar 26 01:34:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522042445025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042445025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P4 -c P4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P4 -c P4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042445025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522042445434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522042445434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usignext-arch " "Found design unit 1: usignext-arch" {  } { { "USign_Ext.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/USign_Ext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454848 ""} { "Info" "ISGN_ENTITY_NAME" "1 usignext " "Found entity 1: usignext" {  } { { "USign_Ext.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/USign_Ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavioral " "Found design unit 1: mux_2to1-Behavioral" {  } { { "mux_2to1.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-arch " "Found design unit 1: signext-arch" {  } { { "Sign_Ext.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/Sign_Ext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454851 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "Sign_Ext.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/Sign_Ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-arch " "Found design unit 1: Register_File-arch" {  } { { "Register_File.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/Register_File.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_adder-arch " "Found design unit 1: PC_adder-arch" {  } { { "PC_adder.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/PC_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454855 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_adder " "Found entity 1: PC_adder" {  } { { "PC_adder.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/PC_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454856 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-rtl " "Found design unit 1: instr_memory-rtl" {  } { { "instr_memory.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/instr_memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454858 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/instr_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_reg-arch " "Found design unit 1: id_reg-arch" {  } { { "id_reg.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/id_reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454859 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "id_reg.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/id_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_ALU-arch " "Found design unit 1: ex_ALU-arch" {  } { { "ex_ALU.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/ex_ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454861 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_ALU " "Found entity 1: ex_ALU" {  } { { "ex_ALU.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/ex_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "data_memory.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/data_memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454862 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/data_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P4 " "Found entity 1: P4" {  } { { "P4.bdf" "" { Schematic "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/P4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522042454864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042454864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P4 " "Elaborating entity \"P4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522042454895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:inst " "Elaborating entity \"signext\" for hierarchy \"signext:inst\"" {  } { { "P4.bdf" "inst" { Schematic "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/P4.bdf" { { 600 400 608 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522042454916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg id_reg:inst7 " "Elaborating entity \"id_reg\" for hierarchy \"id_reg:inst7\"" {  } { { "P4.bdf" "inst7" { Schematic "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/P4.bdf" { { 552 -152 128 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522042454924 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 6 id_reg.vhd(47) " "VHDL expression error at id_reg.vhd(47): expression has 5 elements, but must have 6 elements" {  } { { "id_reg.vhd" "" { Text "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/id_reg.vhd" 47 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1522042454960 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "id_reg:inst7 " "Can't elaborate user hierarchy \"id_reg:inst7\"" {  } { { "P4.bdf" "inst7" { Schematic "D:/McGill/ECSE 425/ecse425/P4_pipeline/Ecse 425/P4/P4.bdf" { { 552 -152 128 728 "inst7" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522042454961 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522042455094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 26 01:34:15 2018 " "Processing ended: Mon Mar 26 01:34:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522042455094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522042455094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522042455094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042455094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522042455734 ""}
