Circuit: *** SPICE deck for cell six_transistor_SRAM{lay} from library prova_library2_IRSIM

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Less than two connections to node OUT.  This node is used by MNMOS@3.
Direct Newton iteration for .op point succeeded.

Date: Thu Dec 03 14:17:20 2015
Total elapsed time: 0.141 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 2106
traniter = 2095
tranpoints = 1042
accept = 1042
rejected = 0
matrix size = 7
fillins = 0
solver = Normal
Matrix Compiler1: 232 bytes object code size  0.1/0.1/[0.0]
Matrix Compiler2: 561 bytes object code size  0.1/0.1/[0.1]


