Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 12 15:51:55 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_to_7segment_timing_summary_routed.rpt -pb BCD_to_7segment_timing_summary_routed.pb -rpx BCD_to_7segment_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_to_7segment
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            F1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 5.401ns (54.416%)  route 4.525ns (45.584%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 f  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  T1_IBUF_inst/O
                         net (fo=7, routed)           2.717     4.230    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.152     4.382 r  F1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     6.189    F1_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.737     9.926 r  F1_OBUF_inst/O
                         net (fo=0)                   0.000     9.926    F1
    M5                                                                r  F1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            C1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.890ns  (logic 5.170ns (52.276%)  route 4.720ns (47.724%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 f  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  T1_IBUF_inst/O
                         net (fo=7, routed)           2.718     4.231    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.124     4.355 r  C1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.002     6.357    C1_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.534     9.890 r  C1_OBUF_inst/O
                         net (fo=0)                   0.000     9.890    C1
    N4                                                                r  C1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 5.397ns (54.600%)  route 4.488ns (45.400%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  T1_IBUF_inst/O
                         net (fo=7, routed)           2.361     3.874    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I3_O)        0.153     4.027 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.127     6.154    G1_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.731     9.885 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     9.885    G1
    M4                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 5.407ns (55.237%)  route 4.382ns (44.763%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  T1_IBUF_inst/O
                         net (fo=7, routed)           2.718     4.231    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.152     4.383 r  B1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     6.047    B1_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.743     9.790 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    B1
    N5                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            D1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 5.170ns (53.023%)  route 4.580ns (46.977%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  T1_IBUF_inst/O
                         net (fo=7, routed)           2.717     4.230    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.124     4.354 r  D1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     6.217    D1_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.533     9.750 r  D1_OBUF_inst/O
                         net (fo=0)                   0.000     9.750    D1
    N3                                                                r  D1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 5.189ns (56.017%)  route 4.075ns (43.983%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  T1_IBUF_inst/O
                         net (fo=7, routed)           2.215     3.728    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.124     3.852 r  A1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     5.711    A1_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.553     9.264 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     9.264    A1
    P1                                                                r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1
                            (input port)
  Destination:            E1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 5.186ns (56.004%)  route 4.074ns (43.996%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  T1 (IN)
                         net (fo=0)                   0.000     0.000    T1
    AB5                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  T1_IBUF_inst/O
                         net (fo=7, routed)           2.361     3.874    T1_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I1_O)        0.124     3.998 r  E1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     5.711    E1_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.550     9.260 r  E1_OBUF_inst/O
                         net (fo=0)                   0.000     9.260    E1
    N1                                                                r  E1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            E1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.608ns (63.483%)  route 0.925ns (36.517%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 f  T3_IBUF_inst/O
                         net (fo=7, routed)           0.567     0.880    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.925 r  E1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     1.283    E1_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.250     2.533 r  E1_OBUF_inst/O
                         net (fo=0)                   0.000     2.533    E1
    N1                                                                r  E1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.658ns (64.469%)  route 0.914ns (35.531%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 f  T3_IBUF_inst/O
                         net (fo=7, routed)           0.579     0.892    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.042     0.934 r  B1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     1.269    B1_OBUF
    N5                   OBUF (Prop_obuf_I_O)         1.304     2.572 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000     2.572    B1
    N5                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.611ns (62.235%)  route 0.978ns (37.765%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  T3_IBUF_inst/O
                         net (fo=7, routed)           0.567     0.880    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.925 r  A1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     1.336    A1_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.253     2.589 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     2.589    A1
    P1                                                                r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            D1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.592ns (61.412%)  route 1.000ns (38.588%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  T3_IBUF_inst/O
                         net (fo=7, routed)           0.581     0.894    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.939 r  D1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     1.358    D1_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.234     2.592 r  D1_OBUF_inst/O
                         net (fo=0)                   0.000     2.592    D1
    N3                                                                r  D1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            F1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.652ns (62.879%)  route 0.975ns (37.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  T3_IBUF_inst/O
                         net (fo=7, routed)           0.581     0.894    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.043     0.937 r  F1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.394     1.331    F1_OBUF
    M5                   OBUF (Prop_obuf_I_O)         1.296     2.628 r  F1_OBUF_inst/O
                         net (fo=0)                   0.000     2.628    F1
    M5                                                                r  F1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            C1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.592ns (60.197%)  route 1.053ns (39.803%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 f  T3_IBUF_inst/O
                         net (fo=7, routed)           0.579     0.892    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.937 r  C1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.474     1.411    C1_OBUF
    N4                   OBUF (Prop_obuf_I_O)         1.235     2.645 r  C1_OBUF_inst/O
                         net (fo=0)                   0.000     2.645    C1
    N4                                                                r  C1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.658ns (59.952%)  route 1.108ns (40.048%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  T3 (IN)
                         net (fo=0)                   0.000     0.000    T3
    W5                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  T3_IBUF_inst/O
                         net (fo=7, routed)           0.567     0.880    T3_IBUF
    SLICE_X85Y110        LUT4 (Prop_lut4_I0_O)        0.051     0.931 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.541     1.472    G1_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.294     2.766 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     2.766    G1
    M4                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------





