{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750438880127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750438880127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 18:01:20 2025 " "Processing started: Fri Jun 20 18:01:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750438880127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438880127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438880127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750438881582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750438881582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/reconstruction_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/reconstruction_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reconstruction_top " "Found entity 1: reconstruction_top" {  } { { "ip/recon/reconstruction_top.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/reconstruction_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/moving_average.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/moving_average.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "ip/recon/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/moving_average.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/modulo_residual_piped.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/modulo_residual_piped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_residual_piped " "Found entity 1: modulo_residual_piped" {  } { { "ip/recon/modulo_residual_piped.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/modulo_residual_piped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/modulo_residual.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/modulo_residual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_residual " "Found entity 1: modulo_residual" {  } { { "ip/recon/modulo_residual.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/modulo_residual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/higher_order_difference.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/higher_order_difference.sv" { { "Info" "ISGN_ENTITY_NAME" "1 higher_order_difference " "Found entity 1: higher_order_difference" {  } { { "ip/recon/higher_order_difference.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/higher_order_difference.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/floating_to_fixed.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/floating_to_fixed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 float_to_fixed " "Found entity 1: float_to_fixed" {  } { { "ip/recon/floating_to_fixed.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/floating_to_fixed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/fixed_to_float.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/fixed_to_float.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_to_float " "Found entity 1: fixed_to_float" {  } { { "ip/recon/fixed_to_float.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/fixed_to_float.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/fixed_to_dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/fixed_to_dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_to_dac " "Found entity 1: fixed_to_dac" {  } { { "ip/recon/fixed_to_dac.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/fixed_to_dac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/anti_difference_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/anti_difference_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anti_difference_rounding " "Found entity 1: anti_difference_rounding" {  } { { "ip/recon/anti_difference_rounding.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/anti_difference_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/recon/adc_to_fixed.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/recon/adc_to_fixed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_fixed " "Found entity 1: adc_to_fixed" {  } { { "ip/recon/adc_to_fixed.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/recon/adc_to_fixed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_piped_n2.sv(291) " "Verilog HDL information at top_piped_n2.sv(291): always construct contains both blocking and non-blocking assignments" {  } { { "ip/Higher_orders/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Higher_orders/top_piped_n2.sv" 291 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1750438889634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/higher_orders/top_piped_n2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/higher_orders/top_piped_n2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reconstruction_top_pipelined_n " "Found entity 1: reconstruction_top_pipelined_n" {  } { { "ip/Higher_orders/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Higher_orders/top_piped_n2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/higher_orders/tb_piped_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/higher_orders/tb_piped_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aa_tb_top_pipe_n " "Found entity 1: aa_tb_top_pipe_n" {  } { { "ip/Higher_orders/tb_piped_n.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Higher_orders/tb_piped_n.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/higher_orders/hod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/higher_orders/hod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 higher_order_difference_n " "Found entity 1: higher_order_difference_n" {  } { { "ip/Higher_orders/HOD_n.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Higher_orders/HOD_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/higher_orders/anti_difference_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/higher_orders/anti_difference_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anti_difference_stage " "Found entity 1: anti_difference_stage" {  } { { "ip/Higher_orders/anti_difference_stage.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Higher_orders/anti_difference_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/divs/mod_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/divs/mod_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_divide " "Found entity 1: mod_divide" {  } { { "ip/Divs/mod_divide.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Divs/mod_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/divs/avg_div.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/divs/avg_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_div " "Found entity 1: avg_div" {  } { { "ip/Divs/avg_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Divs/avg_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/divs/anti_diff_div.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/divs/anti_diff_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_diff_div " "Found entity 1: anti_diff_div" {  } { { "ip/Divs/anti_diff_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/ip/Divs/anti_diff_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_ADC " "Found entity 1: DE10_NANO_ADC" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/de10_nano_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/de10_nano_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS " "Found entity 1: DE10_NANO_QSYS" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_irq_mapper " "Found entity 1: DE10_NANO_QSYS_irq_mapper" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_irq_mapper.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889824 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889919 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_NANO_QSYS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_NANO_QSYS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889935 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_mm_interconnect_0_router_005 " "Found entity 2: DE10_NANO_QSYS_mm_interconnect_0_router_005" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889935 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE10_NANO_QSYS_mm_interconnect_0_router_002" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889950 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE10_NANO_QSYS_mm_interconnect_0_router_001" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_NANO_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_NANO_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438889969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_NANO_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889971 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_mm_interconnect_0_router " "Found entity 2: DE10_NANO_QSYS_mm_interconnect_0_router" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438889989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438889989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_timer_0 " "Found entity 1: DE10_NANO_QSYS_timer_0" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_timer_0.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_sysid_qsys " "Found entity 1: DE10_NANO_QSYS_sysid_qsys" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_sysid_qsys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_sw " "Found entity 1: DE10_NANO_QSYS_sw" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_sw.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/anti_diff_div.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/anti_diff_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_diff_div " "Found entity 1: anti_diff_div" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_diff_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_diff_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/avg_div.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/avg_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_div " "Found entity 1: avg_div" {  } { { "DE10_NANO_QSYS/synthesis/submodules/avg_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/avg_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/mod_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/mod_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_divide " "Found entity 1: mod_divide" {  } { { "DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/hod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/hod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 higher_order_difference_n " "Found entity 1: higher_order_difference_n" {  } { { "DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/anti_difference_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/anti_difference_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anti_difference_stage " "Found entity 1: anti_difference_stage" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_difference_stage.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_difference_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890167 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_piped_n2.sv(291) " "Verilog HDL information at top_piped_n2.sv(291): always construct contains both blocking and non-blocking assignments" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 291 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1750438890167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/top_piped_n2.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/top_piped_n2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reconstruction_top_pipelined_n " "Found entity 1: reconstruction_top_pipelined_n" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/adc_to_fixed.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/adc_to_fixed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_fixed " "Found entity 1: adc_to_fixed" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_to_fixed.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_to_fixed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/fixed_to_dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/fixed_to_dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_to_dac " "Found entity 1: fixed_to_dac" {  } { { "DE10_NANO_QSYS/synthesis/submodules/fixed_to_dac.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/fixed_to_dac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/modulo_residual_piped.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/modulo_residual_piped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_residual_piped " "Found entity 1: modulo_residual_piped" {  } { { "DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/moving_average.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/moving_average.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/anti_difference_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/anti_difference_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anti_difference_rounding " "Found entity 1: anti_difference_rounding" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/higher_order_difference.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/higher_order_difference.sv" { { "Info" "ISGN_ENTITY_NAME" "1 higher_order_difference " "Found entity 1: higher_order_difference" {  } { { "DE10_NANO_QSYS/synthesis/submodules/higher_order_difference.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/higher_order_difference.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/top_pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/top_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reconstruction_top_pipelined " "Found entity 1: reconstruction_top_pipelined" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_pll_sys " "Found entity 1: DE10_NANO_QSYS_pll_sys" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_onchip_memory2 " "Found entity 1: DE10_NANO_QSYS_onchip_memory2" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys " "Found entity 1: DE10_NANO_QSYS_nios2_qsys" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module " "Found entity 2: DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_NANO_QSYS_nios2_qsys_cpu_bht_module " "Found entity 3: DE10_NANO_QSYS_nios2_qsys_cpu_bht_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module " "Found entity 6: DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module " "Found entity 7: DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module " "Found entity 8: DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci " "Found entity 26: DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_NANO_QSYS_nios2_qsys_cpu " "Found entity 27: DE10_NANO_QSYS_nios2_qsys_cpu" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_nios2_qsys_cpu_test_bench " "Found entity 1: DE10_NANO_QSYS_nios2_qsys_cpu_test_bench" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_test_bench.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/de10_nano_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_nano_qsys/synthesis/submodules/de10_nano_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_NANO_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890909 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_NANO_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE10_NANO_QSYS_jtag_uart_scfifo_w" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890909 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_NANO_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_NANO_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890909 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_NANO_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE10_NANO_QSYS_jtag_uart_scfifo_r" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890909 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_NANO_QSYS_jtag_uart " "Found entity 5: DE10_NANO_QSYS_jtag_uart" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438890975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438890975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438890993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438890993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438890993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438890994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438890994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750438890994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438890996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438890996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891030 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438891034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891034 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750438891050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_ADC " "Elaborating entity \"DE10_NANO_ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D DE10_NANO_ADC.v(33) " "Output port \"HDMI_TX_D\" at DE10_NANO_ADC.v(33) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE10_NANO_ADC.v(43) " "Output port \"LED\" at DE10_NANO_ADC.v(43) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK DE10_NANO_ADC.v(32) " "Output port \"HDMI_TX_CLK\" at DE10_NANO_ADC.v(32) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE DE10_NANO_ADC.v(34) " "Output port \"HDMI_TX_DE\" at DE10_NANO_ADC.v(34) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS DE10_NANO_ADC.v(35) " "Output port \"HDMI_TX_HS\" at DE10_NANO_ADC.v(35) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS DE10_NANO_ADC.v(37) " "Output port \"HDMI_TX_VS\" at DE10_NANO_ADC.v(37) has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[6\] ARDUINO_IO\[8\] DE10_NANO_ADC.v(17) " "Bidirectional port \"ARDUINO_IO\[8\]\" at DE10_NANO_ADC.v(17) has a one-way connection to bidirectional port \"ARDUINO_IO\[6\]\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891426 "|DE10_NANO_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS DE10_NANO_QSYS:u0 " "Elaborating entity \"DE10_NANO_QSYS\" for hierarchy \"DE10_NANO_QSYS:u0\"" {  } { { "DE10_NANO_ADC.v" "u0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "adc_ltc2308" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(66) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(66): truncated value with size 16 to match size of target (12)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891473 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(165) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(165): truncated value with size 32 to match size of target (12)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891473 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891504 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891505 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891505 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891506 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438891506 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438891788 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438891788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438891946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438891993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438891993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "D:/year4/fyp/ADC_ref/Final_project/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "i2c_dac" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_csr:u_csr\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (4)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438892234 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_txout:u_txout\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892377 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750438892377 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892471 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438892471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vh1 " "Found entity 1: altsyncram_7vh1" {  } { { "db/altsyncram_7vh1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_7vh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vh1 DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_7vh1:auto_generated " "Elaborating entity \"altsyncram_7vh1\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_7vh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892570 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750438892571 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892599 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438892599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsh1 " "Found entity 1: altsyncram_lsh1" {  } { { "db/altsyncram_lsh1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_lsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsh1 DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_lsh1:auto_generated " "Elaborating entity \"altsyncram_lsh1\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_avalon_i2c:i2c_dac\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_lsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_jtag_uart DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE10_NANO_QSYS_jtag_uart\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "jtag_uart" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_jtag_uart_scfifo_w DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE10_NANO_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "the_DE10_NANO_QSYS_jtag_uart_scfifo_w" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "wfifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438892881 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438892881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438892968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438892968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/year4/fyp/ADC_ref/Final_project/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438892975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438893000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438893000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438893047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438893047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438893110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438893110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438893157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438893157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/year4/fyp/ADC_ref/Final_project/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_jtag_uart_scfifo_r DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE10_NANO_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "the_DE10_NANO_QSYS_jtag_uart_scfifo_r" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438893531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438893531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438893531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438893531 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438893531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438893948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys.v" "cpu" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_test_bench DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_test_bench:the_DE10_NANO_QSYS_nios2_qsys_cpu_test_bench " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_test_bench\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_test_bench:the_DE10_NANO_QSYS_nios2_qsys_cpu_test_bench\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_test_bench" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 6067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_ic_data" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 7081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438894575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438894575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 7147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438894732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438894732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_bht_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_bht_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_bht" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 7345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438894858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438894858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 8304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438894937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438895011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438895011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 8322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 8907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438895206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438895206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438895949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438896796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 9329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438899510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438899510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_data" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438899641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438899641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 9507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438899782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438899782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 10393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438899971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_pib" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_im" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438900621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438900621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_onchip_memory2 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_NANO_QSYS_onchip_memory2\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "onchip_memory2" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE10_NANO_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE10_NANO_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438900906 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438900906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btn1 " "Found entity 1: altsyncram_btn1" {  } { { "db/altsyncram_btn1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_btn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438900984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438900984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btn1 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated " "Elaborating entity \"altsyncram_btn1\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438900989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438901927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438901927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_btn1.tdf" "decode3" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_btn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438901943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438901990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438901990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_btn1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_btn1.tdf" "mux2" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_btn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438901990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_pll_sys DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE10_NANO_QSYS_pll_sys\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "pll_sys" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" "altera_pll_i" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750438902649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 200.000000 MHz " "Parameter \"output_clock_frequency2\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902659 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438902659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconstruction_top_pipelined DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0 " "Elaborating entity \"reconstruction_top_pipelined\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "recon_pipe_1_0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconstructed_sample top_pipelined.sv(23) " "Verilog HDL or VHDL warning at top_pipelined.sv(23): object \"reconstructed_sample\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438902671 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_cycle top_pipelined.sv(240) " "Verilog HDL or VHDL warning at top_pipelined.sv(240): object \"second_cycle\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438902672 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_to_fixed DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|adc_to_fixed:adc " "Elaborating entity \"adc_to_fixed\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|adc_to_fixed:adc\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "adc" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adc_to_fixed.sv(58) " "Verilog HDL assignment warning at adc_to_fixed.sv(58): truncated value with size 32 to match size of target (24)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/adc_to_fixed.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/adc_to_fixed.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438902763 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|adc_to_fixed:adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "higher_order_difference DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|higher_order_difference:diff_calc " "Elaborating entity \"higher_order_difference\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|higher_order_difference:diff_calc\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "diff_calc" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_residual_piped DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual " "Elaborating entity \"modulo_residual_piped\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "mod_residual" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 modulo_residual_piped.sv(24) " "Verilog HDL assignment warning at modulo_residual_piped.sv(24): truncated value with size 26 to match size of target (24)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438902785 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 modulo_residual_piped.sv(26) " "Verilog HDL assignment warning at modulo_residual_piped.sv(26): truncated value with size 32 to match size of target (24)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438902785 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modulo_result modulo_residual_piped.sv(17) " "Verilog HDL or VHDL warning at modulo_residual_piped.sv(17): object \"modulo_result\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438902785 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_divide DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst " "Elaborating entity \"mod_divide\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" "mod_divide_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/modulo_residual_piped.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" "LPM_DIVIDE_component" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 12 " "Parameter \"lpm_pipeline\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438902880 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/mod_divide.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438902880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_evt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_evt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_evt " "Found entity 1: lpm_divide_evt" {  } { { "db/lpm_divide_evt.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/lpm_divide_evt.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438902928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438902928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_evt DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated " "Elaborating entity \"lpm_divide_evt\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_kri " "Found entity 1: sign_div_unsign_kri" {  } { { "db/sign_div_unsign_kri.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/sign_div_unsign_kri.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438902969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438902969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_kri DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated\|sign_div_unsign_kri:divider " "Elaborating entity \"sign_div_unsign_kri\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated\|sign_div_unsign_kri:divider\"" {  } { { "db/lpm_divide_evt.tdf" "divider" { Text "D:/year4/fyp/ADC_ref/Final_project/db/lpm_divide_evt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438902976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ogh " "Found entity 1: alt_u_div_ogh" {  } { { "db/alt_u_div_ogh.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_u_div_ogh.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438903037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438903037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ogh DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated\|sign_div_unsign_kri:divider\|alt_u_div_ogh:divider " "Elaborating entity \"alt_u_div_ogh\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|modulo_residual_piped:mod_residual\|mod_divide:mod_divide_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_evt:auto_generated\|sign_div_unsign_kri:divider\|alt_u_div_ogh:divider\"" {  } { { "db/sign_div_unsign_kri.tdf" "divider" { Text "D:/year4/fyp/ADC_ref/Final_project/db/sign_div_unsign_kri.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_difference_rounding DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|anti_difference_rounding:anti_diff " "Elaborating entity \"anti_difference_rounding\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|anti_difference_rounding:anti_diff\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "anti_diff" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 anti_difference_rounding.sv(23) " "Verilog HDL assignment warning at anti_difference_rounding.sv(23): truncated value with size 32 to match size of target (24)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438903148 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_order_diff anti_difference_rounding.sv(17) " "Verilog HDL or VHDL warning at anti_difference_rounding.sv(17): object \"first_order_diff\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438903148 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_diff_div DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|anti_difference_rounding:anti_diff\|anti_diff_div:anti_diff_div_inst " "Elaborating entity \"anti_diff_div\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|anti_difference_rounding:anti_diff\|anti_diff_div:anti_diff_div_inst\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" "anti_diff_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/anti_difference_rounding.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_average DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg " "Elaborating entity \"moving_average\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "mov_avg" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sample_count moving_average.sv(22) " "Verilog HDL or VHDL warning at moving_average.sv(22): object \"temp_sample_count\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438903226 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 moving_average.sv(92) " "Verilog HDL assignment warning at moving_average.sv(92): truncated value with size 32 to match size of target (7)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438903226 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 moving_average.sv(96) " "Verilog HDL assignment warning at moving_average.sv(96): truncated value with size 32 to match size of target (8)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438903226 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_div DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst " "Elaborating entity \"avg_div\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/avg_div.v" "LPM_DIVIDE_component" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/avg_div.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/avg_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/avg_div.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 26 " "Parameter \"lpm_pipeline\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 48 " "Parameter \"lpm_widthn\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438903524 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/avg_div.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/avg_div.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438903524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pvt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pvt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pvt " "Found entity 1: lpm_divide_pvt" {  } { { "db/lpm_divide_pvt.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/lpm_divide_pvt.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438903571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438903571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_pvt DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated " "Elaborating entity \"lpm_divide_pvt\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vri " "Found entity 1: sign_div_unsign_vri" {  } { { "db/sign_div_unsign_vri.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/sign_div_unsign_vri.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438903603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438903603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_vri DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider " "Elaborating entity \"sign_div_unsign_vri\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\"" {  } { { "db/lpm_divide_pvt.tdf" "divider" { Text "D:/year4/fyp/ADC_ref/Final_project/db/lpm_divide_pvt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9hh " "Found entity 1: alt_u_div_9hh" {  } { { "db/alt_u_div_9hh.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_u_div_9hh.tdf" 105 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438903724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438903724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_9hh DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider " "Elaborating entity \"alt_u_div_9hh\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\"" {  } { { "db/sign_div_unsign_vri.tdf" "divider" { Text "D:/year4/fyp/ADC_ref/Final_project/db/sign_div_unsign_vri.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_to_dac DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|fixed_to_dac:dac " "Elaborating entity \"fixed_to_dac\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|fixed_to_dac:dac\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" "dac" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_pipelined.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconstruction_top_pipelined_n DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0 " "Elaborating entity \"reconstruction_top_pipelined_n\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "recon_pipe_n_0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438903993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconstructed_sample top_piped_n2.sv(27) " "Verilog HDL or VHDL warning at top_piped_n2.sv(27): object \"reconstructed_sample\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438903993 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_in top_piped_n2.sv(35) " "Verilog HDL or VHDL warning at top_piped_n2.sv(35): object \"max_in\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438903996 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "higher_order_difference_n DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|higher_order_difference_n:diff_calc " "Elaborating entity \"higher_order_difference_n\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|higher_order_difference_n:diff_calc\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "diff_calc" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_in HOD_n.sv(18) " "Verilog HDL or VHDL warning at HOD_n.sv(18): object \"prev_in\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438904244 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_1st_diff HOD_n.sv(18) " "Verilog HDL or VHDL warning at HOD_n.sv(18): object \"prev_1st_diff\" assigned a value but never read" {  } { { "DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/HOD_n.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750438904244 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_difference_stage DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_1 " "Elaborating entity \"anti_difference_stage\" for hierarchy \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_1\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" "stage_1" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/top_piped_n2.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_sw DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_sw:sw " "Elaborating entity \"DE10_NANO_QSYS_sw\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_sw:sw\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "sw" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_sysid_qsys DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_NANO_QSYS_sysid_qsys\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "sysid_qsys" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_timer_0 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_timer_0:timer_0 " "Elaborating entity \"DE10_NANO_QSYS_timer_0\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_timer_0:timer_0\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "timer_0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE10_NANO_QSYS:u0\|altera_customins_master_translator:nios2_qsys_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_customins_master_translator:nios2_qsys_custom_instruction_master_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect:nios2_qsys_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect:nios2_qsys_custom_instruction_master_multi_xconnect\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_xconnect" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE10_NANO_QSYS:u0\|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_multi_slave_translator0\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438904902 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438904903 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750438904903 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "mm_interconnect_0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438904922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_dac_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_dac_csr_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "i2c_dac_csr_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "sw_s1_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "adc_ltc2308_slave_translator" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "i2c_dac_csr_agent_rsp_fifo" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "router" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_default_decode DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router:router\|DE10_NANO_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router:router\|DE10_NANO_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_001 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "router_001" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001\|DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001\|DE10_NANO_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_002 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "router_002" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_002:router_002\|DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_002:router_002\|DE10_NANO_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_005 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_005\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_005:router_005\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "router_005" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_005:router_005\|DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_router_005:router_005\|DE10_NANO_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_limiter" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_cmd_demux DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_cmd_mux DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_rsp_demux DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_rsp_mux DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_QSYS_irq_mapper DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE10_NANO_QSYS_irq_mapper\" for hierarchy \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "irq_mapper" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "rst_controller" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438905989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438906005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "rst_controller_001" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438906005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_NANO_QSYS:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "rst_controller_002" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438906037 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "denom avg_div_inst 32 24 " "Port \"denom\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be ignored." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750438907898 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "quotient avg_div_inst 32 48 " "Port \"quotient\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907898 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain avg_div_inst 32 24 " "Port \"remain\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907898 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "denom avg_div_inst 32 24 " "Port \"denom\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be ignored." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "quotient avg_div_inst 32 48 " "Port \"quotient\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain avg_div_inst 32 24 " "Port \"remain\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "denom avg_div_inst 32 24 " "Port \"denom\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be ignored." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "quotient avg_div_inst 32 48 " "Port \"quotient\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain avg_div_inst 32 24 " "Port \"remain\" on the entity instantiation of \"avg_div_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "avg_div_inst" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1750438907914 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" "the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750438907961 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"DE10_NANO_QSYS:u0\|nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "nios2_qsys_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750438908030 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750438908030 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750438908860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.20.18:01:52 Progress: Loading sld718129a0/alt_sld_fab_wrapper_hw.tcl " "2025.06.20.18:01:52 Progress: Loading sld718129a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438912024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438914147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438914287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438916918 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750438917621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld718129a0/alt_sld_fab.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438917851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438917851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438917965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438917965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438918029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438918029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438918124 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438918124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438918124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438918187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438918187 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_pll_sys.v" 91 0 0 } } { "DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/DE10_NANO_QSYS.v" 301 0 0 } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438921079 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750438921079 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750438921079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438931800 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|filter_piped_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|filter_piped_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 72 " "Parameter WIDTH set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|ready_shifted_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|ready_shifted_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|DFF_q_is_neg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|DFF_q_is_neg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|DFF_Num_Sign_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|DFF_Num_Sign_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|valid_out_shift_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|valid_out_shift_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFNumerator_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|DFFQuotient_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936758 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750438936758 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|Mod0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "Mod0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936773 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_2\|moving_average:mov_avg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_2\|moving_average:mov_avg\|Mod0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "Mod0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936773 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_1\|moving_average:mov_avg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_1\|moving_average:mov_avg\|Mod0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "Mod0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936773 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined:recon_pipe_1_0\|moving_average:mov_avg\|Mod0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "Mod0" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438936773 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750438936773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|altshift_taps:filter_piped_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|altshift_taps:filter_piped_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438936902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|altshift_taps:filter_piped_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|altshift_taps:filter_piped_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438936902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438936902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 72 " "Parameter \"WIDTH\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438936902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438936902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438936902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5001 " "Found entity 1: shift_taps_5001" {  } { { "db/shift_taps_5001.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_5001.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438936954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438936954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jc1 " "Found entity 1: altsyncram_8jc1" {  } { { "db/altsyncram_8jc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_8jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_hjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53h " "Found entity 1: cntr_53h" {  } { { "db/cntr_53h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_53h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_q_is_neg_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_q_is_neg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438937293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_q_is_neg_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_q_is_neg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937293 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438937293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5h21 " "Found entity 1: shift_taps_5h21" {  } { { "db/shift_taps_5h21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_5h21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gc1 " "Found entity 1: altsyncram_7gc1" {  } { { "db/altsyncram_7gc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_7gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijf " "Found entity 1: cntr_ijf" {  } { { "db/cntr_ijf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_ijf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_43h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_43h " "Found entity 1: cntr_43h" {  } { { "db/cntr_43h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_43h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_Num_Sign_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_Num_Sign_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438937622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_Num_Sign_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|altshift_taps:DFF_Num_Sign_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438937622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7i21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7i21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7i21 " "Found entity 1: shift_taps_7i21" {  } { { "db/shift_taps_7i21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_7i21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_33h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_33h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_33h " "Found entity 1: cntr_33h" {  } { { "db/cntr_33h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_33h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438937860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438937860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438937956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438937956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438937956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8i21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8i21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8i21 " "Found entity 1: shift_taps_8i21" {  } { { "db/shift_taps_8i21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_8i21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uic1 " "Found entity 1: altsyncram_uic1" {  } { { "db/altsyncram_uic1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_uic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23h " "Found entity 1: cntr_23h" {  } { { "db/cntr_23h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_23h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438938272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938272 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438938272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9i21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9i21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9i21 " "Found entity 1: shift_taps_9i21" {  } { { "db/shift_taps_9i21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_9i21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_djf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13h " "Found entity 1: cntr_13h" {  } { { "db/cntr_13h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_13h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|altshift_taps:ready_shifted_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|altshift_taps:ready_shifted_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438938675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|altshift_taps:ready_shifted_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|altshift_taps:ready_shifted_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438938675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fuv " "Found entity 1: shift_taps_fuv" {  } { { "db/shift_taps_fuv.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_fuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gc1 " "Found entity 1: altsyncram_8gc1" {  } { { "db/altsyncram_8gc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_8gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|altshift_taps:valid_out_shift_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|altshift_taps:valid_out_shift_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438938927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|altshift_taps:valid_out_shift_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|anti_difference_rounding:anti_diff\|altshift_taps:valid_out_shift_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438938927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438938927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tcv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tcv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tcv " "Found entity 1: shift_taps_tcv" {  } { { "db/shift_taps_tcv.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_tcv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438938975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438938975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9gc1 " "Found entity 1: altsyncram_9gc1" {  } { { "db/altsyncram_9gc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_9gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_bjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v2h " "Found entity 1: cntr_v2h" {  } { { "db/cntr_v2h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_v2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438939304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939305 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438939305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rh21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rh21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rh21 " "Found entity 1: shift_taps_rh21" {  } { { "db/shift_taps_rh21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_rh21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_cic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438939584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939584 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438939584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ai21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ai21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ai21 " "Found entity 1: shift_taps_ai21" {  } { { "db/shift_taps_ai21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_ai21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oic1 " "Found entity 1: altsyncram_oic1" {  } { { "db/altsyncram_oic1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_oic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_ajf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u2h " "Found entity 1: cntr_u2h" {  } { { "db/cntr_u2h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_u2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438939861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438939861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_5 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438939981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_5 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438939981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438939981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bi21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bi21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bi21 " "Found entity 1: shift_taps_bi21" {  } { { "db/shift_taps_bi21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_bi21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jc1 " "Found entity 1: altsyncram_0jc1" {  } { { "db/altsyncram_0jc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_0jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_9jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m1h " "Found entity 1: cntr_m1h" {  } { { "db/cntr_m1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_m1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_6 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438940380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_6 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940380 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438940380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ci21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ci21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ci21 " "Found entity 1: shift_taps_ci21" {  } { { "db/shift_taps_ci21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_ci21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jc1 " "Found entity 1: altsyncram_2jc1" {  } { { "db/altsyncram_2jc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_2jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_8jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1h " "Found entity 1: cntr_l1h" {  } { { "db/cntr_l1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_l1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_7 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438940771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_7 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438940771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438940771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6h21 " "Found entity 1: shift_taps_6h21" {  } { { "db/shift_taps_6h21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_6h21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agc1 " "Found entity 1: altsyncram_agc1" {  } { { "db/altsyncram_agc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_agc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_0if.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438940962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438940962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1h " "Found entity 1: cntr_j1h" {  } { { "db/cntr_j1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_j1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438941167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941167 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438941167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7h21 " "Found entity 1: shift_taps_7h21" {  } { { "db/shift_taps_7h21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_7h21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgc1 " "Found entity 1: altsyncram_bgc1" {  } { { "db/altsyncram_bgc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_bgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i1h " "Found entity 1: cntr_i1h" {  } { { "db/cntr_i1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_i1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438941522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941522 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438941522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8h21 " "Found entity 1: shift_taps_8h21" {  } { { "db/shift_taps_8h21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_8h21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgc1 " "Found entity 1: altsyncram_cgc1" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_cgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_thf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1h " "Found entity 1: cntr_h1h" {  } { { "db/cntr_h1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_h1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438941861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438941861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_2 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438941977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_2 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438941977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438941977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9h21 " "Found entity 1: shift_taps_9h21" {  } { { "db/shift_taps_9h21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_9h21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgc1 " "Found entity 1: altsyncram_dgc1" {  } { { "db/altsyncram_dgc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_dgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_3 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438942361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_3 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942361 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438942361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ah21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ah21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ah21 " "Found entity 1: shift_taps_ah21" {  } { { "db/shift_taps_ah21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_ah21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egc1 " "Found entity 1: altsyncram_egc1" {  } { { "db/altsyncram_egc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_egc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_rhf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_e1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_4 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438942772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_4 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438942772 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438942772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bh21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bh21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bh21 " "Found entity 1: shift_taps_bh21" {  } { { "db/shift_taps_bh21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_bh21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgc1 " "Found entity 1: altsyncram_fgc1" {  } { { "db/altsyncram_fgc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_fgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438942961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438942961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_5 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438943133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_5 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFQuotient_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943133 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438943133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ag21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ag21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ag21 " "Found entity 1: shift_taps_ag21" {  } { { "db/shift_taps_ag21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_ag21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7fc1 " "Found entity 1: altsyncram_7fc1" {  } { { "db/altsyncram_7fc1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_7fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438943560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|avg_div:avg_div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_pvt:auto_generated\|sign_div_unsign_vri:divider\|alt_u_div_9hh:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943560 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438943560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_di21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_di21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_di21 " "Found entity 1: shift_taps_di21" {  } { { "db/shift_taps_di21.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/shift_taps_di21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iic1 " "Found entity 1: altsyncram_iic1" {  } { { "db/altsyncram_iic1.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/altsyncram_iic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_cjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/cntr_03h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|lpm_divide:Mod0\"" {  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438943874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|lpm_divide:Mod0 " "Instantiated megafunction \"DE10_NANO_QSYS:u0\|reconstruction_top_pipelined_n:recon_pipe_n_0\|anti_difference_stage:stage_3\|moving_average:mov_avg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750438943874 ""}  } { { "DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/moving_average.sv" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750438943874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/lpm_divide_b2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438943969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438943969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "D:/year4/fyp/ADC_ref/Final_project/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750438944016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438944016 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1750438945038 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1750438945038 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1750438945231 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1750438945231 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1750438945231 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1750438945231 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1750438945231 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750438945246 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1750438949162 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1750438949162 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_SDA " "bidirectional pin \"DAC_SDA\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_SCL " "bidirectional pin \"DAC_SCL\" has no driver" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1750438950603 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1750438950603 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[7\] VCC pin " "The pin \"ARDUINO_IO\[7\]\" is fed by VCC" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1750438950650 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 2 1750438950650 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438951481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438951481 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750438951481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750438951481 "|DE10_NANO_ADC|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750438951481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1490 " "1490 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750438955636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438956541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438956872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.map.smsg " "Generated suppressed messages file D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438957721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750438963727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750438963727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438965983 "|DE10_NANO_ADC|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438965983 "|DE10_NANO_ADC|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438965983 "|DE10_NANO_ADC|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750438965983 "|DE10_NANO_ADC|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750438965983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34831 " "Implemented 34831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33868 " "Implemented 33868 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_RAMS" "869 " "Implemented 869 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1750438966046 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750438966046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750438966046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5459 " "Peak virtual memory: 5459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750438966298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 18:02:46 2025 " "Processing ended: Fri Jun 20 18:02:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750438966298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750438966298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750438966298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750438966298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750438967809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750438967809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 18:02:47 2025 " "Processing started: Fri Jun 20 18:02:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750438967809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750438967809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750438967809 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750438967932 ""}
{ "Info" "0" "" "Project  = DE10_NANO_ADC" {  } {  } 0 0 "Project  = DE10_NANO_ADC" 0 0 "Fitter" 0 0 1750438967933 ""}
{ "Info" "0" "" "Revision = DE10_NANO_ADC" {  } {  } 0 0 "Revision = DE10_NANO_ADC" 0 0 "Fitter" 0 0 1750438967933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750438968415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750438968415 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_ADC 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750438968609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750438968641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750438968641 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1750438968747 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750438969418 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750438969443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750438970649 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1750438971502 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 75 " "No exact pin location assignment(s) for 2 pins of 75 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750438971922 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750438980755 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1750438981309 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1750438981309 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 22294 global CLKCTRL_G4 " "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 22294 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750438981670 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 137 global CLKCTRL_G7 " "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 137 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750438981670 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750438981670 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 16374 global CLKCTRL_G3 " "DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 16374 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1750438981670 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750438981670 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750438981670 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750438981670 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750438983225 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1750438983225 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1750438983558 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1750438983606 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_ADC.sdc " "Reading SDC File: 'DE10_NANO_ADC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1750438983613 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1750438983613 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750438983621 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750438983621 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750438983621 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1750438983621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1750438983621 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750438983720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750438983720 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750438983767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750438983767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750438983767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750438983767 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1750438983767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750438984180 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1750438984192 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750438984192 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1750438984192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750438984840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750438984872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750438984967 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750438985029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750438985124 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750438985165 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750438988430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1750438988480 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "238 DSP block " "Packed 238 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1750438988480 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1750438988480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750438988480 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750438989499 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1750438989499 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750438989499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750438994488 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750438999216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:57 " "Fitter placement preparation operations ending: elapsed time is 00:00:57" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750439052030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750439088614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750439135060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750439135060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750439139534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1750439169682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750439172661 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750439172661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750439200562 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750439200562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750439200577 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 68.63 " "Total time spent on timing analysis during the Fitter is 68.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750439223564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750439223819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750439235458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750439235474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750439248534 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750439280198 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750439281244 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_SDA a permanently disabled " "Pin DAC_SDA has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { DAC_SDA } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_SCL a permanently disabled " "Pin DAC_SCL has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { DAC_SCL } } } { "DE10_NANO_ADC.v" "" { Text "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/year4/fyp/ADC_ref/Final_project/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750439281400 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1750439281400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.fit.smsg " "Generated suppressed messages file D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750439283194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 83 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7095 " "Peak virtual memory: 7095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750439290640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 18:08:10 2025 " "Processing ended: Fri Jun 20 18:08:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750439290640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:23 " "Elapsed time: 00:05:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750439290640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:25 " "Total CPU time (on all processors): 00:13:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750439290640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750439290640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750439292078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750439292078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 18:08:11 2025 " "Processing started: Fri Jun 20 18:08:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750439292078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750439292078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750439292078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750439294447 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750439306781 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1750439306861 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1750439307223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750439307510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 18:08:27 2025 " "Processing ended: Fri Jun 20 18:08:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750439307510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750439307510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750439307510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750439307510 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750439308329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750439308875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750439308875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 18:08:28 2025 " "Processing started: Fri Jun 20 18:08:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750439308875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750439308875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO_ADC -c DE10_NANO_ADC " "Command: quartus_sta DE10_NANO_ADC -c DE10_NANO_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750439308875 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750439308992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750439312007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750439312007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439312038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439312038 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750439313999 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1750439313999 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1750439314406 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1750439314453 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_ADC.sdc " "Reading SDC File: 'DE10_NANO_ADC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1750439314469 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750439314469 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750439314485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750439314485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1750439314485 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439314485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1750439314485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] is being clocked by DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750439314599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750439314599 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439314653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439314653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439314653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439314653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439314653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1750439314653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439315050 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750439315066 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750439315100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750439316172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750439316172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.350 " "Worst-case setup slack is -5.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.350           -2144.747 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.350           -2144.747 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.260               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.566               0.000 altera_reserved_tck  " "    9.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439316175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 altera_reserved_tck  " "    0.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.254               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.421               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439316345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.409 " "Worst-case recovery slack is -2.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409            -461.915 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.409            -461.915 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.972               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.926               0.000 altera_reserved_tck  " "   16.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439316424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.495               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 altera_reserved_tck  " "    0.802               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.099               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439316519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.579               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.579               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 FPGA_CLK1_50  " "    9.731               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.077               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.077               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.833               0.000 altera_reserved_tck  " "   18.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439316535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439316535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.402 ns " "Worst Case Available Settling Time: 8.402 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439316701 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439316701 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750439316701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750439316772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750439330675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] is being clocked by DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750439332099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750439332099 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439332147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439332147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439332147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439332147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439332147 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1750439332147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439332258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750439332756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750439332756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.836 " "Worst-case setup slack is -5.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.836           -1315.032 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.836           -1315.032 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.433               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 altera_reserved_tck  " "    9.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439332758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.392               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439332953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439332953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.362 " "Worst-case recovery slack is -2.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362            -455.632 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.362            -455.632 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.085               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.124               0.000 altera_reserved_tck  " "   17.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439333028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.393 " "Worst-case removal slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.393               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 altera_reserved_tck  " "    0.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.066               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439333092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.556               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 FPGA_CLK1_50  " "    9.741               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.055               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.055               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.808               0.000 altera_reserved_tck  " "   18.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439333108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439333108 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.413 ns " "Worst Case Available Settling Time: 8.413 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439333248 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439333248 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750439333248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750439333566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750439345884 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] is being clocked by DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750439347151 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750439347151 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439347198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439347198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439347198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439347198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439347198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1750439347198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439347314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.348 " "Worst-case setup slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.348               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.758               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.758               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.377               0.000 altera_reserved_tck  " "   12.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439347498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439347683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.551 " "Worst-case recovery slack is 1.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.551               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.551               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.891               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.697               0.000 altera_reserved_tck  " "   18.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439347752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.200 " "Worst-case removal slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 altera_reserved_tck  " "    0.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.507               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439347839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.889               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 FPGA_CLK1_50  " "    9.336               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.385               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.385               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.768               0.000 altera_reserved_tck  " "   18.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439347858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439347858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.138 ns " "Worst Case Available Settling Time: 9.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439347985 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439347985 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750439348000 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] is being clocked by DE10_NANO_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750439348816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1750439348816 "|DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_NANO_QSYS:u0\|DE10_NANO_QSYS_nios2_qsys:nios2_qsys\|DE10_NANO_QSYS_nios2_qsys_cpu:cpu\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci\|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439348863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439348863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439348863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439348863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750439348863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1750439348863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439348957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.551 " "Worst-case setup slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.551               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.923               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.923               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.555               0.000 altera_reserved_tck  " "   12.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439349146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 altera_reserved_tck  " "    0.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.102               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439349326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.635 " "Worst-case recovery slack is 1.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.635               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.635               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.081               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.081               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.947               0.000 altera_reserved_tck  " "   18.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439349390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.145 " "Worst-case removal slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.430               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439349462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.888               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.888               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 FPGA_CLK1_50  " "    9.286               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.384               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.384               0.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 altera_reserved_tck  " "   18.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750439349478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750439349478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.210 ns " "Worst Case Available Settling Time: 9.210 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1750439349613 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750439349613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750439351118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750439351118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5787 " "Peak virtual memory: 5787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750439351376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 18:09:11 2025 " "Processing ended: Fri Jun 20 18:09:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750439351376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750439351376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750439351376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750439351376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1750439352598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750439352603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 18:09:12 2025 " "Processing started: Fri Jun 20 18:09:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750439352603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750439352603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO_ADC -c DE10_NANO_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750439352603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750439355508 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1750439356144 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the license for encrypted file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1750439356144 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1750439356490 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the license for encrypted file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1750439356490 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1750439356860 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v " "Can't generate netlist output files because the license for encrypted file \"D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1750439356861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750439357208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 20 18:09:17 2025 " "Processing ended: Fri Jun 20 18:09:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750439357208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750439357208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750439357208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750439357208 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 272 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 272 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750439357991 ""}
