Control Pins:OE_PC CE_PC DEC_PC LD_PC WE_RAM OE_RAM WE_MBR ILD_MBR IOE_MBR OE_MBR WE_IR OE_IR WE_MAR OE_MAR OP3_ALU OP2_ALU OP1_ALU OP0_ALU OE_ALU WE_RA OE_RA WE_RB OE_RB WE_OR OE_OR WE_ADDR0 OE_ADDR0 WE_ADDR1 OE_ADDR1 WE_TV0 OE_TV0 WE_ADDR2 OE_ADDR2 WE_ADDR3 OE_ADDR3 WE_TV1 OE_TV1 R_ADDR1 R_ADDR3 DONE_SC CLK_OFF
Operations:brk; jmp zp; jmp addr; ld a, imm; ld b, imm; ld a, [zp]; ld b, [zp]; ld a, [addr]; ld b, [addr]; sw a, b; sw a, zp; sw b, zp; sw a, addr; sw b, addr; sw zp, zp; sw zp, addr; sw addr, addr; str a, zp; str b, zp; str a, addr; str b, addr; str imm, zp; str imm, addr; str [zp], zp; str [zp], addr; str [addr], zp; str [addr], addr; inc a; inc b; inc [zp]; inc [addr]; dec a; dec b; dec [zp]; dec [addr]; add a, imm; add b, imm; add a, [zp]; add b, [zp]; add a, [addr]; add b, [addr]; add zp, imm; add zp, [zp]; add zp, [addr]; add addr, imm; add addr, [zp]; add addr, [addr]; sub a, imm; sub b, imm; sub a, [zp]; sub b, [zp]; sub a, [addr]; sub b, [addr]; sub zp, imm; sub zp, [zp]; sub zp, [addr]; sub addr, imm; sub addr, [zp]; sub addr, [addr]; mul a, imm; mul b, imm; mul a, [zp]; mul b, [zp]; mul a, [addr]; mul b, [addr]; mul zp, imm; mul zp, [zp]; mul zp, [addr]; mul addr, imm; mul addr, [zp]; mul addr, [addr]; and a, imm; and b, imm; and a, [zp]; and b, [zp]; and a, [addr]; and b, [addr]; and zp, imm; and zp, [zp]; and zp, [addr]; and addr, imm; and addr, [zp]; and addr, [addr]; or a, imm; or b, imm; or a, [zp]; or b, [zp]; or a, [addr]; or b, [addr]; or zp, imm; or zp, [zp]; or zp, [addr]; or addr, imm; or addr, [zp]; or addr, [addr]; xor a, imm; xor b, imm; xor a, [zp]; xor b, [zp]; xor a, [addr]; xor b, [addr]; xor zp, imm; xor zp, [zp]; xor zp, [addr]; xor addr, imm; xor addr, [zp]; xor addr, [addr]; rol a; rol b; rol [zp]; rol [addr]; ror a; ror b; ror [zp]; ror [addr]
/ld a, imm
00000000:OE_PC, WE_MAR, OE_MAR, OE_RAM, WE_MBR, IOE_MBR, WE_RA, DONE_SC