#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025ece0ceda0 .scope module, "ula_tb" "ula_tb" 2 4;
 .timescale -9 -9;
v0000025ece153020_0 .var "a", 7 0;
v0000025ece152940_0 .var "b", 7 0;
v0000025ece152c60_0 .var "clk", 0 0;
v0000025ece154740_0 .var "opcode", 2 0;
v0000025ece152d00_0 .net "s", 7 0, L_0000025ece1a41f0;  1 drivers
S_0000025ece0309c0 .scope module, "uut" "ula" 2 12, 3 13 0, S_0000025ece0ceda0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /INPUT 1 "clk";
P_0000025ece0d7720 .param/l "N" 0 3 13, +C4<00000000000000000000000000001000>;
L_0000025ece156240 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000025ece1537a0_0 .net/2u *"_ivl_26", 6 0, L_0000025ece156240;  1 drivers
L_0000025ece156288 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000025ece153520_0 .net/2u *"_ivl_32", 6 0, L_0000025ece156288;  1 drivers
v0000025ece154560_0 .net "a", 7 0, v0000025ece153020_0;  1 drivers
v0000025ece1529e0_0 .net "a_reg", 7 0, L_0000025ece153660;  1 drivers
v0000025ece153b60_0 .net "and_res", 7 0, L_0000025ece1a1cb0;  1 drivers
v0000025ece152620_0 .net "b", 7 0, v0000025ece152940_0;  1 drivers
v0000025ece152e40_0 .net "b_reg", 7 0, L_0000025ece1528a0;  1 drivers
v0000025ece153c00_0 .net "clk", 0 0, v0000025ece152c60_0;  1 drivers
v0000025ece152ee0_0 .net "desigualdade_res", 0 0, L_0000025ece1a4470;  1 drivers
v0000025ece152b20_0 .net "enable", 7 0, v0000025ece0cc500_0;  1 drivers
v0000025ece152f80_0 .var "flag", 0 0;
v0000025ece153ac0_0 .net "igualdade_res", 0 0, L_0000025ece1a2850;  1 drivers
v0000025ece1523a0_0 .net "not_res", 7 0, L_0000025ece1a6870;  1 drivers
v0000025ece153200_0 .net "opcode", 2 0, v0000025ece154740_0;  1 drivers
v0000025ece1532a0_0 .net "or_res", 7 0, L_0000025ece1a6d40;  1 drivers
v0000025ece154420_0 .net "s", 7 0, L_0000025ece1a41f0;  alias, 1 drivers
RS_0000025ece0e5b28 .resolv tri, v0000025ece149f80_0, v0000025ece148e00_0, v0000025ece149440_0, v0000025ece148ea0_0, v0000025ece149bc0_0, v0000025ece1499e0_0, v0000025ece149da0_0, v0000025ece148900_0;
v0000025ece153d40_0 .net8 "saida_tristate", 7 0, RS_0000025ece0e5b28;  8 drivers
v0000025ece153340_0 .net "sub_res", 8 0, L_0000025ece154ba0;  1 drivers
v0000025ece1538e0_0 .net "sum_res", 8 0, L_0000025ece1556e0;  1 drivers
v0000025ece152800_0 .net "xor_res", 7 0, L_0000025ece1a64f0;  1 drivers
E_0000025ece0d7fe0 .event anyedge, v0000025ece0ccb40_0, v0000025ece143ed0_0, v0000025ece149940_0;
L_0000025ece1551e0 .part L_0000025ece1556e0, 0, 8;
L_0000025ece155320 .part v0000025ece0cc500_0, 0, 1;
L_0000025ece155a00 .part L_0000025ece154ba0, 0, 8;
L_0000025ece154c40 .part v0000025ece0cc500_0, 1, 1;
L_0000025ece1a2e90 .part v0000025ece0cc500_0, 2, 1;
L_0000025ece1a3930 .part v0000025ece0cc500_0, 3, 1;
L_0000025ece1a2c10 .part v0000025ece0cc500_0, 4, 1;
L_0000025ece1a31b0 .part v0000025ece0cc500_0, 5, 1;
L_0000025ece1a2990 .concat [ 1 7 0 0], L_0000025ece1a2850, L_0000025ece156240;
L_0000025ece1a2210 .part v0000025ece0cc500_0, 6, 1;
L_0000025ece1a28f0 .concat [ 1 7 0 0], L_0000025ece1a4470, L_0000025ece156288;
L_0000025ece1a3610 .part v0000025ece0cc500_0, 7, 1;
S_0000025ece030b50 .scope module, "and_modulo" "and_gate" 3 44, 4 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
L_0000025ece1a1cb0 .functor AND 8, L_0000025ece153660, L_0000025ece1528a0, C4<11111111>, C4<11111111>;
v0000025ece0cbd80_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece0ccbe0_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece0cbec0_0 .net "y", 7 0, L_0000025ece1a1cb0;  alias, 1 drivers
S_0000025ece038340 .scope module, "decoder" "decodificador" 3 33, 5 2 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 8 "S";
v0000025ece0ccb40_0 .net "A", 2 0, v0000025ece154740_0;  alias, 1 drivers
L_0000025ece1561f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece0ccd20_0 .net "E", 0 0, L_0000025ece1561f8;  1 drivers
v0000025ece0cc500_0 .var "S", 7 0;
E_0000025ece0d73e0 .event anyedge, v0000025ece0ccd20_0, v0000025ece0ccb40_0;
S_0000025ece0384d0 .scope module, "desigualdade_modulo" "desigualdade" 3 64, 6 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "s";
L_0000025ece1a6800 .functor XOR 8, L_0000025ece153660, L_0000025ece1528a0, C4<00000000>, C4<00000000>;
v0000025ece0cc5a0_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece0cc280_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece0cbc40_0 .net "s", 0 0, L_0000025ece1a4470;  alias, 1 drivers
v0000025ece0ccfa0_0 .net "xor_out", 7 0, L_0000025ece1a6800;  1 drivers
L_0000025ece1a4470 .reduce/or L_0000025ece1a6800;
S_0000025ece0241c0 .scope module, "igualdade_modulo" "igualdade" 3 60, 7 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "s";
L_0000025ece1a66b0 .functor XNOR 8, L_0000025ece153660, L_0000025ece1528a0, C4<00000000>, C4<00000000>;
v0000025ece0cd220_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece0cc0a0_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece0cbf60_0 .net "s", 0 0, L_0000025ece1a2850;  alias, 1 drivers
v0000025ece0cba60_0 .net "xnor_out", 7 0, L_0000025ece1a66b0;  1 drivers
L_0000025ece1a2850 .reduce/and L_0000025ece1a66b0;
S_0000025ece024350 .scope module, "not_modulo" "not_gate" 3 56, 8 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
L_0000025ece1a6870 .functor NOT 8, L_0000025ece153660, C4<00000000>, C4<00000000>, C4<00000000>;
v0000025ece0cce60_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece0cc780_0 .net "y", 7 0, L_0000025ece1a6870;  alias, 1 drivers
S_0000025ece027910 .scope module, "or_modulo" "or_gate" 3 48, 9 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
L_0000025ece1a6d40 .functor OR 8, L_0000025ece153660, L_0000025ece1528a0, C4<00000000>, C4<00000000>;
v0000025ece0cc460_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece0cc140_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece0cc640_0 .net "y", 7 0, L_0000025ece1a6d40;  alias, 1 drivers
S_0000025ece027aa0 .scope module, "regA" "registrador" 3 29, 10 4 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 8 "Q";
P_0000025ece0d8c60 .param/l "N" 0 10 4, +C4<00000000000000000000000000001000>;
v0000025ece134c50_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
L_0000025ece156120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece134890_0 .net "CLR", 0 0, L_0000025ece156120;  1 drivers
v0000025ece134f70_0 .net "D", 7 0, v0000025ece153020_0;  alias, 1 drivers
L_0000025ece1560d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece135ab0_0 .net "PR", 0 0, L_0000025ece1560d8;  1 drivers
v0000025ece134e30_0 .net "Q", 7 0, L_0000025ece153660;  alias, 1 drivers
L_0000025ece154380 .part v0000025ece153020_0, 0, 1;
L_0000025ece1547e0 .part v0000025ece153020_0, 1, 1;
L_0000025ece152300 .part v0000025ece153020_0, 2, 1;
L_0000025ece1533e0 .part v0000025ece153020_0, 3, 1;
L_0000025ece1535c0 .part v0000025ece153020_0, 4, 1;
L_0000025ece152440 .part v0000025ece153020_0, 5, 1;
L_0000025ece153480 .part v0000025ece153020_0, 6, 1;
L_0000025ece154600 .part v0000025ece153020_0, 7, 1;
LS_0000025ece153660_0_0 .concat8 [ 1 1 1 1], v0000025ece0cd4a0_0, v0000025ece0cc3c0_0, v0000025ece087b00_0, v0000025ece087d80_0;
LS_0000025ece153660_0_4 .concat8 [ 1 1 1 1], v0000025ece134b10_0, v0000025ece135470_0, v0000025ece135a10_0, v0000025ece1342f0_0;
L_0000025ece153660 .concat8 [ 4 4 0 0], LS_0000025ece153660_0_0, LS_0000025ece153660_0_4;
S_0000025ece029f00 .scope generate, "genblk1[0]" "genblk1[0]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d8a60 .param/l "i" 0 10 14, +C4<00>;
S_0000025ece02a090 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece029f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece0cb740_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece0ccc80_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece0cc000_0 .net "D", 0 0, L_0000025ece154380;  1 drivers
v0000025ece0cd0e0_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece0cd4a0_0 .var "Q", 0 0;
E_0000025ece0d8fa0 .event negedge, v0000025ece0cb740_0;
S_0000025ece026320 .scope generate, "genblk1[1]" "genblk1[1]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d84e0 .param/l "i" 0 10 14, +C4<01>;
S_0000025ece0264b0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece026320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece0cb7e0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece0cc1e0_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece0cc320_0 .net "D", 0 0, L_0000025ece1547e0;  1 drivers
v0000025ece0cc6e0_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece0cc3c0_0 .var "Q", 0 0;
S_0000025ece01c5f0 .scope generate, "genblk1[2]" "genblk1[2]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d8620 .param/l "i" 0 10 14, +C4<010>;
S_0000025ece01c780 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece01c5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece0cc820_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece0871a0_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece087920_0 .net "D", 0 0, L_0000025ece152300;  1 drivers
v0000025ece087420_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece087b00_0 .var "Q", 0 0;
S_0000025ece01ebf0 .scope generate, "genblk1[3]" "genblk1[3]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d88e0 .param/l "i" 0 10 14, +C4<011>;
S_0000025ece01ed80 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece01ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece0879c0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece0876a0_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece087ba0_0 .net "D", 0 0, L_0000025ece1533e0;  1 drivers
v0000025ece087e20_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece087d80_0 .var "Q", 0 0;
S_0000025ece133060 .scope generate, "genblk1[4]" "genblk1[4]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d8920 .param/l "i" 0 10 14, +C4<0100>;
S_0000025ece133830 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece133060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece099140_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece134a70_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece135010_0 .net "D", 0 0, L_0000025ece1535c0;  1 drivers
v0000025ece134ed0_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece134b10_0 .var "Q", 0 0;
S_0000025ece133b50 .scope generate, "genblk1[5]" "genblk1[5]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d8160 .param/l "i" 0 10 14, +C4<0101>;
S_0000025ece133510 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece133b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece134430_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece134570_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece134bb0_0 .net "D", 0 0, L_0000025ece152440;  1 drivers
v0000025ece1350b0_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece135470_0 .var "Q", 0 0;
S_0000025ece1339c0 .scope generate, "genblk1[6]" "genblk1[6]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d8fe0 .param/l "i" 0 10 14, +C4<0110>;
S_0000025ece133ce0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece1339c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece134250_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1358d0_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece135650_0 .net "D", 0 0, L_0000025ece153480;  1 drivers
v0000025ece1347f0_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece135a10_0 .var "Q", 0 0;
S_0000025ece133e70 .scope generate, "genblk1[7]" "genblk1[7]" 10 14, 10 14 0, S_0000025ece027aa0;
 .timescale -9 -9;
P_0000025ece0d85a0 .param/l "i" 0 10 14, +C4<0111>;
S_0000025ece133380 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece133e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece135dd0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece135290_0 .net "CLR", 0 0, L_0000025ece156120;  alias, 1 drivers
v0000025ece1344d0_0 .net "D", 0 0, L_0000025ece154600;  1 drivers
v0000025ece135d30_0 .net "PR", 0 0, L_0000025ece1560d8;  alias, 1 drivers
v0000025ece1342f0_0 .var "Q", 0 0;
S_0000025ece1331f0 .scope module, "regB" "registrador" 3 30, 10 4 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 8 "Q";
P_0000025ece0d8ca0 .param/l "N" 0 10 4, +C4<00000000000000000000000000001000>;
v0000025ece1383b0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
L_0000025ece1561b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece139170_0 .net "CLR", 0 0, L_0000025ece1561b0;  1 drivers
v0000025ece138a90_0 .net "D", 7 0, v0000025ece152940_0;  alias, 1 drivers
L_0000025ece156168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece1397b0_0 .net "PR", 0 0, L_0000025ece156168;  1 drivers
v0000025ece138950_0 .net "Q", 7 0, L_0000025ece1528a0;  alias, 1 drivers
L_0000025ece153700 .part v0000025ece152940_0, 0, 1;
L_0000025ece153980 .part v0000025ece152940_0, 1, 1;
L_0000025ece153a20 .part v0000025ece152940_0, 2, 1;
L_0000025ece152bc0 .part v0000025ece152940_0, 3, 1;
L_0000025ece152da0 .part v0000025ece152940_0, 4, 1;
L_0000025ece153de0 .part v0000025ece152940_0, 5, 1;
L_0000025ece152120 .part v0000025ece152940_0, 6, 1;
L_0000025ece153e80 .part v0000025ece152940_0, 7, 1;
LS_0000025ece1528a0_0_0 .concat8 [ 1 1 1 1], v0000025ece134610_0, v0000025ece135790_0, v0000025ece1346b0_0, v0000025ece1351f0_0;
LS_0000025ece1528a0_0_4 .concat8 [ 1 1 1 1], v0000025ece134750_0, v0000025ece139210_0, v0000025ece139cb0_0, v0000025ece138f90_0;
L_0000025ece1528a0 .concat8 [ 4 4 0 0], LS_0000025ece1528a0_0_0, LS_0000025ece1528a0_0_4;
S_0000025ece1336a0 .scope generate, "genblk1[0]" "genblk1[0]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d9020 .param/l "i" 0 10 14, +C4<00>;
S_0000025ece136d00 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece1336a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece135e70_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece135b50_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece1341b0_0 .net "D", 0 0, L_0000025ece153700;  1 drivers
v0000025ece135830_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece134610_0 .var "Q", 0 0;
S_0000025ece1369e0 .scope generate, "genblk1[1]" "genblk1[1]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d8d20 .param/l "i" 0 10 14, +C4<01>;
S_0000025ece1377f0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece1369e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece134cf0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece135510_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece135bf0_0 .net "D", 0 0, L_0000025ece153980;  1 drivers
v0000025ece135970_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece135790_0 .var "Q", 0 0;
S_0000025ece136080 .scope generate, "genblk1[2]" "genblk1[2]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d86a0 .param/l "i" 0 10 14, +C4<010>;
S_0000025ece137980 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece136080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece134390_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece135c90_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece1349d0_0 .net "D", 0 0, L_0000025ece153a20;  1 drivers
v0000025ece134d90_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece1346b0_0 .var "Q", 0 0;
S_0000025ece136e90 .scope generate, "genblk1[3]" "genblk1[3]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d8560 .param/l "i" 0 10 14, +C4<011>;
S_0000025ece1366c0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece136e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece135150_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece135f10_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece134070_0 .net "D", 0 0, L_0000025ece152bc0;  1 drivers
v0000025ece1355b0_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece1351f0_0 .var "Q", 0 0;
S_0000025ece136210 .scope generate, "genblk1[4]" "genblk1[4]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d8520 .param/l "i" 0 10 14, +C4<0100>;
S_0000025ece137340 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece136210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece135330_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1353d0_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece134110_0 .net "D", 0 0, L_0000025ece152da0;  1 drivers
v0000025ece1356f0_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece134750_0 .var "Q", 0 0;
S_0000025ece1374d0 .scope generate, "genblk1[5]" "genblk1[5]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d8de0 .param/l "i" 0 10 14, +C4<0101>;
S_0000025ece1363a0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece1374d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece134930_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece139670_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece139df0_0 .net "D", 0 0, L_0000025ece153de0;  1 drivers
v0000025ece138e50_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece139210_0 .var "Q", 0 0;
S_0000025ece136850 .scope generate, "genblk1[6]" "genblk1[6]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d8e20 .param/l "i" 0 10 14, +C4<0110>;
S_0000025ece137660 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece136850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece139d50_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece139a30_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece138bd0_0 .net "D", 0 0, L_0000025ece152120;  1 drivers
v0000025ece138db0_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece139cb0_0 .var "Q", 0 0;
S_0000025ece1371b0 .scope generate, "genblk1[7]" "genblk1[7]" 10 14, 10 14 0, S_0000025ece1331f0;
 .timescale -9 -9;
P_0000025ece0d9060 .param/l "i" 0 10 14, +C4<0111>;
S_0000025ece137b10 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece1371b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece139b70_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece139850_0 .net "CLR", 0 0, L_0000025ece1561b0;  alias, 1 drivers
v0000025ece138ef0_0 .net "D", 0 0, L_0000025ece153e80;  1 drivers
v0000025ece139e90_0 .net "PR", 0 0, L_0000025ece156168;  alias, 1 drivers
v0000025ece138f90_0 .var "Q", 0 0;
S_0000025ece136b70 .scope module, "regS" "registrador" 3 69, 10 4 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 8 "Q";
P_0000025ece0d8e60 .param/l "N" 0 10 4, +C4<00000000000000000000000000001000>;
v0000025ece141560_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
L_0000025ece156318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece1403e0_0 .net "CLR", 0 0, L_0000025ece156318;  1 drivers
v0000025ece141740_0 .net8 "D", 7 0, RS_0000025ece0e5b28;  alias, 8 drivers
L_0000025ece1562d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025ece1402a0_0 .net "PR", 0 0, L_0000025ece1562d0;  1 drivers
v0000025ece1400c0_0 .net "Q", 7 0, L_0000025ece1a41f0;  alias, 1 drivers
L_0000025ece1a2a30 .part RS_0000025ece0e5b28, 0, 1;
L_0000025ece1a3bb0 .part RS_0000025ece0e5b28, 1, 1;
L_0000025ece1a2ad0 .part RS_0000025ece0e5b28, 2, 1;
L_0000025ece1a4290 .part RS_0000025ece0e5b28, 3, 1;
L_0000025ece1a3f70 .part RS_0000025ece0e5b28, 4, 1;
L_0000025ece1a4330 .part RS_0000025ece0e5b28, 5, 1;
L_0000025ece1a2350 .part RS_0000025ece0e5b28, 6, 1;
L_0000025ece1a4510 .part RS_0000025ece0e5b28, 7, 1;
LS_0000025ece1a41f0_0_0 .concat8 [ 1 1 1 1], v0000025ece1390d0_0, v0000025ece139350_0, v0000025ece139490_0, v0000025ece139530_0;
LS_0000025ece1a41f0_0_4 .concat8 [ 1 1 1 1], v0000025ece139ad0_0, v0000025ece138770_0, v0000025ece1405c0_0, v0000025ece140660_0;
L_0000025ece1a41f0 .concat8 [ 4 4 0 0], LS_0000025ece1a41f0_0_0, LS_0000025ece1a41f0_0_4;
S_0000025ece137e30 .scope generate, "genblk1[0]" "genblk1[0]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8ea0 .param/l "i" 0 10 14, +C4<00>;
S_0000025ece137020 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece137e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece139030_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1398f0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece138c70_0 .net "D", 0 0, L_0000025ece1a2a30;  1 drivers
v0000025ece139710_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece1390d0_0 .var "Q", 0 0;
S_0000025ece137ca0 .scope generate, "genblk1[1]" "genblk1[1]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8660 .param/l "i" 0 10 14, +C4<01>;
S_0000025ece136530 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece137ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece1381d0_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1392b0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece138270_0 .net "D", 0 0, L_0000025ece1a3bb0;  1 drivers
v0000025ece1386d0_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece139350_0 .var "Q", 0 0;
S_0000025ece13ed30 .scope generate, "genblk1[2]" "genblk1[2]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d87e0 .param/l "i" 0 10 14, +C4<010>;
S_0000025ece13eec0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13ed30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece139f30_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1393f0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece1388b0_0 .net "D", 0 0, L_0000025ece1a2ad0;  1 drivers
v0000025ece1389f0_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece139490_0 .var "Q", 0 0;
S_0000025ece13ea10 .scope generate, "genblk1[3]" "genblk1[3]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8720 .param/l "i" 0 10 14, +C4<011>;
S_0000025ece13f690 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13ea10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece138090_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece138310_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece138b30_0 .net "D", 0 0, L_0000025ece1a4290;  1 drivers
v0000025ece138630_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece139530_0 .var "Q", 0 0;
S_0000025ece13f370 .scope generate, "genblk1[4]" "genblk1[4]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d86e0 .param/l "i" 0 10 14, +C4<0100>;
S_0000025ece13e880 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13f370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece138d10_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1395d0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece139990_0 .net "D", 0 0, L_0000025ece1a3f70;  1 drivers
v0000025ece138450_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece139ad0_0 .var "Q", 0 0;
S_0000025ece13fcd0 .scope generate, "genblk1[5]" "genblk1[5]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8960 .param/l "i" 0 10 14, +C4<0101>;
S_0000025ece13f050 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13fcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece139c10_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece138130_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece1384f0_0 .net "D", 0 0, L_0000025ece1a4330;  1 drivers
v0000025ece138590_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece138770_0 .var "Q", 0 0;
S_0000025ece13eba0 .scope generate, "genblk1[6]" "genblk1[6]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8ee0 .param/l "i" 0 10 14, +C4<0110>;
S_0000025ece13fe60 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13eba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece138810_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1416a0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece140b60_0 .net "D", 0 0, L_0000025ece1a2350;  1 drivers
v0000025ece141240_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece1405c0_0 .var "Q", 0 0;
S_0000025ece13e0b0 .scope generate, "genblk1[7]" "genblk1[7]" 10 14, 10 14 0, S_0000025ece136b70;
 .timescale -9 -9;
P_0000025ece0d8f20 .param/l "i" 0 10 14, +C4<0111>;
S_0000025ece13f1e0 .scope module, "ff" "ff_d" 10 15, 11 1 0, S_0000025ece13e0b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /INPUT 1 "PR";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /OUTPUT 1 "Q";
v0000025ece140520_0 .net "CK", 0 0, v0000025ece152c60_0;  alias, 1 drivers
v0000025ece1408e0_0 .net "CLR", 0 0, L_0000025ece156318;  alias, 1 drivers
v0000025ece140980_0 .net "D", 0 0, L_0000025ece1a4510;  1 drivers
v0000025ece140ac0_0 .net "PR", 0 0, L_0000025ece1562d0;  alias, 1 drivers
v0000025ece140660_0 .var "Q", 0 0;
S_0000025ece13e6f0 .scope module, "somador" "somador8" 3 36, 12 4 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "s";
v0000025ece143cf0_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece1436b0_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece1437f0_0 .net "c", 6 0, L_0000025ece155e60;  1 drivers
v0000025ece143ed0_0 .net "s", 8 0, L_0000025ece1556e0;  alias, 1 drivers
L_0000025ece153f20 .part L_0000025ece153660, 0, 1;
L_0000025ece1530c0 .part L_0000025ece1528a0, 0, 1;
L_0000025ece153160 .part L_0000025ece153660, 1, 1;
L_0000025ece153fc0 .part L_0000025ece1528a0, 1, 1;
L_0000025ece154880 .part L_0000025ece155e60, 0, 1;
L_0000025ece1521c0 .part L_0000025ece153660, 2, 1;
L_0000025ece154060 .part L_0000025ece1528a0, 2, 1;
L_0000025ece154100 .part L_0000025ece155e60, 1, 1;
L_0000025ece1526c0 .part L_0000025ece153660, 3, 1;
L_0000025ece1541a0 .part L_0000025ece1528a0, 3, 1;
L_0000025ece154240 .part L_0000025ece155e60, 2, 1;
L_0000025ece1542e0 .part L_0000025ece153660, 4, 1;
L_0000025ece1544c0 .part L_0000025ece1528a0, 4, 1;
L_0000025ece1546a0 .part L_0000025ece155e60, 3, 1;
L_0000025ece152260 .part L_0000025ece153660, 5, 1;
L_0000025ece1524e0 .part L_0000025ece1528a0, 5, 1;
L_0000025ece152760 .part L_0000025ece155e60, 4, 1;
L_0000025ece155dc0 .part L_0000025ece153660, 6, 1;
L_0000025ece155820 .part L_0000025ece1528a0, 6, 1;
L_0000025ece155140 .part L_0000025ece155e60, 5, 1;
LS_0000025ece155e60_0_0 .concat8 [ 1 1 1 1], L_0000025ece0cdae0, L_0000025ece0cdd10, L_0000025ece0cded0, L_0000025ece0cddf0;
LS_0000025ece155e60_0_4 .concat8 [ 1 1 1 0], L_0000025ece049e90, L_0000025ece049170, L_0000025ece1a06f0;
L_0000025ece155e60 .concat8 [ 4 3 0 0], LS_0000025ece155e60_0_0, LS_0000025ece155e60_0_4;
L_0000025ece155be0 .part L_0000025ece153660, 7, 1;
L_0000025ece154ec0 .part L_0000025ece1528a0, 7, 1;
L_0000025ece154a60 .part L_0000025ece155e60, 6, 1;
LS_0000025ece1556e0_0_0 .concat8 [ 1 1 1 1], L_0000025ece0cdca0, L_0000025ece0cdbc0, L_0000025ece0ce4f0, L_0000025ece0cda70;
LS_0000025ece1556e0_0_4 .concat8 [ 1 1 1 1], L_0000025ece0cdf40, L_0000025ece049bf0, L_0000025ece0491e0, L_0000025ece1a0140;
LS_0000025ece1556e0_0_8 .concat8 [ 1 0 0 0], L_0000025ece1a0450;
L_0000025ece1556e0 .concat8 [ 4 4 1 0], LS_0000025ece1556e0_0_0, LS_0000025ece1556e0_0_4, LS_0000025ece1556e0_0_8;
S_0000025ece13f500 .scope module, "u1" "somador" 12 10, 13 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0000025ece0cdca0 .functor XOR 1, L_0000025ece153f20, L_0000025ece1530c0, C4<0>, C4<0>;
L_0000025ece0cdae0 .functor AND 1, L_0000025ece153f20, L_0000025ece1530c0, C4<1>, C4<1>;
v0000025ece1414c0_0 .net "a", 0 0, L_0000025ece153f20;  1 drivers
v0000025ece1412e0_0 .net "b", 0 0, L_0000025ece1530c0;  1 drivers
v0000025ece141060_0 .net "c", 0 0, L_0000025ece0cdae0;  1 drivers
v0000025ece141d80_0 .net "s", 0 0, L_0000025ece0cdca0;  1 drivers
S_0000025ece13f820 .scope module, "u2" "somadorCompleto" 12 11, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece0cdb50 .functor XOR 1, L_0000025ece153160, L_0000025ece153fc0, C4<0>, C4<0>;
L_0000025ece0cdbc0 .functor XOR 1, L_0000025ece0cdb50, L_0000025ece154880, C4<0>, C4<0>;
L_0000025ece0ce3a0 .functor AND 1, L_0000025ece153fc0, L_0000025ece154880, C4<1>, C4<1>;
L_0000025ece0ce090 .functor AND 1, L_0000025ece153160, L_0000025ece154880, C4<1>, C4<1>;
L_0000025ece0ce1e0 .functor OR 1, L_0000025ece0ce3a0, L_0000025ece0ce090, C4<0>, C4<0>;
L_0000025ece0cdc30 .functor AND 1, L_0000025ece153160, L_0000025ece153fc0, C4<1>, C4<1>;
L_0000025ece0cdd10 .functor OR 1, L_0000025ece0ce1e0, L_0000025ece0cdc30, C4<0>, C4<0>;
v0000025ece141f60_0 .net *"_ivl_0", 0 0, L_0000025ece0cdb50;  1 drivers
v0000025ece140a20_0 .net *"_ivl_10", 0 0, L_0000025ece0cdc30;  1 drivers
v0000025ece141ec0_0 .net *"_ivl_4", 0 0, L_0000025ece0ce3a0;  1 drivers
v0000025ece141380_0 .net *"_ivl_6", 0 0, L_0000025ece0ce090;  1 drivers
v0000025ece141100_0 .net *"_ivl_8", 0 0, L_0000025ece0ce1e0;  1 drivers
v0000025ece1411a0_0 .net "a", 0 0, L_0000025ece153160;  1 drivers
v0000025ece140700_0 .net "b", 0 0, L_0000025ece153fc0;  1 drivers
v0000025ece141ce0_0 .net "c_in", 0 0, L_0000025ece154880;  1 drivers
v0000025ece140c00_0 .net "c_out", 0 0, L_0000025ece0cdd10;  1 drivers
v0000025ece141420_0 .net "s", 0 0, L_0000025ece0cdbc0;  1 drivers
S_0000025ece13e560 .scope module, "u3" "somadorCompleto" 12 12, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece0ce100 .functor XOR 1, L_0000025ece1521c0, L_0000025ece154060, C4<0>, C4<0>;
L_0000025ece0ce4f0 .functor XOR 1, L_0000025ece0ce100, L_0000025ece154100, C4<0>, C4<0>;
L_0000025ece0cd840 .functor AND 1, L_0000025ece154060, L_0000025ece154100, C4<1>, C4<1>;
L_0000025ece0ce170 .functor AND 1, L_0000025ece1521c0, L_0000025ece154100, C4<1>, C4<1>;
L_0000025ece0ce410 .functor OR 1, L_0000025ece0cd840, L_0000025ece0ce170, C4<0>, C4<0>;
L_0000025ece0cd8b0 .functor AND 1, L_0000025ece1521c0, L_0000025ece154060, C4<1>, C4<1>;
L_0000025ece0cded0 .functor OR 1, L_0000025ece0ce410, L_0000025ece0cd8b0, C4<0>, C4<0>;
v0000025ece141e20_0 .net *"_ivl_0", 0 0, L_0000025ece0ce100;  1 drivers
v0000025ece1407a0_0 .net *"_ivl_10", 0 0, L_0000025ece0cd8b0;  1 drivers
v0000025ece140480_0 .net *"_ivl_4", 0 0, L_0000025ece0cd840;  1 drivers
v0000025ece140160_0 .net *"_ivl_6", 0 0, L_0000025ece0ce170;  1 drivers
v0000025ece140200_0 .net *"_ivl_8", 0 0, L_0000025ece0ce410;  1 drivers
v0000025ece141600_0 .net "a", 0 0, L_0000025ece1521c0;  1 drivers
v0000025ece140340_0 .net "b", 0 0, L_0000025ece154060;  1 drivers
v0000025ece140840_0 .net "c_in", 0 0, L_0000025ece154100;  1 drivers
v0000025ece141a60_0 .net "c_out", 0 0, L_0000025ece0cded0;  1 drivers
v0000025ece1417e0_0 .net "s", 0 0, L_0000025ece0ce4f0;  1 drivers
S_0000025ece13f9b0 .scope module, "u4" "somadorCompleto" 12 13, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece0cdd80 .functor XOR 1, L_0000025ece1526c0, L_0000025ece1541a0, C4<0>, C4<0>;
L_0000025ece0cda70 .functor XOR 1, L_0000025ece0cdd80, L_0000025ece154240, C4<0>, C4<0>;
L_0000025ece0ce2c0 .functor AND 1, L_0000025ece1541a0, L_0000025ece154240, C4<1>, C4<1>;
L_0000025ece0cd610 .functor AND 1, L_0000025ece1526c0, L_0000025ece154240, C4<1>, C4<1>;
L_0000025ece0cdfb0 .functor OR 1, L_0000025ece0ce2c0, L_0000025ece0cd610, C4<0>, C4<0>;
L_0000025ece0cd920 .functor AND 1, L_0000025ece1526c0, L_0000025ece1541a0, C4<1>, C4<1>;
L_0000025ece0cddf0 .functor OR 1, L_0000025ece0cdfb0, L_0000025ece0cd920, C4<0>, C4<0>;
v0000025ece140ca0_0 .net *"_ivl_0", 0 0, L_0000025ece0cdd80;  1 drivers
v0000025ece141880_0 .net *"_ivl_10", 0 0, L_0000025ece0cd920;  1 drivers
v0000025ece141ba0_0 .net *"_ivl_4", 0 0, L_0000025ece0ce2c0;  1 drivers
v0000025ece140d40_0 .net *"_ivl_6", 0 0, L_0000025ece0cd610;  1 drivers
v0000025ece141920_0 .net *"_ivl_8", 0 0, L_0000025ece0cdfb0;  1 drivers
v0000025ece140de0_0 .net "a", 0 0, L_0000025ece1526c0;  1 drivers
v0000025ece140e80_0 .net "b", 0 0, L_0000025ece1541a0;  1 drivers
v0000025ece140f20_0 .net "c_in", 0 0, L_0000025ece154240;  1 drivers
v0000025ece140fc0_0 .net "c_out", 0 0, L_0000025ece0cddf0;  1 drivers
v0000025ece1419c0_0 .net "s", 0 0, L_0000025ece0cda70;  1 drivers
S_0000025ece13fb40 .scope module, "u5" "somadorCompleto" 12 14, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece0cd990 .functor XOR 1, L_0000025ece1542e0, L_0000025ece1544c0, C4<0>, C4<0>;
L_0000025ece0cdf40 .functor XOR 1, L_0000025ece0cd990, L_0000025ece1546a0, C4<0>, C4<0>;
L_0000025ece0cda00 .functor AND 1, L_0000025ece1544c0, L_0000025ece1546a0, C4<1>, C4<1>;
L_0000025ece049090 .functor AND 1, L_0000025ece1542e0, L_0000025ece1546a0, C4<1>, C4<1>;
L_0000025ece049b80 .functor OR 1, L_0000025ece0cda00, L_0000025ece049090, C4<0>, C4<0>;
L_0000025ece049800 .functor AND 1, L_0000025ece1542e0, L_0000025ece1544c0, C4<1>, C4<1>;
L_0000025ece049e90 .functor OR 1, L_0000025ece049b80, L_0000025ece049800, C4<0>, C4<0>;
v0000025ece141b00_0 .net *"_ivl_0", 0 0, L_0000025ece0cd990;  1 drivers
v0000025ece141c40_0 .net *"_ivl_10", 0 0, L_0000025ece049800;  1 drivers
v0000025ece142990_0 .net *"_ivl_4", 0 0, L_0000025ece0cda00;  1 drivers
v0000025ece142c10_0 .net *"_ivl_6", 0 0, L_0000025ece049090;  1 drivers
v0000025ece143e30_0 .net *"_ivl_8", 0 0, L_0000025ece049b80;  1 drivers
v0000025ece142f30_0 .net "a", 0 0, L_0000025ece1542e0;  1 drivers
v0000025ece1428f0_0 .net "b", 0 0, L_0000025ece1544c0;  1 drivers
v0000025ece142850_0 .net "c_in", 0 0, L_0000025ece1546a0;  1 drivers
v0000025ece143390_0 .net "c_out", 0 0, L_0000025ece049e90;  1 drivers
v0000025ece142210_0 .net "s", 0 0, L_0000025ece0cdf40;  1 drivers
S_0000025ece13e240 .scope module, "u6" "somadorCompleto" 12 15, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece0498e0 .functor XOR 1, L_0000025ece152260, L_0000025ece1524e0, C4<0>, C4<0>;
L_0000025ece049bf0 .functor XOR 1, L_0000025ece0498e0, L_0000025ece152760, C4<0>, C4<0>;
L_0000025ece049100 .functor AND 1, L_0000025ece1524e0, L_0000025ece152760, C4<1>, C4<1>;
L_0000025ece0494f0 .functor AND 1, L_0000025ece152260, L_0000025ece152760, C4<1>, C4<1>;
L_0000025ece049560 .functor OR 1, L_0000025ece049100, L_0000025ece0494f0, C4<0>, C4<0>;
L_0000025ece049640 .functor AND 1, L_0000025ece152260, L_0000025ece1524e0, C4<1>, C4<1>;
L_0000025ece049170 .functor OR 1, L_0000025ece049560, L_0000025ece049640, C4<0>, C4<0>;
v0000025ece143c50_0 .net *"_ivl_0", 0 0, L_0000025ece0498e0;  1 drivers
v0000025ece143250_0 .net *"_ivl_10", 0 0, L_0000025ece049640;  1 drivers
v0000025ece142df0_0 .net *"_ivl_4", 0 0, L_0000025ece049100;  1 drivers
v0000025ece143570_0 .net *"_ivl_6", 0 0, L_0000025ece0494f0;  1 drivers
v0000025ece143bb0_0 .net *"_ivl_8", 0 0, L_0000025ece049560;  1 drivers
v0000025ece142a30_0 .net "a", 0 0, L_0000025ece152260;  1 drivers
v0000025ece142ad0_0 .net "b", 0 0, L_0000025ece1524e0;  1 drivers
v0000025ece143430_0 .net "c_in", 0 0, L_0000025ece152760;  1 drivers
v0000025ece142fd0_0 .net "c_out", 0 0, L_0000025ece049170;  1 drivers
v0000025ece143070_0 .net "s", 0 0, L_0000025ece049bf0;  1 drivers
S_0000025ece13e3d0 .scope module, "u7" "somadorCompleto" 12 16, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece049b10 .functor XOR 1, L_0000025ece155dc0, L_0000025ece155820, C4<0>, C4<0>;
L_0000025ece0491e0 .functor XOR 1, L_0000025ece049b10, L_0000025ece155140, C4<0>, C4<0>;
L_0000025ece049250 .functor AND 1, L_0000025ece155820, L_0000025ece155140, C4<1>, C4<1>;
L_0000025ece049330 .functor AND 1, L_0000025ece155dc0, L_0000025ece155140, C4<1>, C4<1>;
L_0000025ece1a0fb0 .functor OR 1, L_0000025ece049250, L_0000025ece049330, C4<0>, C4<0>;
L_0000025ece1a0840 .functor AND 1, L_0000025ece155dc0, L_0000025ece155820, C4<1>, C4<1>;
L_0000025ece1a06f0 .functor OR 1, L_0000025ece1a0fb0, L_0000025ece1a0840, C4<0>, C4<0>;
v0000025ece1423f0_0 .net *"_ivl_0", 0 0, L_0000025ece049b10;  1 drivers
v0000025ece142170_0 .net *"_ivl_10", 0 0, L_0000025ece1a0840;  1 drivers
v0000025ece142b70_0 .net *"_ivl_4", 0 0, L_0000025ece049250;  1 drivers
v0000025ece142350_0 .net *"_ivl_6", 0 0, L_0000025ece049330;  1 drivers
v0000025ece142cb0_0 .net *"_ivl_8", 0 0, L_0000025ece1a0fb0;  1 drivers
v0000025ece143d90_0 .net "a", 0 0, L_0000025ece155dc0;  1 drivers
v0000025ece142e90_0 .net "b", 0 0, L_0000025ece155820;  1 drivers
v0000025ece142530_0 .net "c_in", 0 0, L_0000025ece155140;  1 drivers
v0000025ece142d50_0 .net "c_out", 0 0, L_0000025ece1a06f0;  1 drivers
v0000025ece1425d0_0 .net "s", 0 0, L_0000025ece0491e0;  1 drivers
S_0000025ece144ef0 .scope module, "u8" "somadorCompleto" 12 17, 14 1 0, S_0000025ece13e6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a0a70 .functor XOR 1, L_0000025ece155be0, L_0000025ece154ec0, C4<0>, C4<0>;
L_0000025ece1a0140 .functor XOR 1, L_0000025ece1a0a70, L_0000025ece154a60, C4<0>, C4<0>;
L_0000025ece1a1020 .functor AND 1, L_0000025ece154ec0, L_0000025ece154a60, C4<1>, C4<1>;
L_0000025ece1a0300 .functor AND 1, L_0000025ece155be0, L_0000025ece154a60, C4<1>, C4<1>;
L_0000025ece1a08b0 .functor OR 1, L_0000025ece1a1020, L_0000025ece1a0300, C4<0>, C4<0>;
L_0000025ece1a0370 .functor AND 1, L_0000025ece155be0, L_0000025ece154ec0, C4<1>, C4<1>;
L_0000025ece1a0450 .functor OR 1, L_0000025ece1a08b0, L_0000025ece1a0370, C4<0>, C4<0>;
v0000025ece143110_0 .net *"_ivl_0", 0 0, L_0000025ece1a0a70;  1 drivers
v0000025ece143750_0 .net *"_ivl_10", 0 0, L_0000025ece1a0370;  1 drivers
v0000025ece1422b0_0 .net *"_ivl_4", 0 0, L_0000025ece1a1020;  1 drivers
v0000025ece1439d0_0 .net *"_ivl_6", 0 0, L_0000025ece1a0300;  1 drivers
v0000025ece1431b0_0 .net *"_ivl_8", 0 0, L_0000025ece1a08b0;  1 drivers
v0000025ece142490_0 .net "a", 0 0, L_0000025ece155be0;  1 drivers
v0000025ece1432f0_0 .net "b", 0 0, L_0000025ece154ec0;  1 drivers
v0000025ece1434d0_0 .net "c_in", 0 0, L_0000025ece154a60;  1 drivers
v0000025ece143610_0 .net "c_out", 0 0, L_0000025ece1a0450;  1 drivers
v0000025ece143930_0 .net "s", 0 0, L_0000025ece1a0140;  1 drivers
S_0000025ece144a40 .scope module, "subtrator" "subtrator8" 3 40, 15 4 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "d";
v0000025ece149260_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece1489a0_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece148d60_0 .net "c", 6 0, L_0000025ece1549c0;  1 drivers
v0000025ece149940_0 .net "d", 8 0, L_0000025ece154ba0;  alias, 1 drivers
L_0000025ece1553c0 .part L_0000025ece153660, 0, 1;
L_0000025ece155780 .part L_0000025ece1528a0, 0, 1;
L_0000025ece155aa0 .part L_0000025ece153660, 1, 1;
L_0000025ece154f60 .part L_0000025ece1528a0, 1, 1;
L_0000025ece155280 .part L_0000025ece1549c0, 0, 1;
L_0000025ece155460 .part L_0000025ece153660, 2, 1;
L_0000025ece154d80 .part L_0000025ece1528a0, 2, 1;
L_0000025ece155f00 .part L_0000025ece1549c0, 1, 1;
L_0000025ece1558c0 .part L_0000025ece153660, 3, 1;
L_0000025ece155960 .part L_0000025ece1528a0, 3, 1;
L_0000025ece154e20 .part L_0000025ece1549c0, 2, 1;
L_0000025ece155fa0 .part L_0000025ece153660, 4, 1;
L_0000025ece155000 .part L_0000025ece1528a0, 4, 1;
L_0000025ece154b00 .part L_0000025ece1549c0, 3, 1;
L_0000025ece1550a0 .part L_0000025ece153660, 5, 1;
L_0000025ece155500 .part L_0000025ece1528a0, 5, 1;
L_0000025ece154920 .part L_0000025ece1549c0, 4, 1;
L_0000025ece1555a0 .part L_0000025ece153660, 6, 1;
L_0000025ece155d20 .part L_0000025ece1528a0, 6, 1;
L_0000025ece155b40 .part L_0000025ece1549c0, 5, 1;
LS_0000025ece1549c0_0_0 .concat8 [ 1 1 1 1], L_0000025ece1a0f40, L_0000025ece1a01b0, L_0000025ece1a0530, L_0000025ece1a1690;
LS_0000025ece1549c0_0_4 .concat8 [ 1 1 1 0], L_0000025ece1a1b60, L_0000025ece1a1230, L_0000025ece1a1540;
L_0000025ece1549c0 .concat8 [ 4 3 0 0], LS_0000025ece1549c0_0_0, LS_0000025ece1549c0_0_4;
L_0000025ece154ce0 .part L_0000025ece153660, 7, 1;
L_0000025ece155640 .part L_0000025ece1528a0, 7, 1;
L_0000025ece155c80 .part L_0000025ece1549c0, 6, 1;
LS_0000025ece154ba0_0_0 .concat8 [ 1 1 1 1], L_0000025ece1a03e0, L_0000025ece1a0610, L_0000025ece1a04c0, L_0000025ece1a0d10;
LS_0000025ece154ba0_0_4 .concat8 [ 1 1 1 1], L_0000025ece1a1e00, L_0000025ece1a13f0, L_0000025ece1a1af0, L_0000025ece1a1150;
LS_0000025ece154ba0_0_8 .concat8 [ 1 0 0 0], L_0000025ece1a1bd0;
L_0000025ece154ba0 .concat8 [ 4 4 1 0], LS_0000025ece154ba0_0_0, LS_0000025ece154ba0_0_4, LS_0000025ece154ba0_0_8;
S_0000025ece145080 .scope module, "u1" "subtrator" 15 10, 16 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
L_0000025ece1a0f40 .functor XOR 1, L_0000025ece1553c0, L_0000025ece155780, C4<0>, C4<0>;
L_0000025ece1a05a0 .functor NOT 1, L_0000025ece1553c0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a03e0 .functor AND 1, L_0000025ece1a05a0, L_0000025ece155780, C4<1>, C4<1>;
v0000025ece143890_0 .net *"_ivl_2", 0 0, L_0000025ece1a05a0;  1 drivers
v0000025ece143f70_0 .net "a", 0 0, L_0000025ece1553c0;  1 drivers
v0000025ece143a70_0 .net "b", 0 0, L_0000025ece155780;  1 drivers
v0000025ece143b10_0 .net "c", 0 0, L_0000025ece1a03e0;  1 drivers
v0000025ece1420d0_0 .net "s", 0 0, L_0000025ece1a0f40;  1 drivers
S_0000025ece145210 .scope module, "u2" "subtratorCompleto" 15 11, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a0d80 .functor XOR 1, L_0000025ece155aa0, L_0000025ece154f60, C4<0>, C4<0>;
L_0000025ece1a0610 .functor XOR 1, L_0000025ece1a0d80, L_0000025ece155280, C4<0>, C4<0>;
L_0000025ece1a0920 .functor NOT 1, L_0000025ece155aa0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a0680 .functor AND 1, L_0000025ece1a0920, L_0000025ece154f60, C4<1>, C4<1>;
L_0000025ece1a0c30 .functor AND 1, L_0000025ece155aa0, L_0000025ece155280, C4<1>, C4<1>;
L_0000025ece1a0ca0 .functor OR 1, L_0000025ece1a0680, L_0000025ece1a0c30, C4<0>, C4<0>;
L_0000025ece1a0ae0 .functor AND 1, L_0000025ece154f60, L_0000025ece155280, C4<1>, C4<1>;
L_0000025ece1a01b0 .functor OR 1, L_0000025ece1a0ca0, L_0000025ece1a0ae0, C4<0>, C4<0>;
v0000025ece142670_0 .net *"_ivl_0", 0 0, L_0000025ece1a0d80;  1 drivers
v0000025ece142710_0 .net *"_ivl_10", 0 0, L_0000025ece1a0ca0;  1 drivers
v0000025ece1427b0_0 .net *"_ivl_12", 0 0, L_0000025ece1a0ae0;  1 drivers
v0000025ece146ec0_0 .net *"_ivl_4", 0 0, L_0000025ece1a0920;  1 drivers
v0000025ece148540_0 .net *"_ivl_6", 0 0, L_0000025ece1a0680;  1 drivers
v0000025ece147780_0 .net *"_ivl_8", 0 0, L_0000025ece1a0c30;  1 drivers
v0000025ece147820_0 .net "a", 0 0, L_0000025ece155aa0;  1 drivers
v0000025ece148400_0 .net "b", 0 0, L_0000025ece154f60;  1 drivers
v0000025ece147fa0_0 .net "c_in", 0 0, L_0000025ece155280;  1 drivers
v0000025ece146880_0 .net "c_out", 0 0, L_0000025ece1a01b0;  1 drivers
v0000025ece1469c0_0 .net "s", 0 0, L_0000025ece1a0610;  1 drivers
S_0000025ece1453a0 .scope module, "u3" "subtratorCompleto" 15 12, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a0990 .functor XOR 1, L_0000025ece155460, L_0000025ece154d80, C4<0>, C4<0>;
L_0000025ece1a04c0 .functor XOR 1, L_0000025ece1a0990, L_0000025ece155f00, C4<0>, C4<0>;
L_0000025ece1a0760 .functor NOT 1, L_0000025ece155460, C4<0>, C4<0>, C4<0>;
L_0000025ece1a0220 .functor AND 1, L_0000025ece1a0760, L_0000025ece154d80, C4<1>, C4<1>;
L_0000025ece1a0b50 .functor AND 1, L_0000025ece155460, L_0000025ece155f00, C4<1>, C4<1>;
L_0000025ece1a0a00 .functor OR 1, L_0000025ece1a0220, L_0000025ece1a0b50, C4<0>, C4<0>;
L_0000025ece1a07d0 .functor AND 1, L_0000025ece154d80, L_0000025ece155f00, C4<1>, C4<1>;
L_0000025ece1a0530 .functor OR 1, L_0000025ece1a0a00, L_0000025ece1a07d0, C4<0>, C4<0>;
v0000025ece146f60_0 .net *"_ivl_0", 0 0, L_0000025ece1a0990;  1 drivers
v0000025ece146ce0_0 .net *"_ivl_10", 0 0, L_0000025ece1a0a00;  1 drivers
v0000025ece147aa0_0 .net *"_ivl_12", 0 0, L_0000025ece1a07d0;  1 drivers
v0000025ece146e20_0 .net *"_ivl_4", 0 0, L_0000025ece1a0760;  1 drivers
v0000025ece148860_0 .net *"_ivl_6", 0 0, L_0000025ece1a0220;  1 drivers
v0000025ece1484a0_0 .net *"_ivl_8", 0 0, L_0000025ece1a0b50;  1 drivers
v0000025ece147d20_0 .net "a", 0 0, L_0000025ece155460;  1 drivers
v0000025ece147be0_0 .net "b", 0 0, L_0000025ece154d80;  1 drivers
v0000025ece1462e0_0 .net "c_in", 0 0, L_0000025ece155f00;  1 drivers
v0000025ece148040_0 .net "c_out", 0 0, L_0000025ece1a0530;  1 drivers
v0000025ece1467e0_0 .net "s", 0 0, L_0000025ece1a04c0;  1 drivers
S_0000025ece144d60 .scope module, "u4" "subtratorCompleto" 15 13, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a0bc0 .functor XOR 1, L_0000025ece1558c0, L_0000025ece155960, C4<0>, C4<0>;
L_0000025ece1a0d10 .functor XOR 1, L_0000025ece1a0bc0, L_0000025ece154e20, C4<0>, C4<0>;
L_0000025ece1a0df0 .functor NOT 1, L_0000025ece1558c0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a0290 .functor AND 1, L_0000025ece1a0df0, L_0000025ece155960, C4<1>, C4<1>;
L_0000025ece1a0e60 .functor AND 1, L_0000025ece1558c0, L_0000025ece154e20, C4<1>, C4<1>;
L_0000025ece1a0ed0 .functor OR 1, L_0000025ece1a0290, L_0000025ece1a0e60, C4<0>, C4<0>;
L_0000025ece1a1770 .functor AND 1, L_0000025ece155960, L_0000025ece154e20, C4<1>, C4<1>;
L_0000025ece1a1690 .functor OR 1, L_0000025ece1a0ed0, L_0000025ece1a1770, C4<0>, C4<0>;
v0000025ece147b40_0 .net *"_ivl_0", 0 0, L_0000025ece1a0bc0;  1 drivers
v0000025ece1485e0_0 .net *"_ivl_10", 0 0, L_0000025ece1a0ed0;  1 drivers
v0000025ece148720_0 .net *"_ivl_12", 0 0, L_0000025ece1a1770;  1 drivers
v0000025ece147640_0 .net *"_ivl_4", 0 0, L_0000025ece1a0df0;  1 drivers
v0000025ece1480e0_0 .net *"_ivl_6", 0 0, L_0000025ece1a0290;  1 drivers
v0000025ece1476e0_0 .net *"_ivl_8", 0 0, L_0000025ece1a0e60;  1 drivers
v0000025ece147460_0 .net "a", 0 0, L_0000025ece1558c0;  1 drivers
v0000025ece147000_0 .net "b", 0 0, L_0000025ece155960;  1 drivers
v0000025ece1470a0_0 .net "c_in", 0 0, L_0000025ece154e20;  1 drivers
v0000025ece147c80_0 .net "c_out", 0 0, L_0000025ece1a1690;  1 drivers
v0000025ece147dc0_0 .net "s", 0 0, L_0000025ece1a0d10;  1 drivers
S_0000025ece144270 .scope module, "u5" "subtratorCompleto" 15 14, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a1d90 .functor XOR 1, L_0000025ece155fa0, L_0000025ece155000, C4<0>, C4<0>;
L_0000025ece1a1e00 .functor XOR 1, L_0000025ece1a1d90, L_0000025ece154b00, C4<0>, C4<0>;
L_0000025ece1a1ee0 .functor NOT 1, L_0000025ece155fa0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a1700 .functor AND 1, L_0000025ece1a1ee0, L_0000025ece155000, C4<1>, C4<1>;
L_0000025ece1a1620 .functor AND 1, L_0000025ece155fa0, L_0000025ece154b00, C4<1>, C4<1>;
L_0000025ece1a1460 .functor OR 1, L_0000025ece1a1700, L_0000025ece1a1620, C4<0>, C4<0>;
L_0000025ece1a1fc0 .functor AND 1, L_0000025ece155000, L_0000025ece154b00, C4<1>, C4<1>;
L_0000025ece1a1b60 .functor OR 1, L_0000025ece1a1460, L_0000025ece1a1fc0, C4<0>, C4<0>;
v0000025ece1473c0_0 .net *"_ivl_0", 0 0, L_0000025ece1a1d90;  1 drivers
v0000025ece147280_0 .net *"_ivl_10", 0 0, L_0000025ece1a1460;  1 drivers
v0000025ece147500_0 .net *"_ivl_12", 0 0, L_0000025ece1a1fc0;  1 drivers
v0000025ece1475a0_0 .net *"_ivl_4", 0 0, L_0000025ece1a1ee0;  1 drivers
v0000025ece148180_0 .net *"_ivl_6", 0 0, L_0000025ece1a1700;  1 drivers
v0000025ece148680_0 .net *"_ivl_8", 0 0, L_0000025ece1a1620;  1 drivers
v0000025ece1487c0_0 .net "a", 0 0, L_0000025ece155fa0;  1 drivers
v0000025ece146100_0 .net "b", 0 0, L_0000025ece155000;  1 drivers
v0000025ece1461a0_0 .net "c_in", 0 0, L_0000025ece154b00;  1 drivers
v0000025ece146600_0 .net "c_out", 0 0, L_0000025ece1a1b60;  1 drivers
v0000025ece146920_0 .net "s", 0 0, L_0000025ece1a1e00;  1 drivers
S_0000025ece145530 .scope module, "u6" "subtratorCompleto" 15 15, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a1930 .functor XOR 1, L_0000025ece1550a0, L_0000025ece155500, C4<0>, C4<0>;
L_0000025ece1a13f0 .functor XOR 1, L_0000025ece1a1930, L_0000025ece154920, C4<0>, C4<0>;
L_0000025ece1a1310 .functor NOT 1, L_0000025ece1550a0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a1a10 .functor AND 1, L_0000025ece1a1310, L_0000025ece155500, C4<1>, C4<1>;
L_0000025ece1a2030 .functor AND 1, L_0000025ece1550a0, L_0000025ece154920, C4<1>, C4<1>;
L_0000025ece1a14d0 .functor OR 1, L_0000025ece1a1a10, L_0000025ece1a2030, C4<0>, C4<0>;
L_0000025ece1a1e70 .functor AND 1, L_0000025ece155500, L_0000025ece154920, C4<1>, C4<1>;
L_0000025ece1a1230 .functor OR 1, L_0000025ece1a14d0, L_0000025ece1a1e70, C4<0>, C4<0>;
v0000025ece147140_0 .net *"_ivl_0", 0 0, L_0000025ece1a1930;  1 drivers
v0000025ece1471e0_0 .net *"_ivl_10", 0 0, L_0000025ece1a14d0;  1 drivers
v0000025ece146a60_0 .net *"_ivl_12", 0 0, L_0000025ece1a1e70;  1 drivers
v0000025ece146240_0 .net *"_ivl_4", 0 0, L_0000025ece1a1310;  1 drivers
v0000025ece146380_0 .net *"_ivl_6", 0 0, L_0000025ece1a1a10;  1 drivers
v0000025ece146b00_0 .net *"_ivl_8", 0 0, L_0000025ece1a2030;  1 drivers
v0000025ece147320_0 .net "a", 0 0, L_0000025ece1550a0;  1 drivers
v0000025ece1466a0_0 .net "b", 0 0, L_0000025ece155500;  1 drivers
v0000025ece146420_0 .net "c_in", 0 0, L_0000025ece154920;  1 drivers
v0000025ece147e60_0 .net "c_out", 0 0, L_0000025ece1a1230;  1 drivers
v0000025ece147f00_0 .net "s", 0 0, L_0000025ece1a13f0;  1 drivers
S_0000025ece1456c0 .scope module, "u7" "subtratorCompleto" 15 16, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a17e0 .functor XOR 1, L_0000025ece1555a0, L_0000025ece155d20, C4<0>, C4<0>;
L_0000025ece1a1af0 .functor XOR 1, L_0000025ece1a17e0, L_0000025ece155b40, C4<0>, C4<0>;
L_0000025ece1a1f50 .functor NOT 1, L_0000025ece1555a0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a19a0 .functor AND 1, L_0000025ece1a1f50, L_0000025ece155d20, C4<1>, C4<1>;
L_0000025ece1a1850 .functor AND 1, L_0000025ece1555a0, L_0000025ece155b40, C4<1>, C4<1>;
L_0000025ece1a1d20 .functor OR 1, L_0000025ece1a19a0, L_0000025ece1a1850, C4<0>, C4<0>;
L_0000025ece1a1c40 .functor AND 1, L_0000025ece155d20, L_0000025ece155b40, C4<1>, C4<1>;
L_0000025ece1a1540 .functor OR 1, L_0000025ece1a1d20, L_0000025ece1a1c40, C4<0>, C4<0>;
v0000025ece148220_0 .net *"_ivl_0", 0 0, L_0000025ece1a17e0;  1 drivers
v0000025ece1464c0_0 .net *"_ivl_10", 0 0, L_0000025ece1a1d20;  1 drivers
v0000025ece146560_0 .net *"_ivl_12", 0 0, L_0000025ece1a1c40;  1 drivers
v0000025ece1482c0_0 .net *"_ivl_4", 0 0, L_0000025ece1a1f50;  1 drivers
v0000025ece146740_0 .net *"_ivl_6", 0 0, L_0000025ece1a19a0;  1 drivers
v0000025ece146ba0_0 .net *"_ivl_8", 0 0, L_0000025ece1a1850;  1 drivers
v0000025ece147960_0 .net "a", 0 0, L_0000025ece1555a0;  1 drivers
v0000025ece146d80_0 .net "b", 0 0, L_0000025ece155d20;  1 drivers
v0000025ece1478c0_0 .net "c_in", 0 0, L_0000025ece155b40;  1 drivers
v0000025ece147a00_0 .net "c_out", 0 0, L_0000025ece1a1540;  1 drivers
v0000025ece146c40_0 .net "s", 0 0, L_0000025ece1a1af0;  1 drivers
S_0000025ece145850 .scope module, "u8" "subtratorCompleto" 15 17, 17 1 0, S_0000025ece144a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0000025ece1a12a0 .functor XOR 1, L_0000025ece154ce0, L_0000025ece155640, C4<0>, C4<0>;
L_0000025ece1a1150 .functor XOR 1, L_0000025ece1a12a0, L_0000025ece155c80, C4<0>, C4<0>;
L_0000025ece1a15b0 .functor NOT 1, L_0000025ece154ce0, C4<0>, C4<0>, C4<0>;
L_0000025ece1a1a80 .functor AND 1, L_0000025ece1a15b0, L_0000025ece155640, C4<1>, C4<1>;
L_0000025ece1a11c0 .functor AND 1, L_0000025ece154ce0, L_0000025ece155c80, C4<1>, C4<1>;
L_0000025ece1a1380 .functor OR 1, L_0000025ece1a1a80, L_0000025ece1a11c0, C4<0>, C4<0>;
L_0000025ece1a18c0 .functor AND 1, L_0000025ece155640, L_0000025ece155c80, C4<1>, C4<1>;
L_0000025ece1a1bd0 .functor OR 1, L_0000025ece1a1380, L_0000025ece1a18c0, C4<0>, C4<0>;
v0000025ece148360_0 .net *"_ivl_0", 0 0, L_0000025ece1a12a0;  1 drivers
v0000025ece149d00_0 .net *"_ivl_10", 0 0, L_0000025ece1a1380;  1 drivers
v0000025ece148f40_0 .net *"_ivl_12", 0 0, L_0000025ece1a18c0;  1 drivers
v0000025ece1496c0_0 .net *"_ivl_4", 0 0, L_0000025ece1a15b0;  1 drivers
v0000025ece148a40_0 .net *"_ivl_6", 0 0, L_0000025ece1a1a80;  1 drivers
v0000025ece1498a0_0 .net *"_ivl_8", 0 0, L_0000025ece1a11c0;  1 drivers
v0000025ece149120_0 .net "a", 0 0, L_0000025ece154ce0;  1 drivers
v0000025ece148b80_0 .net "b", 0 0, L_0000025ece155640;  1 drivers
v0000025ece149a80_0 .net "c_in", 0 0, L_0000025ece155c80;  1 drivers
v0000025ece148c20_0 .net "c_out", 0 0, L_0000025ece1a1bd0;  1 drivers
v0000025ece149620_0 .net "s", 0 0, L_0000025ece1a1150;  1 drivers
S_0000025ece1448b0 .scope module, "tristate_and" "tristate" 3 45, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149760_0 .net "a", 7 0, L_0000025ece1a1cb0;  alias, 1 drivers
v0000025ece149f80_0 .var "b", 7 0;
v0000025ece148cc0_0 .net "en", 0 0, L_0000025ece1a2e90;  1 drivers
E_0000025ece0d83a0 .event anyedge, v0000025ece148cc0_0, v0000025ece0cbec0_0;
S_0000025ece144400 .scope module, "tristate_desigualdade" "tristate" 3 65, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece1491c0_0 .net "a", 7 0, L_0000025ece1a28f0;  1 drivers
v0000025ece148e00_0 .var "b", 7 0;
v0000025ece1493a0_0 .net "en", 0 0, L_0000025ece1a3610;  1 drivers
E_0000025ece0d8260 .event anyedge, v0000025ece1493a0_0, v0000025ece1491c0_0;
S_0000025ece144bd0 .scope module, "tristate_igualdade" "tristate" 3 61, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149300_0 .net "a", 7 0, L_0000025ece1a2990;  1 drivers
v0000025ece149440_0 .var "b", 7 0;
v0000025ece148ae0_0 .net "en", 0 0, L_0000025ece1a2210;  1 drivers
E_0000025ece0d82e0 .event anyedge, v0000025ece148ae0_0, v0000025ece149300_0;
S_0000025ece1459e0 .scope module, "tristate_not" "tristate" 3 57, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece148fe0_0 .net "a", 7 0, L_0000025ece1a6870;  alias, 1 drivers
v0000025ece148ea0_0 .var "b", 7 0;
v0000025ece1494e0_0 .net "en", 0 0, L_0000025ece1a31b0;  1 drivers
E_0000025ece0d87a0 .event anyedge, v0000025ece1494e0_0, v0000025ece0cc780_0;
S_0000025ece144590 .scope module, "tristate_or" "tristate" 3 49, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149080_0 .net "a", 7 0, L_0000025ece1a6d40;  alias, 1 drivers
v0000025ece149bc0_0 .var "b", 7 0;
v0000025ece149580_0 .net "en", 0 0, L_0000025ece1a3930;  1 drivers
E_0000025ece0d83e0 .event anyedge, v0000025ece149580_0, v0000025ece0cc640_0;
S_0000025ece145b70 .scope module, "tristate_soma" "tristate" 3 37, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149800_0 .net "a", 7 0, L_0000025ece1551e0;  1 drivers
v0000025ece1499e0_0 .var "b", 7 0;
v0000025ece149b20_0 .net "en", 0 0, L_0000025ece155320;  1 drivers
E_0000025ece0d8460 .event anyedge, v0000025ece149b20_0, v0000025ece149800_0;
S_0000025ece145d00 .scope module, "tristate_subtracao" "tristate" 3 41, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149c60_0 .net "a", 7 0, L_0000025ece155a00;  1 drivers
v0000025ece149da0_0 .var "b", 7 0;
v0000025ece149e40_0 .net "en", 0 0, L_0000025ece154c40;  1 drivers
E_0000025ece0d9fa0 .event anyedge, v0000025ece149e40_0, v0000025ece149c60_0;
S_0000025ece145e90 .scope module, "tristate_xor" "tristate" 3 53, 18 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v0000025ece149ee0_0 .net "a", 7 0, L_0000025ece1a64f0;  alias, 1 drivers
v0000025ece148900_0 .var "b", 7 0;
v0000025ece152580_0 .net "en", 0 0, L_0000025ece1a2c10;  1 drivers
E_0000025ece0d98e0 .event anyedge, v0000025ece152580_0, v0000025ece149ee0_0;
S_0000025ece144720 .scope module, "xor_modulo" "xor_gate" 3 52, 19 1 0, S_0000025ece0309c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_0000025ece1a64f0 .functor XOR 8, L_0000025ece153660, L_0000025ece1528a0, C4<00000000>, C4<00000000>;
v0000025ece152a80_0 .net "a", 7 0, L_0000025ece153660;  alias, 1 drivers
v0000025ece153ca0_0 .net "b", 7 0, L_0000025ece1528a0;  alias, 1 drivers
v0000025ece153840_0 .net "s", 7 0, L_0000025ece1a64f0;  alias, 1 drivers
    .scope S_0000025ece02a090;
T_0 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece0cd0e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0000025ece0ccc80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece0cd4a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025ece0cd0e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v0000025ece0ccc80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece0cd4a0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000025ece0cd0e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025ece0ccc80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece0cd4a0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000025ece0cc000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece0cd4a0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece0cd4a0_0, 0, 1;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025ece0264b0;
T_1 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece0cc6e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0000025ece0cc1e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece0cc3c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025ece0cc6e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.5, 4;
    %load/vec4 v0000025ece0cc1e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece0cc3c0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000025ece0cc6e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0000025ece0cc1e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece0cc3c0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000025ece0cc320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece0cc3c0_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece0cc3c0_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025ece01c780;
T_2 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece087420_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0000025ece0871a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece087b00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025ece087420_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.5, 4;
    %load/vec4 v0000025ece0871a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece087b00_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000025ece087420_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %load/vec4 v0000025ece0871a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece087b00_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000025ece087920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece087b00_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece087b00_0, 0, 1;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025ece01ed80;
T_3 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece087e20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0000025ece0876a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece087d80_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025ece087e20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v0000025ece0876a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece087d80_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000025ece087e20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.8, 4;
    %load/vec4 v0000025ece0876a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece087d80_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000025ece087ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece087d80_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece087d80_0, 0, 1;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025ece133830;
T_4 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece134ed0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0000025ece134a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134b10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025ece134ed0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0000025ece134a70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134b10_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000025ece134ed0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.8, 4;
    %load/vec4 v0000025ece134a70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece134b10_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000025ece135010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134b10_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134b10_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025ece133510;
T_5 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1350b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0000025ece134570_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135470_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025ece1350b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0000025ece134570_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135470_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000025ece1350b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.8, 4;
    %load/vec4 v0000025ece134570_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece135470_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000025ece134bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135470_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135470_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025ece133ce0;
T_6 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1347f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0000025ece1358d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135a10_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000025ece1347f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.5, 4;
    %load/vec4 v0000025ece1358d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135a10_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000025ece1347f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.8, 4;
    %load/vec4 v0000025ece1358d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece135a10_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000025ece135650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135a10_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135a10_0, 0, 1;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025ece133380;
T_7 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece135d30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0000025ece135290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1342f0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025ece135d30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v0000025ece135290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1342f0_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000025ece135d30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.8, 4;
    %load/vec4 v0000025ece135290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece1342f0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000025ece1344d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1342f0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1342f0_0, 0, 1;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025ece136d00;
T_8 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece135830_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %load/vec4 v0000025ece135b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134610_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000025ece135830_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.5, 4;
    %load/vec4 v0000025ece135b50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134610_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000025ece135830_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0000025ece135b50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece134610_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000025ece1341b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134610_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134610_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025ece1377f0;
T_9 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece135970_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v0000025ece135510_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135790_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025ece135970_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.5, 4;
    %load/vec4 v0000025ece135510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135790_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0000025ece135970_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.8, 4;
    %load/vec4 v0000025ece135510_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece135790_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000025ece135bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece135790_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece135790_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025ece137980;
T_10 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece134d90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0000025ece135c90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1346b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025ece134d90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.5, 4;
    %load/vec4 v0000025ece135c90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1346b0_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000025ece134d90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.8, 4;
    %load/vec4 v0000025ece135c90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece1346b0_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000025ece1349d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1346b0_0, 0, 1;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1346b0_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025ece1366c0;
T_11 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1355b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v0000025ece135f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1351f0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000025ece1355b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.5, 4;
    %load/vec4 v0000025ece135f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1351f0_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0000025ece1355b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.8, 4;
    %load/vec4 v0000025ece135f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece1351f0_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000025ece134070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1351f0_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1351f0_0, 0, 1;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000025ece137340;
T_12 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1356f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v0000025ece1353d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134750_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000025ece1356f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.5, 4;
    %load/vec4 v0000025ece1353d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134750_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000025ece1356f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v0000025ece1353d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece134750_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000025ece134110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece134750_0, 0, 1;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece134750_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025ece1363a0;
T_13 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece138e50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_13.2, 4;
    %load/vec4 v0000025ece139670_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139210_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000025ece138e50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_13.5, 4;
    %load/vec4 v0000025ece139670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139210_0, 0, 1;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0000025ece138e50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_13.8, 4;
    %load/vec4 v0000025ece139670_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139210_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000025ece139df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139210_0, 0, 1;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139210_0, 0, 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000025ece137660;
T_14 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece138db0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0000025ece139a30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139cb0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000025ece138db0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.5, 4;
    %load/vec4 v0000025ece139a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139cb0_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000025ece138db0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.8, 4;
    %load/vec4 v0000025ece139a30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139cb0_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000025ece138bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139cb0_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139cb0_0, 0, 1;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000025ece137b10;
T_15 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece139e90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_15.2, 4;
    %load/vec4 v0000025ece139850_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece138f90_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000025ece139e90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_15.5, 4;
    %load/vec4 v0000025ece139850_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece138f90_0, 0, 1;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0000025ece139e90_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_15.8, 4;
    %load/vec4 v0000025ece139850_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece138f90_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000025ece138ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece138f90_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece138f90_0, 0, 1;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000025ece038340;
T_16 ;
    %wait E_0000025ece0d73e0;
    %load/vec4 v0000025ece0ccd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000025ece0ccb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025ece0cc500_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000025ece145b70;
T_17 ;
    %wait E_0000025ece0d8460;
    %load/vec4 v0000025ece149b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000025ece149800_0;
    %store/vec4 v0000025ece1499e0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece1499e0_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000025ece145d00;
T_18 ;
    %wait E_0000025ece0d9fa0;
    %load/vec4 v0000025ece149e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000025ece149c60_0;
    %store/vec4 v0000025ece149da0_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece149da0_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000025ece1448b0;
T_19 ;
    %wait E_0000025ece0d83a0;
    %load/vec4 v0000025ece148cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000025ece149760_0;
    %store/vec4 v0000025ece149f80_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece149f80_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000025ece144590;
T_20 ;
    %wait E_0000025ece0d83e0;
    %load/vec4 v0000025ece149580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000025ece149080_0;
    %store/vec4 v0000025ece149bc0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece149bc0_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000025ece145e90;
T_21 ;
    %wait E_0000025ece0d98e0;
    %load/vec4 v0000025ece152580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000025ece149ee0_0;
    %store/vec4 v0000025ece148900_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece148900_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000025ece1459e0;
T_22 ;
    %wait E_0000025ece0d87a0;
    %load/vec4 v0000025ece1494e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000025ece148fe0_0;
    %store/vec4 v0000025ece148ea0_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece148ea0_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000025ece144bd0;
T_23 ;
    %wait E_0000025ece0d82e0;
    %load/vec4 v0000025ece148ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000025ece149300_0;
    %store/vec4 v0000025ece149440_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece149440_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000025ece144400;
T_24 ;
    %wait E_0000025ece0d8260;
    %load/vec4 v0000025ece1493a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000025ece1491c0_0;
    %store/vec4 v0000025ece148e00_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000025ece148e00_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000025ece137020;
T_25 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece139710_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.2, 4;
    %load/vec4 v0000025ece1398f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1390d0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000025ece139710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.5, 4;
    %load/vec4 v0000025ece1398f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1390d0_0, 0, 1;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0000025ece139710_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.8, 4;
    %load/vec4 v0000025ece1398f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece1390d0_0, 0, 1;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0000025ece138c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %jmp T_25.11;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1390d0_0, 0, 1;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1390d0_0, 0, 1;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000025ece136530;
T_26 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1386d0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.2, 4;
    %load/vec4 v0000025ece1392b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139350_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000025ece1386d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.5, 4;
    %load/vec4 v0000025ece1392b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139350_0, 0, 1;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0000025ece1386d0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.8, 4;
    %load/vec4 v0000025ece1392b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139350_0, 0, 1;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0000025ece138270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %jmp T_26.11;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139350_0, 0, 1;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139350_0, 0, 1;
    %jmp T_26.11;
T_26.11 ;
    %pop/vec4 1;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000025ece13eec0;
T_27 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece1389f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v0000025ece1393f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139490_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000025ece1389f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.5, 4;
    %load/vec4 v0000025ece1393f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139490_0, 0, 1;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0000025ece1389f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.8, 4;
    %load/vec4 v0000025ece1393f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139490_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0000025ece1388b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139490_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139490_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000025ece13f690;
T_28 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece138630_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_28.2, 4;
    %load/vec4 v0000025ece138310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139530_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000025ece138630_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_28.5, 4;
    %load/vec4 v0000025ece138310_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139530_0, 0, 1;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0000025ece138630_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_28.8, 4;
    %load/vec4 v0000025ece138310_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139530_0, 0, 1;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0000025ece138b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %jmp T_28.11;
T_28.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139530_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139530_0, 0, 1;
    %jmp T_28.11;
T_28.11 ;
    %pop/vec4 1;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000025ece13e880;
T_29 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece138450_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v0000025ece1395d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139ad0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000025ece138450_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.5, 4;
    %load/vec4 v0000025ece1395d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139ad0_0, 0, 1;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0000025ece138450_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.8, 4;
    %load/vec4 v0000025ece1395d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece139ad0_0, 0, 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0000025ece139990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece139ad0_0, 0, 1;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece139ad0_0, 0, 1;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000025ece13f050;
T_30 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece138590_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_30.2, 4;
    %load/vec4 v0000025ece138130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece138770_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000025ece138590_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_30.5, 4;
    %load/vec4 v0000025ece138130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece138770_0, 0, 1;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0000025ece138590_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_30.8, 4;
    %load/vec4 v0000025ece138130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece138770_0, 0, 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0000025ece1384f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %jmp T_30.11;
T_30.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece138770_0, 0, 1;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece138770_0, 0, 1;
    %jmp T_30.11;
T_30.11 ;
    %pop/vec4 1;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000025ece13fe60;
T_31 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece141240_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.2, 4;
    %load/vec4 v0000025ece1416a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1405c0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000025ece141240_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.5, 4;
    %load/vec4 v0000025ece1416a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1405c0_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0000025ece141240_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.8, 4;
    %load/vec4 v0000025ece1416a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece1405c0_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0000025ece140b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %jmp T_31.11;
T_31.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece1405c0_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece1405c0_0, 0, 1;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000025ece13f1e0;
T_32 ;
    %wait E_0000025ece0d8fa0;
    %load/vec4 v0000025ece140ac0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.2, 4;
    %load/vec4 v0000025ece1408e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece140660_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000025ece140ac0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.5, 4;
    %load/vec4 v0000025ece1408e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece140660_0, 0, 1;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000025ece140ac0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.8, 4;
    %load/vec4 v0000025ece1408e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025ece140660_0, 0, 1;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0000025ece140980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece140660_0, 0, 1;
    %jmp T_32.11;
T_32.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025ece140660_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000025ece0309c0;
T_33 ;
    %wait E_0000025ece0d7fe0;
    %load/vec4 v0000025ece153200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece152f80_0, 0, 1;
    %jmp T_33.3;
T_33.0 ;
    %load/vec4 v0000025ece1538e0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000025ece152f80_0, 0, 1;
    %jmp T_33.3;
T_33.1 ;
    %load/vec4 v0000025ece153340_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000025ece152f80_0, 0, 1;
    %jmp T_33.3;
T_33.3 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000025ece0ceda0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025ece152c60_0, 0, 1;
T_34.0 ;
    %delay 10, 0;
    %load/vec4 v0000025ece152c60_0;
    %inv;
    %store/vec4 v0000025ece152c60_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
    .scope S_0000025ece0ceda0;
T_35 ;
    %vpi_call 2 27 "$dumpfile", "ula_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025ece0ceda0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 202, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 202, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 202, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000025ece154740_0, 0, 3;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece153020_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000025ece152940_0, 0, 8;
    %delay 50, 0;
    %vpi_call 2 77 "$display", "Teste completo" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "ula_tb.v";
    "./ula.v";
    "./and_gate.v";
    "./decodificador.v";
    "./desigualdade.v";
    "./igualdade.v";
    "./not_gate.v";
    "./or_gate.v";
    "./registrador.v";
    "./ff_d.v";
    "./somador8.v";
    "./somador.v";
    "./somadorCompleto.v";
    "./subtrator8.v";
    "./subtrator.v";
    "./subtratorCompleto.v";
    "./tristate.v";
    "./xor_gate.v";
