--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top_counter.twx top_counter.ncd -o top_counter.twr
top_counter.pcf -ucf ports_and_constraints.ucf

Design file:              top_counter.ncd
Physical constraint file: top_counter.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.964ns.
--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_3 (SLICE_X38Y82.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_0 (FF)
  Destination:          PPS_counter/counter_out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_0 to PPS_counter/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y83.YQ      Tcko                  0.511   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_0
    SLICE_X39Y83.G2      net (fanout=6)        1.067   PPS_counter/counter_out<0>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.917ns logic, 2.047ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_3 (FF)
  Destination:          PPS_counter/counter_out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_3 to PPS_counter/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.XQ      Tcko                  0.515   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    SLICE_X39Y83.G1      net (fanout=3)        0.987   PPS_counter/counter_out<3>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.921ns logic, 1.967ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_2 (FF)
  Destination:          PPS_counter/counter_out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_2 to PPS_counter/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.YQ      Tcko                  0.567   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    SLICE_X39Y83.G3      net (fanout=4)        0.513   PPS_counter/counter_out<2>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.973ns logic, 1.493ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_2 (SLICE_X38Y82.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_0 (FF)
  Destination:          PPS_counter/counter_out_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_0 to PPS_counter/counter_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y83.YQ      Tcko                  0.511   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_0
    SLICE_X39Y83.G2      net (fanout=6)        1.067   PPS_counter/counter_out<0>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.917ns logic, 2.047ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_3 (FF)
  Destination:          PPS_counter/counter_out_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_3 to PPS_counter/counter_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.XQ      Tcko                  0.515   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    SLICE_X39Y83.G1      net (fanout=3)        0.987   PPS_counter/counter_out<3>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.921ns logic, 1.967ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_2 (FF)
  Destination:          PPS_counter/counter_out_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_2 to PPS_counter/counter_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.YQ      Tcko                  0.567   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    SLICE_X39Y83.G3      net (fanout=4)        0.513   PPS_counter/counter_out<2>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X38Y82.SR      net (fanout=2)        0.980   PPS_counter/counter_out_cmp_eq0000
    SLICE_X38Y82.CLK     Tsrck                 0.794   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.973ns logic, 1.493ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_1 (SLICE_X39Y83.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_0 (FF)
  Destination:          PPS_counter/counter_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_0 to PPS_counter/counter_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y83.YQ      Tcko                  0.511   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_0
    SLICE_X39Y83.G2      net (fanout=6)        1.067   PPS_counter/counter_out<0>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X39Y83.SR      net (fanout=2)        0.973   PPS_counter/counter_out_cmp_eq0000
    SLICE_X39Y83.CLK     Tsrck                 0.794   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.917ns logic, 2.040ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_3 (FF)
  Destination:          PPS_counter/counter_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_3 to PPS_counter/counter_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.XQ      Tcko                  0.515   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    SLICE_X39Y83.G1      net (fanout=3)        0.987   PPS_counter/counter_out<3>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X39Y83.SR      net (fanout=2)        0.973   PPS_counter/counter_out_cmp_eq0000
    SLICE_X39Y83.CLK     Tsrck                 0.794   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.921ns logic, 1.960ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_2 (FF)
  Destination:          PPS_counter/counter_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_2 to PPS_counter/counter_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.YQ      Tcko                  0.567   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    SLICE_X39Y83.G3      net (fanout=4)        0.513   PPS_counter/counter_out<2>
    SLICE_X39Y83.Y       Tilo                  0.612   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_cmp_eq00001
    SLICE_X39Y83.SR      net (fanout=2)        0.973   PPS_counter/counter_out_cmp_eq0000
    SLICE_X39Y83.CLK     Tsrck                 0.794   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.973ns logic, 1.486ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point n_clocks_2 (SLICE_X42Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_2 (FF)
  Destination:          n_clocks_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.027 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_2 to n_clocks_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.YQ      Tcko                  0.454   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_2
    SLICE_X42Y80.BY      net (fanout=4)        0.549   PPS_counter/counter_out<2>
    SLICE_X42Y80.CLK     Tckdi       (-Th)    -0.132   n_clocks<3>
                                                       n_clocks_2
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.586ns logic, 0.549ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point n_clocks_1 (SLICE_X42Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_1 (FF)
  Destination:          n_clocks_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.239ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.025 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_1 to n_clocks_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y83.XQ      Tcko                  0.411   PPS_counter/counter_out<1>
                                                       PPS_counter/counter_out_1
    SLICE_X42Y79.BX      net (fanout=5)        0.712   PPS_counter/counter_out<1>
    SLICE_X42Y79.CLK     Tckdi       (-Th)    -0.116   n_clocks<1>
                                                       n_clocks_1
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.527ns logic, 0.712ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point n_clocks_3 (SLICE_X42Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_3 (FF)
  Destination:          n_clocks_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.027 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_3 to n_clocks_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.XQ      Tcko                  0.412   PPS_counter/counter_out<3>
                                                       PPS_counter/counter_out_3
    SLICE_X42Y80.BX      net (fanout=3)        0.745   PPS_counter/counter_out<3>
    SLICE_X42Y80.CLK     Tckdi       (-Th)    -0.116   n_clocks<3>
                                                       n_clocks_3
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.528ns logic, 0.745ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: PPS_counter/counter_out<3>/CLK
  Logical resource: PPS_counter/counter_out_3/CK
  Location pin: SLICE_X38Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: PPS_counter/counter_out<3>/CLK
  Logical resource: PPS_counter/counter_out_3/CK
  Location pin: SLICE_X38Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: PPS_counter/counter_out<3>/CLK
  Logical resource: PPS_counter/counter_out_2/CK
  Location pin: SLICE_X38Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "out_clk" OFFSET = OUT 10 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.076ns.
--------------------------------------------------------------------------------

Paths for end point out_clk (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.924ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               out_clk (FF)
  Destination:          out_clk (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 1)
  Clock Path Delay:     2.737ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.131   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.040   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X53Y62.CLK     net (fanout=5)        0.109   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (2.588ns logic, 0.149ns route)
                                                       (94.6% logic, 5.4% route)

  Maximum Data Path: out_clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.YQ      Tcko                  0.511   out_clk_OBUF
                                                       out_clk
    K13.O1               net (fanout=1)        1.941   out_clk_OBUF
    K13.PAD              Tioop                 2.887   out_clk
                                                       out_clk_OBUF
                                                       out_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (3.398ns logic, 1.941ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "out_clk" OFFSET = OUT 10 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point out_clk (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.597ns (clock arrival + clock path + data path - uncertainty)
  Source:               out_clk (FF)
  Destination:          out_clk (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Delay:     2.196ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 0.905   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.032   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X53Y62.CLK     net (fanout=5)        0.093   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (2.071ns logic, 0.125ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Data Path: out_clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.YQ      Tcko                  0.409   out_clk_OBUF
                                                       out_clk
    K13.O1               net (fanout=1)        1.553   out_clk_OBUF
    K13.PAD              Tioop                 2.439   out_clk
                                                       out_clk_OBUF
                                                       out_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (2.848ns logic, 1.553ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out_clk     |    8.076(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.964|         |         |         |
---------------+---------+---------+---------+---------+

COMP "out_clk" OFFSET = OUT 10 ns AFTER COMP "clk";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
out_clk                                        |        8.076|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   3.964ns{1}   (Maximum frequency: 252.270MHz)
   Minimum output required time after clock:   8.076ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 22 18:55:54 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



