;; -*-Compilation-*-
;; In Emacs: Click on warnings to get to their sources
;; This file has been generated because constant object marking
;; feature was enabled through the coverage configuration file.
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:119:Toggle object 'sh_reg_in[9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:123:Toggle object '\out_fifo[6][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:124:Toggle object '\out_fifo[3][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:125:Toggle object '\out_fifo[7][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:126:Toggle object '\out_fifo[0][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:127:Toggle object '\out_fifo[4][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:128:Toggle object '\out_fifo[2][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:129:Toggle object '\out_fifo[4][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:130:Toggle bit objects of '\out_fifo[5][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:131:Toggle bit objects of '\out_fifo[2][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:132:Toggle bit objects of '\out_fifo[1][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:133:Toggle bit objects of '\out_fifo[6][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:134:Toggle bit objects of '\out_fifo[3][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:135:Toggle bit objects of '\out_fifo[7][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:136:Toggle bit objects of '\out_fifo[0][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:137:Toggle bit objects of '\out_fifo[4][2] [7:2]' evaluate to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:138:Toggle object '\out_fifo[1][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:139:Toggle object '\out_fifo[7][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:140:Toggle object '\out_fifo[0][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:141:Toggle object '\out_fifo[5][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:142:Toggle object '\out_fifo[3][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:143:Toggle object '\out_fifo[6][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:144:Toggle object '\out_fifo[1][0] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:145:Toggle object '\out_fifo[2][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:146:Toggle object '\out_fifo[5][1] [9]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:147:Toggle object 'sh_reg_out[29]' evaluates to constant 'X' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[2][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[3][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[4][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[5][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[6][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[7][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_mem_reg[8][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\data_stack_pointer_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.dout_valid_reg)
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_read_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[0][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[1][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[2][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[3][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[4][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[5][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[6][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][0][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][1][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'd' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_reg[7][2][9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\out_fifo_write_pointer_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_bit_cnt_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_in_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_bit_counter_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[0] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[1] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[2] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[3] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[4] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[5] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[6] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[7] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[8] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[9] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[10] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[11] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[12] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[13] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[14] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[15] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[16] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[17] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[18] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[19] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[20] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[21] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[22] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[23] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[24] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[25] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[26] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[27] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[28] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6506:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6508:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6510:Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6512:(Implicit) Block is inactive and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'sena' evaluates to constant '1' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'aclr' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'apre' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srl' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
/home/student/fksiezyc/VDIC/rtl/vdic_dut_2022_1_1.sv:6499:Toggle object 'srd' evaluates to constant '0' and will be excluded from coverage (vdic_dut_2022_1_0_tb.serial_ALU.\sh_reg_out_reg[29] )
