$comment
	File created using the following command:
		vcd file FourBitComparator.msim.vcd -direction
$end
$date
	Tue Oct 04 15:20:26 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FourBitComparator_vlg_vec_tst $end
$var reg 4 ! A [0:3] $end
$var reg 4 " B [0:3] $end
$var wire 1 # equal $end
$var wire 1 $ lesserA $end
$var wire 1 % lesserB $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , lesserA~output_o $end
$var wire 1 - equal~output_o $end
$var wire 1 . lesserB~output_o $end
$var wire 1 / A[0]~input_o $end
$var wire 1 0 B[0]~input_o $end
$var wire 1 1 A[3]~input_o $end
$var wire 1 2 B[3]~input_o $end
$var wire 1 3 A[1]~input_o $end
$var wire 1 4 B[1]~input_o $end
$var wire 1 5 A[2]~input_o $end
$var wire 1 6 B[2]~input_o $end
$var wire 1 7 inst8~combout $end
$var wire 1 8 inst4~0_combout $end
$var wire 1 9 inst4~1_combout $end
$var wire 1 : inst10~combout $end
$var wire 1 ; inst11~0_combout $end
$var wire 1 < inst11~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b1000 "
0#
1$
0%
0&
1'
x(
1)
1*
1+
1,
0-
0.
0/
10
01
02
13
04
05
06
07
08
19
1:
1;
0<
$end
#500000
b0 "
00
1<
09
0,
1.
1%
0$
#900000
b0 !
03
0;
17
0:
0<
0.
1-
1#
0%
#1000000
