Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Mar 16 13:52:31 2017
| Host             : ul-43 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 7.772 |
| Dynamic (W)              | 7.618 |
| Device Static (W)        | 0.154 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 49.5  |
| Junction Temperature (C) | 60.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.200 |     1101 |       --- |             --- |
|   LUT as Logic |     1.817 |      396 |     63400 |            0.62 |
|   CARRY4       |     0.255 |      139 |     15850 |            0.88 |
|   Register     |     0.086 |      398 |    126800 |            0.31 |
|   BUFG         |     0.042 |        3 |        32 |            9.38 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     2.038 |      842 |       --- |             --- |
| Block RAM      |     0.173 |        6 |       135 |            4.44 |
| I/O            |     3.206 |       21 |       210 |           10.00 |
| Static Power   |     0.154 |          |           |                 |
| Total          |     7.772 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.502 |       4.441 |      0.061 |
| Vccaux    |       1.800 |     0.139 |       0.116 |      0.023 |
| Vcco33    |       3.300 |     0.899 |       0.895 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.015 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top_level                                    |     7.618 |
|   Inst_ADC                                   |     0.403 |
|   Inst_Mux                                   |     0.015 |
|   Inst_PWM                                   |     2.041 |
|   Inst_RAM1                                  |     0.209 |
|     U0                                       |     0.209 |
|       inst_blk_mem_gen                       |     0.209 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.209 |
|           valid.cstr                         |     0.209 |
|             bindec_a.bindec_inst_a           |     0.002 |
|             bindec_b.bindec_inst_b           |     0.006 |
|             has_mux_b.B                      |     0.057 |
|             ramloop[0].ram.r                 |     0.046 |
|               prim_noinit.ram                |     0.046 |
|             ramloop[1].ram.r                 |     0.049 |
|               prim_noinit.ram                |     0.049 |
|             ramloop[2].ram.r                 |     0.050 |
|               prim_noinit.ram                |     0.050 |
|   Inst_RAM2                                  |     0.071 |
|     U0                                       |     0.071 |
|       inst_blk_mem_gen                       |     0.071 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.071 |
|           valid.cstr                         |     0.071 |
|             bindec_a.bindec_inst_a           |     0.002 |
|             bindec_b.bindec_inst_b           |     0.002 |
|             has_mux_b.B                      |     0.008 |
|             ramloop[0].ram.r                 |     0.020 |
|               prim_noinit.ram                |     0.020 |
|             ramloop[1].ram.r                 |     0.020 |
|               prim_noinit.ram                |     0.020 |
|             ramloop[2].ram.r                 |     0.020 |
|               prim_noinit.ram                |     0.020 |
|   Inst_RAM_Controller                        |     0.578 |
|   Inst_ResetDeb                              |     0.011 |
|   Inst_UART                                  |     0.355 |
|   Inst_sys_clk                               |     0.476 |
+----------------------------------------------+-----------+


