Body {
    params: [
        Param {
            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).1),
            pat: Pat {
                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                kind: Binding(
                    BindingMode(
                        No,
                        Not,
                    ),
                    HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                    dst#0,
                    None,
                ),
                span: regex-automata/src/util/wire.rs:516:5: 516:8 (#0),
                default_binding_modes: true,
            },
            ty_span: regex-automata/src/util/wire.rs:516:10: 516:19 (#0),
            span: regex-automata/src/util/wire.rs:516:5: 516:19 (#0),
        },
    ],
    value: Expr {
        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).47),
        kind: Block(
            Block {
                stmts: [
                    Stmt {
                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).3),
                        kind: Let(
                            LetStmt {
                                pat: Pat {
                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                    kind: Binding(
                                        BindingMode(
                                            No,
                                            Not,
                                        ),
                                        HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                        nwrite#0,
                                        None,
                                    ),
                                    span: regex-automata/src/util/wire.rs:518:9: 518:15 (#0),
                                    default_binding_modes: true,
                                },
                                ty: None,
                                init: Some(
                                    Expr {
                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).4),
                                        kind: Call(
                                            Expr {
                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).5),
                                                kind: Path(
                                                    Resolved(
                                                        None,
                                                        Path {
                                                            span: regex-automata/src/util/wire.rs:518:18: 518:44 (#0),
                                                            res: Def(
                                                                Fn,
                                                                DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len),
                                                            ),
                                                            segments: [
                                                                PathSegment {
                                                                    ident: write_endianness_check_len#0,
                                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).6),
                                                                    res: Def(
                                                                        Fn,
                                                                        DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len),
                                                                    ),
                                                                    args: None,
                                                                    infer_args: true,
                                                                },
                                                            ],
                                                        },
                                                    ),
                                                ),
                                                span: regex-automata/src/util/wire.rs:518:18: 518:44 (#0),
                                            },
                                            [],
                                        ),
                                        span: regex-automata/src/util/wire.rs:518:18: 518:46 (#0),
                                    },
                                ),
                                els: None,
                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).7),
                                span: regex-automata/src/util/wire.rs:518:5: 518:47 (#0),
                                source: Normal,
                            },
                        ),
                        span: regex-automata/src/util/wire.rs:518:5: 518:47 (#0),
                    },
                    Stmt {
                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).31),
                        kind: Expr(
                            Expr {
                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).9),
                                kind: If(
                                    Expr {
                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).17),
                                        kind: DropTemps(
                                            Expr {
                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).10),
                                                kind: Binary(
                                                    Spanned {
                                                        node: Lt,
                                                        span: regex-automata/src/util/wire.rs:519:18: 519:19 (#0),
                                                    },
                                                    Expr {
                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).11),
                                                        kind: MethodCall(
                                                            PathSegment {
                                                                ident: len#0,
                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).12),
                                                                res: Err,
                                                                args: None,
                                                                infer_args: true,
                                                            },
                                                            Expr {
                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).13),
                                                                kind: Path(
                                                                    Resolved(
                                                                        None,
                                                                        Path {
                                                                            span: regex-automata/src/util/wire.rs:519:8: 519:11 (#0),
                                                                            res: Local(
                                                                                HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                                                                            ),
                                                                            segments: [
                                                                                PathSegment {
                                                                                    ident: dst#0,
                                                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).14),
                                                                                    res: Local(
                                                                                        HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                                                                                    ),
                                                                                    args: None,
                                                                                    infer_args: true,
                                                                                },
                                                                            ],
                                                                        },
                                                                    ),
                                                                ),
                                                                span: regex-automata/src/util/wire.rs:519:8: 519:11 (#0),
                                                            },
                                                            [],
                                                            regex-automata/src/util/wire.rs:519:12: 519:17 (#0),
                                                        ),
                                                        span: regex-automata/src/util/wire.rs:519:8: 519:17 (#0),
                                                    },
                                                    Expr {
                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).15),
                                                        kind: Path(
                                                            Resolved(
                                                                None,
                                                                Path {
                                                                    span: regex-automata/src/util/wire.rs:519:20: 519:26 (#0),
                                                                    res: Local(
                                                                        HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                                                    ),
                                                                    segments: [
                                                                        PathSegment {
                                                                            ident: nwrite#0,
                                                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).16),
                                                                            res: Local(
                                                                                HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                                                            ),
                                                                            args: None,
                                                                            infer_args: true,
                                                                        },
                                                                    ],
                                                                },
                                                            ),
                                                        ),
                                                        span: regex-automata/src/util/wire.rs:519:20: 519:26 (#0),
                                                    },
                                                ),
                                                span: regex-automata/src/util/wire.rs:519:8: 519:26 (#0),
                                            },
                                        ),
                                        span: regex-automata/src/util/wire.rs:519:8: 519:26 (#5003),
                                    },
                                    Expr {
                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).30),
                                        kind: Block(
                                            Block {
                                                stmts: [
                                                    Stmt {
                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).28),
                                                        kind: Semi(
                                                            Expr {
                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).18),
                                                                kind: Ret(
                                                                    Some(
                                                                        Expr {
                                                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).19),
                                                                            kind: Call(
                                                                                Expr {
                                                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).20),
                                                                                    kind: Path(
                                                                                        Resolved(
                                                                                            None,
                                                                                            Path {
                                                                                                span: regex-automata/src/util/wire.rs:520:16: 520:19 (#0),
                                                                                                res: Def(
                                                                                                    Ctor(
                                                                                                        Variant,
                                                                                                        Fn,
                                                                                                    ),
                                                                                                    DefId(1:42852 ~ core[a245]::result::Result::Err::{constructor#0}),
                                                                                                ),
                                                                                                segments: [
                                                                                                    PathSegment {
                                                                                                        ident: Err#0,
                                                                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).21),
                                                                                                        res: Def(
                                                                                                            Ctor(
                                                                                                                Variant,
                                                                                                                Fn,
                                                                                                            ),
                                                                                                            DefId(1:42852 ~ core[a245]::result::Result::Err::{constructor#0}),
                                                                                                        ),
                                                                                                        args: None,
                                                                                                        infer_args: true,
                                                                                                    },
                                                                                                ],
                                                                                            },
                                                                                        ),
                                                                                    ),
                                                                                    span: regex-automata/src/util/wire.rs:520:16: 520:19 (#0),
                                                                                },
                                                                                [
                                                                                    Expr {
                                                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).22),
                                                                                        kind: Call(
                                                                                            Expr {
                                                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).23),
                                                                                                kind: Path(
                                                                                                    TypeRelative(
                                                                                                        Ty {
                                                                                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).25),
                                                                                                            kind: Path(
                                                                                                                Resolved(
                                                                                                                    None,
                                                                                                                    Path {
                                                                                                                        span: regex-automata/src/util/wire.rs:520:20: 520:34 (#0),
                                                                                                                        res: Def(
                                                                                                                            Struct,
                                                                                                                            DefId(0:6861 ~ regex_automata[00dd]::util::wire::SerializeError),
                                                                                                                        ),
                                                                                                                        segments: [
                                                                                                                            PathSegment {
                                                                                                                                ident: SerializeError#0,
                                                                                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).24),
                                                                                                                                res: Def(
                                                                                                                                    Struct,
                                                                                                                                    DefId(0:6861 ~ regex_automata[00dd]::util::wire::SerializeError),
                                                                                                                                ),
                                                                                                                                args: None,
                                                                                                                                infer_args: true,
                                                                                                                            },
                                                                                                                        ],
                                                                                                                    },
                                                                                                                ),
                                                                                                            ),
                                                                                                            span: regex-automata/src/util/wire.rs:520:20: 520:34 (#0),
                                                                                                        },
                                                                                                        PathSegment {
                                                                                                            ident: buffer_too_small#0,
                                                                                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).26),
                                                                                                            res: Err,
                                                                                                            args: None,
                                                                                                            infer_args: true,
                                                                                                        },
                                                                                                    ),
                                                                                                ),
                                                                                                span: regex-automata/src/util/wire.rs:520:20: 520:52 (#0),
                                                                                            },
                                                                                            [
                                                                                                Expr {
                                                                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).27),
                                                                                                    kind: Lit(
                                                                                                        Spanned {
                                                                                                            node: Str(
                                                                                                                "endianness check",
                                                                                                                Cooked,
                                                                                                            ),
                                                                                                            span: regex-automata/src/util/wire.rs:520:53: 520:71 (#0),
                                                                                                        },
                                                                                                    ),
                                                                                                    span: regex-automata/src/util/wire.rs:520:53: 520:71 (#0),
                                                                                                },
                                                                                            ],
                                                                                        ),
                                                                                        span: regex-automata/src/util/wire.rs:520:20: 520:72 (#0),
                                                                                    },
                                                                                ],
                                                                            ),
                                                                            span: regex-automata/src/util/wire.rs:520:16: 520:73 (#0),
                                                                        },
                                                                    ),
                                                                ),
                                                                span: regex-automata/src/util/wire.rs:520:9: 520:73 (#0),
                                                            },
                                                        ),
                                                        span: regex-automata/src/util/wire.rs:520:9: 520:74 (#0),
                                                    },
                                                ],
                                                expr: None,
                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).29),
                                                rules: DefaultBlock,
                                                span: regex-automata/src/util/wire.rs:519:27: 521:6 (#0),
                                                targeted_by_break: false,
                                            },
                                            None,
                                        ),
                                        span: regex-automata/src/util/wire.rs:519:27: 521:6 (#0),
                                    },
                                    None,
                                ),
                                span: regex-automata/src/util/wire.rs:519:5: 521:6 (#0),
                            },
                        ),
                        span: regex-automata/src/util/wire.rs:519:5: 521:6 (#0),
                    },
                    Stmt {
                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).40),
                        kind: Semi(
                            Expr {
                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).32),
                                kind: Call(
                                    Expr {
                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).33),
                                        kind: Path(
                                            TypeRelative(
                                                Ty {
                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).35),
                                                    kind: Path(
                                                        Resolved(
                                                            None,
                                                            Path {
                                                                span: regex-automata/src/util/wire.rs:522:5: 522:6 (#0),
                                                                res: Def(
                                                                    TyParam,
                                                                    DefId(0:4054 ~ regex_automata[00dd]::util::wire::write_endianness_check::E),
                                                                ),
                                                                segments: [
                                                                    PathSegment {
                                                                        ident: E#0,
                                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).34),
                                                                        res: Def(
                                                                            TyParam,
                                                                            DefId(0:4054 ~ regex_automata[00dd]::util::wire::write_endianness_check::E),
                                                                        ),
                                                                        args: None,
                                                                        infer_args: true,
                                                                    },
                                                                ],
                                                            },
                                                        ),
                                                    ),
                                                    span: regex-automata/src/util/wire.rs:522:5: 522:6 (#0),
                                                },
                                                PathSegment {
                                                    ident: write_u32#0,
                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).36),
                                                    res: Err,
                                                    args: None,
                                                    infer_args: true,
                                                },
                                            ),
                                        ),
                                        span: regex-automata/src/util/wire.rs:522:5: 522:17 (#0),
                                    },
                                    [
                                        Expr {
                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).37),
                                            kind: Lit(
                                                Spanned {
                                                    node: Int(
                                                        Pu128(
                                                            65279,
                                                        ),
                                                        Unsuffixed,
                                                    ),
                                                    span: regex-automata/src/util/wire.rs:522:18: 522:24 (#0),
                                                },
                                            ),
                                            span: regex-automata/src/util/wire.rs:522:18: 522:24 (#0),
                                        },
                                        Expr {
                                            hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).38),
                                            kind: Path(
                                                Resolved(
                                                    None,
                                                    Path {
                                                        span: regex-automata/src/util/wire.rs:522:26: 522:29 (#0),
                                                        res: Local(
                                                            HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                                                        ),
                                                        segments: [
                                                            PathSegment {
                                                                ident: dst#0,
                                                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).39),
                                                                res: Local(
                                                                    HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).2),
                                                                ),
                                                                args: None,
                                                                infer_args: true,
                                                            },
                                                        ],
                                                    },
                                                ),
                                            ),
                                            span: regex-automata/src/util/wire.rs:522:26: 522:29 (#0),
                                        },
                                    ],
                                ),
                                span: regex-automata/src/util/wire.rs:522:5: 522:30 (#0),
                            },
                        ),
                        span: regex-automata/src/util/wire.rs:522:5: 522:31 (#0),
                    },
                ],
                expr: Some(
                    Expr {
                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).41),
                        kind: Call(
                            Expr {
                                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).42),
                                kind: Path(
                                    Resolved(
                                        None,
                                        Path {
                                            span: regex-automata/src/util/wire.rs:523:5: 523:7 (#0),
                                            res: Def(
                                                Ctor(
                                                    Variant,
                                                    Fn,
                                                ),
                                                DefId(1:42849 ~ core[a245]::result::Result::Ok::{constructor#0}),
                                            ),
                                            segments: [
                                                PathSegment {
                                                    ident: Ok#0,
                                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).43),
                                                    res: Def(
                                                        Ctor(
                                                            Variant,
                                                            Fn,
                                                        ),
                                                        DefId(1:42849 ~ core[a245]::result::Result::Ok::{constructor#0}),
                                                    ),
                                                    args: None,
                                                    infer_args: true,
                                                },
                                            ],
                                        },
                                    ),
                                ),
                                span: regex-automata/src/util/wire.rs:523:5: 523:7 (#0),
                            },
                            [
                                Expr {
                                    hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).44),
                                    kind: Path(
                                        Resolved(
                                            None,
                                            Path {
                                                span: regex-automata/src/util/wire.rs:523:8: 523:14 (#0),
                                                res: Local(
                                                    HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                                ),
                                                segments: [
                                                    PathSegment {
                                                        ident: nwrite#0,
                                                        hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).45),
                                                        res: Local(
                                                            HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).8),
                                                        ),
                                                        args: None,
                                                        infer_args: true,
                                                    },
                                                ],
                                            },
                                        ),
                                    ),
                                    span: regex-automata/src/util/wire.rs:523:8: 523:14 (#0),
                                },
                            ],
                        ),
                        span: regex-automata/src/util/wire.rs:523:5: 523:15 (#0),
                    },
                ),
                hir_id: HirId(DefId(0:4053 ~ regex_automata[00dd]::util::wire::write_endianness_check).46),
                rules: DefaultBlock,
                span: regex-automata/src/util/wire.rs:517:36: 524:2 (#0),
                targeted_by_break: false,
            },
            None,
        ),
        span: regex-automata/src/util/wire.rs:517:36: 524:2 (#0),
    },
}