
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035931                       # Number of seconds simulated
sim_ticks                                 35931052000                       # Number of ticks simulated
final_tick                                35931052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52358                       # Simulator instruction rate (inst/s)
host_op_rate                                   104621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21186813                       # Simulator tick rate (ticks/s)
host_mem_usage                                 847628                       # Number of bytes of host memory used
host_seconds                                  1695.92                       # Real time elapsed on the host
sim_insts                                    88795283                       # Number of instructions simulated
sim_ops                                     177428672                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       909696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             909696                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        14214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14214                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     25317823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25317823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0     25317823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25317823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14214                       # Number of read requests accepted
system.mem_ctrls.avgNetLat                       0.00                       # Average network latency to DRAM controller
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 909696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  909696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   35930983500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.625148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.517638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.341738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3111     61.51%     61.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1050     20.76%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          276      5.46%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          151      2.99%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           75      1.48%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      1.21%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      0.59%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.53%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          277      5.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5058                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    500175990                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               766688490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   71070000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35188.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53938.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        25.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2527858.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16036440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8508390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                49030380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             76606290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               917760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        45403920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11577120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8553636360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8787531540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.566494                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          35760654275                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1298250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10944000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  35630947500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     30149500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     158125475                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     99587275                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20149080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10686720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                52457580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             79275030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        50588070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11593440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8549497260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8802202380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            244.974799                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          35754756782                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1189501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11464000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  35613700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     30189500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     163604217                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    110904782                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                6868130                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6868130                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             8400                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             6609007                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 237616                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               452                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        6609007                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           3531668                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         3077339                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4479                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu0.clk_domain.clock                      500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls              235340                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    35931052000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        36202210                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1724234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      20039398                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    6868130                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           3769284                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     34365066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  16945                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles               10019                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu0.fetch.PendingTrapStallCycles          747                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         7707                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1695047                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2425                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          36116268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.108206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.474260                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29220215     80.91%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  243651      0.67%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  121253      0.34%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  360996      1.00%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2451465      6.79%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7569      0.02%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  359349      0.99%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  358834      0.99%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2992936      8.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            36116268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.189716                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.553541                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1537485                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             29272406                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1263614                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              4034281                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8472                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              39943982                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8472                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2201708                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                7753057                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      15928471                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2642270                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              7582280                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              39903348                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents              4662923                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 13080                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               1826467                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 42381                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           44724307                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             87099477                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        42456205                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            17620                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             44227127                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  497180                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            235375                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        235378                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 25282806                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             6150136                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             256386                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1156                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             300                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  39594461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             235416                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 39830924                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             6708                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         329062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       496303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     36116268                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.102853                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.559145                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           19366690     53.62%     53.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6137458     16.99%     70.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3820082     10.58%     81.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3701014     10.25%     91.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1767284      4.89%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             684436      1.90%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             263179      0.73%     98.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             129130      0.36%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             246995      0.68%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       36116268                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   5749     25.58%     25.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     25.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     25.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   50      0.22%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 15831     70.43%     96.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  702      3.12%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               94      0.42%     99.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              51      0.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             4176      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             33201352     83.36%     83.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              117724      0.30%     83.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1211      0.00%     83.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               4248      0.01%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             6245100     15.68%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             251473      0.63%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5196      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           444      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              39830924                       # Type of FU issued
system.cpu0.iq.rate                          1.100235                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      22477                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000564                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         115786803                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         40143323                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     39682203                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              20498                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             15674                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         6149                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              39839012                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  10213                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            2752                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        45273                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         9860                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       112766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8472                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 122880                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 5709                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           39829877                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             2068                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              6150136                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              256386                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            235383                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   567                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4745                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1859                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         8832                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               10691                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             39810500                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              6244141                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            20424                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6495095                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 6817947                       # Number of branches executed
system.cpu0.iew.exec_stores                    250954                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.099670                       # Inst execution rate
system.cpu0.iew.wb_sent                      39693227                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     39688352                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 28314965                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 39578306                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.096296                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.715416                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         329133                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         235340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8420                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     36066841                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.095211                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.320590                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     25596239     70.97%     70.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3760466     10.43%     81.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       480051      1.33%     82.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2930830      8.13%     90.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         8525      0.02%     90.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         4959      0.01%     90.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       119158      0.33%     91.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       118990      0.33%     91.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3047623      8.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     36066841                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            19761010                       # Number of instructions committed
system.cpu0.commit.committedOps              39500815                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       6351389                       # Number of memory references committed
system.cpu0.commit.loads                      6104863                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                   6804821                       # Number of branches committed
system.cpu0.commit.fp_insts                      3624                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 39497366                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              236006                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         1326      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33026871     83.61%     83.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         117707      0.30%     83.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1171      0.00%     83.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          2351      0.01%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6104037     15.45%     99.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        246142      0.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          826      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         39500815                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3047623                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    72849140                       # The number of ROB reads
system.cpu0.rob.rob_writes                   79709921                       # The number of ROB writes
system.cpu0.timesIdled                            790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          85942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   19761010                       # Number of Instructions Simulated
system.cpu0.committedOps                     39500815                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.832002                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.832002                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.545851                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.545851                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                42313608                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32968520                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     9195                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    5324                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 21969220                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                11943818                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22481722                       # number of misc regfile reads
system.cpu1.branchPred.lookups                8732072                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8732072                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8703                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8239122                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 471767                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               484                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        8239122                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           4579643                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         3659479                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         4760                       # Number of mispredicted indirect branches.
system.cpu1.clk_domain.clock                      500                       # Clock period in ticks
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls              469288                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    35931052000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        54007244                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3128921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      24937593                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8732072                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5051410                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     50766106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  17533                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles               11668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          420                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles         6587                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3099636                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2609                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          53922491                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.923824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.290309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45395805     84.19%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    8412      0.02%     84.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  238174      0.44%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  946736      1.76%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2681562      4.97%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8149      0.02%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  240908      0.45%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  944499      1.75%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 3458246      6.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            53922491                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.161683                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.461745                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1770964                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             45797995                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1732344                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              4612412                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8766                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              49731690                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  8766                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2930460                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                7627863                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      31743919                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  3444015                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8167458                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              49689775                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents              4509155                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 12408                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               1874810                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 34575                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           54272991                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            111120304                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        54476814                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            18951                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             53762417                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  510574                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            469323                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        469326                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 29463848                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             7313219                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             491323                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1328                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             365                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  49143814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             469356                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 49612442                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             6757                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         337943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       508138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            68                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     53922491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.920070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.574084                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           34147694     63.33%     63.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7901244     14.65%     77.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3276423      6.08%     84.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4171127      7.74%     91.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1677387      3.11%     94.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1062175      1.97%     96.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1192857      2.21%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             481266      0.89%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12318      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       53922491                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 240706     93.27%     93.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   55      0.02%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16426      6.36%     99.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  749      0.29%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               85      0.03%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              48      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             4234      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             41467356     83.58%     83.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              234799      0.47%     84.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 1202      0.00%     84.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               4431      0.01%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7409815     14.94%     99.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             486159      0.98%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           4009      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           437      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              49612442                       # Type of FU issued
system.cpu1.iq.rate                          0.918626                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     258069                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005202                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         153393722                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         49934129                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     49461561                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              18479                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             17044                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         6399                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              49857081                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   9196                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            3800                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        46668                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        10519                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       113565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8766                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 114471                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 5781                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           49613170                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2172                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              7313219                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              491323                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            469328                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   546                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 4877                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1916                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9276                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               11192                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             49591341                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              7407364                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            21101                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     7892918                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 8680341                       # Number of branches executed
system.cpu1.iew.exec_stores                    485554                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.918235                       # Inst execution rate
system.cpu1.iew.wb_sent                      49473158                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     49467960                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 34400215                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 49316249                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.915950                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.697543                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         338063                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         469288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8721                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     53871574                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.914680                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.126274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     40606837     75.38%     75.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4574113      8.49%     83.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       713528      1.32%     85.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3628318      6.74%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       477992      0.89%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         5028      0.01%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       236255      0.44%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1558      0.00%     93.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3627945      6.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     53871574                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            24650840                       # Number of instructions committed
system.cpu1.commit.committedOps              49275227                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7747355                       # Number of memory references committed
system.cpu1.commit.loads                      7266551                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                   8666749                       # Number of branches committed
system.cpu1.commit.fp_insts                      3624                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 49271778                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              469954                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         1326      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41288245     83.79%     83.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         234779      0.48%     84.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1171      0.00%     84.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2351      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7265725     14.75%     99.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        480420      0.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          826      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         49275227                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              3627945                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    99856893                       # The number of ROB reads
system.cpu1.rob.rob_writes                   99278166                       # The number of ROB writes
system.cpu1.timesIdled                            785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          84753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                   24650840                       # Number of Instructions Simulated
system.cpu1.committedOps                     49275227                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.190889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.190889                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.456436                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.456436                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                54325513                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41001987                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     9643                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5607                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 28961800                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13919408                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               27482924                       # number of misc regfile reads
system.cpu2.branchPred.lookups               10535427                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         10535427                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             8415                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             9819308                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 695984                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               448                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        9819308                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           5594992                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         4224316                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         4451                       # Number of mispredicted indirect branches.
system.cpu2.clk_domain.clock                      500                       # Clock period in ticks
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls              693640                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    35931052000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        71862105                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           4934146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      29684868                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   10535427                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           6290976                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     66813405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  16963                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles               11926                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          393                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles         6531                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  4905866                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2611                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          71774895                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.826183                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.169553                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                60861002     84.79%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1049391      1.46%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  350828      0.49%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1049036      1.46%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2451297      3.42%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  354661      0.49%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  700043      0.98%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1046813      1.46%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3911824      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            71774895                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.146606                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.413081                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1997850                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             61487081                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  3560203                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              4721280                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8481                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              59219582                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8481                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3490051                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                7633094                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      47282168                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5132645                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8228456                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              59178974                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents              4461823                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 12394                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents               1799473                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 50955                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           63555684                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            134371525                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        66111021                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            16347                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             63059721                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  495963                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            693673                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        693675                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 29358110                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             8450392                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             715886                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1935                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             213                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  58412643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             693709                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 59110451                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             6640                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         328108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       493245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            69                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     71774895                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.823553                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.579359                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48777311     67.96%     67.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            9347924     13.02%     80.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3574277      4.98%     85.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            5000822      6.97%     92.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1310342      1.83%     94.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1985336      2.77%     97.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             714189      1.00%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             359227      0.50%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             705467      0.98%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       71774895                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 352559     95.54%     95.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   45      0.01%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 15598      4.23%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  701      0.19%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               87      0.02%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              40      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             3978      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49489350     83.72%     83.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              347360      0.59%     84.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 1208      0.00%     84.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4056      0.01%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8549094     14.46%     98.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             711302      1.20%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           3687      0.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           416      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              59110451                       # Type of FU issued
system.cpu2.iq.rate                          0.822554                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     369030                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.006243                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         190354515                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         59420068                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     58959998                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              16952                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             14450                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         5870                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              59467050                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   8453                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            7336                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        45281                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         9485                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       115491                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8481                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 116016                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 5514                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           59106352                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2215                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              8450392                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              715886                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            693679                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   545                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 4614                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1885                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         8867                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               10752                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             59090293                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              8546597                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            20158                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9257377                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                10485410                       # Number of branches executed
system.cpu2.iew.exec_stores                    710780                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.822273                       # Inst execution rate
system.cpu2.iew.wb_sent                      58970755                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     58965868                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 40420479                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 59421757                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.820542                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.680230                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         328142                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         693640                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             8435                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     71725484                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.819489                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.045880                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55983944     78.05%     78.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5590214      7.79%     85.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1050163      1.46%     87.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3847386      5.36%     92.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       355461      0.50%     93.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         5117      0.01%     93.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       349404      0.49%     93.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       348667      0.49%     94.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4195128      5.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     71725484                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            29408445                       # Number of instructions committed
system.cpu2.commit.committedOps              58778244                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       9111512                       # Number of memory references committed
system.cpu2.commit.loads                      8405111                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                  10472089                       # Number of branches committed
system.cpu2.commit.fp_insts                      3624                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 58774795                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              694306                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         1326      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        49314542     83.90%     83.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         347342      0.59%     84.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            1171      0.00%     84.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2351      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8404285     14.30%     98.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        706017      1.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          826      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         58778244                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              4195128                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   126636716                       # The number of ROB reads
system.cpu2.rob.rob_writes                  118262836                       # The number of ROB writes
system.cpu2.timesIdled                            784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          87210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   29408445                       # Number of Instructions Simulated
system.cpu2.committedOps                     58778244                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.443587                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.443587                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.409234                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.409234                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                65974959                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48807111                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     8791                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    5063                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 35724445                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                15855093                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               32349699                       # number of misc regfile reads
system.cpu3.branchPred.lookups                5018923                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5018923                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             8636                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4994179                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   2379                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               478                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        4994179                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           2488626                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         2505553                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4677                       # Number of mispredicted indirect branches.
system.cpu3.clk_domain.clock                      500                       # Clock period in ticks
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                  42                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    35931052000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        18410705                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           5006444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      15266527                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5018923                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2491005                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     13290247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  17553                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles               11298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          676                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles         6383                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  4975693                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 2637                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          18323847                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.660010                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.888238                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                13264967     72.39%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    9883      0.05%     72.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    3760      0.02%     72.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    8360      0.05%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2468446     13.47%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8484      0.05%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    6561      0.04%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7366      0.04%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 2546020     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            18323847                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.272609                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.829220                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1314528                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             13198071                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    93007                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              3709455                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  8776                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              30332658                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  8776                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1744934                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                7804364                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3836                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1366875                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              7395052                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              30290328                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents              4706579                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 30232                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents               1844183                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 28088                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           35433394                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             63458421                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        30692014                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            18869                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             34917275                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  516119                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                75                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            78                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 24390317                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5023144                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              24697                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            14722                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1501                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  30214486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                113                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 30224537                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             6995                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         340213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       512082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            71                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     18323847                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.649465                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.344982                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4333760     23.65%     23.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5171048     28.22%     51.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3616657     19.74%     71.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3370098     18.39%     90.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1545804      8.44%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             230375      1.26%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              30483      0.17%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              13084      0.07%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              12538      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       18323847                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   5990     22.50%     22.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   52      0.20%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19685     73.96%     96.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  736      2.77%     99.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              104      0.39%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              50      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             4226      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             25057229     82.90%     82.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1107      0.00%     82.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 1196      0.00%     82.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4364      0.01%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5132076     16.98%     99.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              19528      0.06%     99.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4375      0.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           436      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30224537                       # Type of FU issued
system.cpu3.iq.rate                          1.641683                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      26617                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000881                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          78787373                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         30537861                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     30061028                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              19160                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             17078                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         6352                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              30237407                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                   9521                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            9842                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        47437                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        10353                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked       127304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  8776                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 123809                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 5815                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           30214599                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             2099                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5023144                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               24697                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                81                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   556                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4850                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1884                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         9186                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               11070                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             30203626                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5130161                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            20911                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5149146                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4967501                       # Number of branches executed
system.cpu3.iew.exec_stores                     18985                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.640547                       # Inst execution rate
system.cpu3.iew.wb_sent                      30072440                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     30067380                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 22283707                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 29640384                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.633147                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.751802                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         340250                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             8659                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     18272527                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.634935                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.718563                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     10784204     59.02%     59.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2500635     13.69%     72.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        13420      0.07%     72.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2476779     13.55%     86.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         9694      0.05%     86.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         5239      0.03%     86.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2502      0.01%     86.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         3841      0.02%     86.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2476213     13.55%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     18272527                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14974988                       # Number of instructions committed
system.cpu3.commit.committedOps              29874386                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4990051                       # Number of memory references committed
system.cpu3.commit.loads                      4975707                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                   4954008                       # Number of branches committed
system.cpu3.commit.fp_insts                      3624                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 29870937                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 708                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         1326      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        24878455     83.28%     83.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1032      0.00%     83.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            1171      0.00%     83.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2351      0.01%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4974881     16.65%     99.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         13960      0.05%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          826      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29874386                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              2476213                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    46010924                       # The number of ROB reads
system.cpu3.rob.rob_writes                   60481305                       # The number of ROB writes
system.cpu3.timesIdled                            785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          86858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                   14974988                       # Number of Instructions Simulated
system.cpu3.committedOps                     29874386                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.229430                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.229430                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.813385                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.813385                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                30563463                       # number of integer regfile reads
system.cpu3.int_regfile_writes               25077840                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     9428                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    5545                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 15013516                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                10060392                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17567573                       # number of misc regfile reads
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON    35931052000                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                        10779148                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq            10492328                       # Transaction distribution
system.piobus.trans_dist::ReadResp           10492328                       # Transaction distribution
system.piobus.trans_dist::WriteReq                 44                       # Transaction distribution
system.piobus.trans_dist::WriteResp                44                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port      5127176                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port      5351160                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port      5585150                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port      4921258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total               20984744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port     20508704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port     21404640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port     22340600                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port     19685032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                83938976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy         13888619000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              38.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy         7690764000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization             21.4                       # Layer utilization (%)
system.piobus.respLayer4.occupancy         8026740000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization             22.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy         8377725000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization             23.3                       # Layer utilization (%)
system.piobus.respLayer8.occupancy         7381887000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization             20.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples     32469019                      
system.ruby.outstanding_req_hist_seqr::mean     1.182599                      
system.ruby.outstanding_req_hist_seqr::gmean     1.123913                      
system.ruby.outstanding_req_hist_seqr::stdev     0.468245                      
system.ruby.outstanding_req_hist_seqr    |    27620502     85.07%     85.07% |     4814019     14.83%     99.89% |       32502      0.10%     99.99% |        1861      0.01%    100.00% |         131      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     32469019                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       32469019                      
system.ruby.latency_hist_seqr::mean          1.080280                      
system.ruby.latency_hist_seqr::gmean         1.002479                      
system.ruby.latency_hist_seqr::stdev         4.158070                      
system.ruby.latency_hist_seqr            |    32458586     99.97%     99.97% |        9181      0.03%    100.00% |         979      0.00%    100.00% |          53      0.00%    100.00% |          74      0.00%    100.00% |         104      0.00%    100.00% |          30      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.latency_hist_seqr::total         32469019                      
system.ruby.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.hit_latency_hist_seqr::samples     32454581                      
system.ruby.hit_latency_hist_seqr::mean      1.001573                      
system.ruby.hit_latency_hist_seqr::gmean     1.000209                      
system.ruby.hit_latency_hist_seqr::stdev     0.207250                      
system.ruby.hit_latency_hist_seqr        |    32452661     99.99%     99.99% |           0      0.00%     99.99% |         152      0.00%     99.99% |        1428      0.00%    100.00% |         240      0.00%    100.00% |          71      0.00%    100.00% |          19      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     32454581                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        14438                      
system.ruby.miss_latency_hist_seqr::mean   178.002147                      
system.ruby.miss_latency_hist_seqr::gmean   163.518862                      
system.ruby.miss_latency_hist_seqr::stdev    86.431651                      
system.ruby.miss_latency_hist_seqr       |        4005     27.74%     27.74% |        9181     63.59%     91.33% |         979      6.78%     98.11% |          53      0.37%     98.48% |          74      0.51%     98.99% |         104      0.72%     99.71% |          30      0.21%     99.92% |           3      0.02%     99.94% |           1      0.01%     99.94% |           8      0.06%    100.00%
system.ruby.miss_latency_hist_seqr::total        14438                      
system.ruby.L1Cache.incomplete_times_seqr          224                      
system.ruby.Directory.incomplete_times_seqr        14210                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      3807712                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2805                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      3810517                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      1693689                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1191                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      1694880                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          325                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           25                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          112                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load       113258                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           756                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      5090988                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         2775                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      5093763                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3098271                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1187                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3099458                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load          411                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store           22                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          138                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load       113937                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           773                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits      6333767                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         2849                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      6336616                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4904513                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1188                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4905701                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load          720                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store           24                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          739                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       114889                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           783                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      2542948                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         2943                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      2545891                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4974333                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1204                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4975537                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load          923                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store           28                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store         1171                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load       126049                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           772                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits         6440                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          216                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         6656                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         1748                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        14610                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        16358                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     0.028280                      
system.ruby.network.routers0.msg_count.Request_Control::1         3996                      
system.ruby.network.routers0.msg_count.Response_Data::4         3501                      
system.ruby.network.routers0.msg_count.ResponseL2hit_Data::4          494                      
system.ruby.network.routers0.msg_count.ResponseLocal_Data::4            5                      
system.ruby.network.routers0.msg_count.Response_Control::4            6                      
system.ruby.network.routers0.msg_count.Writeback_Data::4         2425                      
system.ruby.network.routers0.msg_count.Broadcast_Control::1        16358                      
system.ruby.network.routers0.msg_count.Persistent_Control::3         3104                      
system.ruby.network.routers0.msg_bytes.Request_Control::1        31968                      
system.ruby.network.routers0.msg_bytes.Response_Data::4       252072                      
system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::4        35568                      
system.ruby.network.routers0.msg_bytes.ResponseLocal_Data::4          360                      
system.ruby.network.routers0.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::4       174600                      
system.ruby.network.routers0.msg_bytes.Broadcast_Control::1       130864                      
system.ruby.network.routers0.msg_bytes.Persistent_Control::3        24832                      
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     0.027975                      
system.ruby.network.routers1.msg_count.Request_Control::1         3962                      
system.ruby.network.routers1.msg_count.Response_Data::4         3517                      
system.ruby.network.routers1.msg_count.ResponseL2hit_Data::4          444                      
system.ruby.network.routers1.msg_count.ResponseLocal_Data::4           18                      
system.ruby.network.routers1.msg_count.Response_Control::4           19                      
system.ruby.network.routers1.msg_count.Writeback_Data::4         2392                      
system.ruby.network.routers1.msg_count.Broadcast_Control::1        16358                      
system.ruby.network.routers1.msg_count.Persistent_Control::3         2736                      
system.ruby.network.routers1.msg_bytes.Request_Control::1        31696                      
system.ruby.network.routers1.msg_bytes.Response_Data::4       253224                      
system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::4        31968                      
system.ruby.network.routers1.msg_bytes.ResponseLocal_Data::4         1296                      
system.ruby.network.routers1.msg_bytes.Response_Control::4          152                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::4       172224                      
system.ruby.network.routers1.msg_bytes.Broadcast_Control::1       130864                      
system.ruby.network.routers1.msg_bytes.Persistent_Control::3        21888                      
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     0.028703                      
system.ruby.network.routers2.msg_count.Request_Control::1         4037                      
system.ruby.network.routers2.msg_count.Response_Data::4         3565                      
system.ruby.network.routers2.msg_count.ResponseL2hit_Data::4          471                      
system.ruby.network.routers2.msg_count.ResponseLocal_Data::4           66                      
system.ruby.network.routers2.msg_count.Response_Control::4           67                      
system.ruby.network.routers2.msg_count.Writeback_Data::4         2463                      
system.ruby.network.routers2.msg_count.Broadcast_Control::1        16358                      
system.ruby.network.routers2.msg_count.Persistent_Control::3         2958                      
system.ruby.network.routers2.msg_bytes.Request_Control::1        32296                      
system.ruby.network.routers2.msg_bytes.Response_Data::4       256680                      
system.ruby.network.routers2.msg_bytes.ResponseL2hit_Data::4        33912                      
system.ruby.network.routers2.msg_bytes.ResponseLocal_Data::4         4752                      
system.ruby.network.routers2.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::4       177336                      
system.ruby.network.routers2.msg_bytes.Broadcast_Control::1       130864                      
system.ruby.network.routers2.msg_bytes.Persistent_Control::3        23664                      
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.029563                      
system.ruby.network.routers3.msg_count.Request_Control::1         4147                      
system.ruby.network.routers3.msg_count.Response_Data::4         3636                      
system.ruby.network.routers3.msg_count.ResponseL2hit_Data::4          511                      
system.ruby.network.routers3.msg_count.ResponseLocal_Data::4          127                      
system.ruby.network.routers3.msg_count.Response_Control::4          127                      
system.ruby.network.routers3.msg_count.Writeback_Data::4         2571                      
system.ruby.network.routers3.msg_count.Broadcast_Control::1        16358                      
system.ruby.network.routers3.msg_count.Persistent_Control::3         2742                      
system.ruby.network.routers3.msg_bytes.Request_Control::1        33176                      
system.ruby.network.routers3.msg_bytes.Response_Data::4       261792                      
system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::4        36792                      
system.ruby.network.routers3.msg_bytes.ResponseLocal_Data::4         9144                      
system.ruby.network.routers3.msg_bytes.Response_Control::4         1016                      
system.ruby.network.routers3.msg_bytes.Writeback_Data::4       185112                      
system.ruby.network.routers3.msg_bytes.Broadcast_Control::1       130864                      
system.ruby.network.routers3.msg_bytes.Persistent_Control::3        21936                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized     0.007266                      
system.ruby.network.routers4.msg_count.Request_Control::1          216                      
system.ruby.network.routers4.msg_count.Response_Data::4            5                      
system.ruby.network.routers4.msg_count.ResponseLocal_Data::4          216                      
system.ruby.network.routers4.msg_count.Response_Control::4            7                      
system.ruby.network.routers4.msg_count.Writeback_Data::4            1                      
system.ruby.network.routers4.msg_count.Broadcast_Control::1        16358                      
system.ruby.network.routers4.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers4.msg_bytes.Request_Control::1         1728                      
system.ruby.network.routers4.msg_bytes.Response_Data::4          360                      
system.ruby.network.routers4.msg_bytes.ResponseLocal_Data::4        15552                      
system.ruby.network.routers4.msg_bytes.Response_Control::4           56                      
system.ruby.network.routers4.msg_bytes.Writeback_Data::4           72                      
system.ruby.network.routers4.msg_bytes.Broadcast_Control::1       130864                      
system.ruby.network.routers4.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized     0.050390                      
system.ruby.network.routers5.msg_count.Request_Control::2        14610                      
system.ruby.network.routers5.msg_count.Response_Data::4        14214                      
system.ruby.network.routers5.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers5.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers5.msg_bytes.Response_Data::4      1023408                      
system.ruby.network.routers5.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     0.048511                      
system.ruby.network.routers6.msg_count.Request_Control::1        16358                      
system.ruby.network.routers6.msg_count.Request_Control::2        14610                      
system.ruby.network.routers6.msg_count.ResponseL2hit_Data::4         1920                      
system.ruby.network.routers6.msg_count.Response_Control::4          220                      
system.ruby.network.routers6.msg_count.Writeback_Data::4         9852                      
system.ruby.network.routers6.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers6.msg_bytes.Request_Control::1       130864                      
system.ruby.network.routers6.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers6.msg_bytes.ResponseL2hit_Data::4       138240                      
system.ruby.network.routers6.msg_bytes.Response_Control::4         1760                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::4       709344                      
system.ruby.network.routers6.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.percent_links_utilized     0.034424                      
system.ruby.network.routers7.msg_count.Request_Control::1        16358                      
system.ruby.network.routers7.msg_count.Request_Control::2        14610                      
system.ruby.network.routers7.msg_count.Response_Data::4        14219                      
system.ruby.network.routers7.msg_count.ResponseL2hit_Data::4         1920                      
system.ruby.network.routers7.msg_count.ResponseLocal_Data::4          216                      
system.ruby.network.routers7.msg_count.Response_Control::4          223                      
system.ruby.network.routers7.msg_count.Writeback_Data::4         9852                      
system.ruby.network.routers7.msg_count.Broadcast_Control::1        65432                      
system.ruby.network.routers7.msg_count.Persistent_Control::3        13848                      
system.ruby.network.routers7.msg_bytes.Request_Control::1       130864                      
system.ruby.network.routers7.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers7.msg_bytes.Response_Data::4      1023768                      
system.ruby.network.routers7.msg_bytes.ResponseL2hit_Data::4       138240                      
system.ruby.network.routers7.msg_bytes.ResponseLocal_Data::4        15552                      
system.ruby.network.routers7.msg_bytes.Response_Control::4         1784                      
system.ruby.network.routers7.msg_bytes.Writeback_Data::4       709344                      
system.ruby.network.routers7.msg_bytes.Broadcast_Control::1       523456                      
system.ruby.network.routers7.msg_bytes.Persistent_Control::3       110784                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Request_Control        92904                      
system.ruby.network.msg_count.Response_Data        42657                      
system.ruby.network.msg_count.ResponseL2hit_Data         5760                      
system.ruby.network.msg_count.ResponseLocal_Data          648                      
system.ruby.network.msg_count.Response_Control          669                      
system.ruby.network.msg_count.Writeback_Data        29556                      
system.ruby.network.msg_count.Broadcast_Control       147222                      
system.ruby.network.msg_count.Persistent_Control        32312                      
system.ruby.network.msg_byte.Request_Control       743232                      
system.ruby.network.msg_byte.Response_Data      3071304                      
system.ruby.network.msg_byte.ResponseL2hit_Data       414720                      
system.ruby.network.msg_byte.ResponseLocal_Data        46656                      
system.ruby.network.msg_byte.Response_Control         5352                      
system.ruby.network.msg_byte.Writeback_Data      2128032                      
system.ruby.network.msg_byte.Broadcast_Control      1177776                      
system.ruby.network.msg_byte.Persistent_Control       258496                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  35931052000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     0.035230                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         3501                      
system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::4          494                      
system.ruby.network.routers0.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers0.throttle0.msg_count.Broadcast_Control::1        12362                      
system.ruby.network.routers0.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4       252072                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::4        35568                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers0.throttle0.msg_bytes.Broadcast_Control::1        98896                      
system.ruby.network.routers0.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers0.throttle1.link_utilization     0.021329                      
system.ruby.network.routers0.throttle1.msg_count.Request_Control::1         3996                      
system.ruby.network.routers0.throttle1.msg_count.ResponseLocal_Data::4            4                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::4            6                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::4         2425                      
system.ruby.network.routers0.throttle1.msg_count.Broadcast_Control::1         3996                      
system.ruby.network.routers0.throttle1.msg_count.Persistent_Control::3          796                      
system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::1        31968                      
system.ruby.network.routers0.throttle1.msg_bytes.ResponseLocal_Data::4          288                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::4       174600                      
system.ruby.network.routers0.throttle1.msg_bytes.Broadcast_Control::1        31968                      
system.ruby.network.routers0.throttle1.msg_bytes.Persistent_Control::3         6368                      
system.ruby.network.routers1.throttle0.link_utilization     0.035041                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::4         3517                      
system.ruby.network.routers1.throttle0.msg_count.ResponseL2hit_Data::4          444                      
system.ruby.network.routers1.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers1.throttle0.msg_count.Broadcast_Control::1        12396                      
system.ruby.network.routers1.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::4       253224                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseL2hit_Data::4        31968                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers1.throttle0.msg_bytes.Broadcast_Control::1        99168                      
system.ruby.network.routers1.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers1.throttle1.link_utilization     0.020909                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::1         3962                      
system.ruby.network.routers1.throttle1.msg_count.ResponseLocal_Data::4           17                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::4           19                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::4         2392                      
system.ruby.network.routers1.throttle1.msg_count.Broadcast_Control::1         3962                      
system.ruby.network.routers1.throttle1.msg_count.Persistent_Control::3          428                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::1        31696                      
system.ruby.network.routers1.throttle1.msg_bytes.ResponseLocal_Data::4         1224                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::4          152                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::4       172224                      
system.ruby.network.routers1.throttle1.msg_bytes.Broadcast_Control::1        31696                      
system.ruby.network.routers1.throttle1.msg_bytes.Persistent_Control::3         3424                      
system.ruby.network.routers2.throttle0.link_utilization     0.035458                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4         3565                      
system.ruby.network.routers2.throttle0.msg_count.ResponseL2hit_Data::4          471                      
system.ruby.network.routers2.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers2.throttle0.msg_count.Broadcast_Control::1        12321                      
system.ruby.network.routers2.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4       256680                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseL2hit_Data::4        33912                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers2.throttle0.msg_bytes.Broadcast_Control::1        98568                      
system.ruby.network.routers2.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers2.throttle1.link_utilization     0.021947                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::1         4037                      
system.ruby.network.routers2.throttle1.msg_count.ResponseLocal_Data::4           65                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::4           67                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::4         2463                      
system.ruby.network.routers2.throttle1.msg_count.Broadcast_Control::1         4037                      
system.ruby.network.routers2.throttle1.msg_count.Persistent_Control::3          650                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::1        32296                      
system.ruby.network.routers2.throttle1.msg_bytes.ResponseLocal_Data::4         4680                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::4       177336                      
system.ruby.network.routers2.throttle1.msg_bytes.Broadcast_Control::1        32296                      
system.ruby.network.routers2.throttle1.msg_bytes.Persistent_Control::3         5200                      
system.ruby.network.routers3.throttle0.link_utilization     0.036070                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4         3636                      
system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::4          511                      
system.ruby.network.routers3.throttle0.msg_count.Broadcast_Control::1        12211                      
system.ruby.network.routers3.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4       261792                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::4        36792                      
system.ruby.network.routers3.throttle0.msg_bytes.Broadcast_Control::1        97688                      
system.ruby.network.routers3.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers3.throttle1.link_utilization     0.023056                      
system.ruby.network.routers3.throttle1.msg_count.Request_Control::1         4147                      
system.ruby.network.routers3.throttle1.msg_count.ResponseLocal_Data::4          127                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::4          127                      
system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::4         2571                      
system.ruby.network.routers3.throttle1.msg_count.Broadcast_Control::1         4147                      
system.ruby.network.routers3.throttle1.msg_count.Persistent_Control::3          434                      
system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::1        33176                      
system.ruby.network.routers3.throttle1.msg_bytes.ResponseLocal_Data::4         9144                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::4         1016                      
system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::4       185112                      
system.ruby.network.routers3.throttle1.msg_bytes.Broadcast_Control::1        33176                      
system.ruby.network.routers3.throttle1.msg_bytes.Persistent_Control::3         3472                      
system.ruby.network.routers4.throttle0.link_utilization     0.014173                      
system.ruby.network.routers4.throttle0.msg_count.ResponseLocal_Data::4          213                      
system.ruby.network.routers4.throttle0.msg_count.Response_Control::4            3                      
system.ruby.network.routers4.throttle0.msg_count.Broadcast_Control::1        16142                      
system.ruby.network.routers4.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers4.throttle0.msg_bytes.ResponseLocal_Data::4        15336                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Control::4           24                      
system.ruby.network.routers4.throttle0.msg_bytes.Broadcast_Control::1       129136                      
system.ruby.network.routers4.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers4.throttle1.link_utilization     0.000360                      
system.ruby.network.routers4.throttle1.msg_count.Request_Control::1          216                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::4            5                      
system.ruby.network.routers4.throttle1.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers4.throttle1.msg_count.Response_Control::4            4                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Data::4            1                      
system.ruby.network.routers4.throttle1.msg_count.Broadcast_Control::1          216                      
system.ruby.network.routers4.throttle1.msg_bytes.Request_Control::1         1728                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::4          360                      
system.ruby.network.routers4.throttle1.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Control::4           32                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Data::4           72                      
system.ruby.network.routers4.throttle1.msg_bytes.Broadcast_Control::1         1728                      
system.ruby.network.routers5.throttle0.link_utilization     0.011771                      
system.ruby.network.routers5.throttle0.msg_count.Request_Control::2        14610                      
system.ruby.network.routers5.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers5.throttle0.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers5.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers5.throttle1.link_utilization     0.089008                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4        14214                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4      1023408                      
system.ruby.network.routers6.throttle0.link_utilization     0.074834                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::1        16358                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::4          220                      
system.ruby.network.routers6.throttle0.msg_count.Writeback_Data::4         9852                      
system.ruby.network.routers6.throttle0.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::1       130864                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::4         1760                      
system.ruby.network.routers6.throttle0.msg_bytes.Writeback_Data::4       709344                      
system.ruby.network.routers6.throttle0.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers6.throttle1.link_utilization     0.022188                      
system.ruby.network.routers6.throttle1.msg_count.Request_Control::2        14610                      
system.ruby.network.routers6.throttle1.msg_count.ResponseL2hit_Data::4         1920                      
system.ruby.network.routers6.throttle1.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers6.throttle1.msg_bytes.ResponseL2hit_Data::4       138240                      
system.ruby.network.routers7.throttle0.link_utilization     0.034676                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         3501                      
system.ruby.network.routers7.throttle0.msg_count.ResponseL2hit_Data::4          494                      
system.ruby.network.routers7.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers7.throttle0.msg_count.Broadcast_Control::1        12362                      
system.ruby.network.routers7.throttle0.msg_count.Persistent_Control::3         1512                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       252072                      
system.ruby.network.routers7.throttle0.msg_bytes.ResponseL2hit_Data::4        35568                      
system.ruby.network.routers7.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers7.throttle0.msg_bytes.Broadcast_Control::1        98896                      
system.ruby.network.routers7.throttle0.msg_bytes.Persistent_Control::3        12096                      
system.ruby.network.routers7.throttle1.link_utilization     0.034743                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4         3517                      
system.ruby.network.routers7.throttle1.msg_count.ResponseL2hit_Data::4          444                      
system.ruby.network.routers7.throttle1.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers7.throttle1.msg_count.Broadcast_Control::1        12396                      
system.ruby.network.routers7.throttle1.msg_count.Persistent_Control::3         1880                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4       253224                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseL2hit_Data::4        31968                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers7.throttle1.msg_bytes.Broadcast_Control::1        99168                      
system.ruby.network.routers7.throttle1.msg_bytes.Persistent_Control::3        15040                      
system.ruby.network.routers7.throttle2.link_utilization     0.035006                      
system.ruby.network.routers7.throttle2.msg_count.Response_Data::4         3565                      
system.ruby.network.routers7.throttle2.msg_count.ResponseL2hit_Data::4          471                      
system.ruby.network.routers7.throttle2.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers7.throttle2.msg_count.Broadcast_Control::1        12321                      
system.ruby.network.routers7.throttle2.msg_count.Persistent_Control::3         1658                      
system.ruby.network.routers7.throttle2.msg_bytes.Response_Data::4       256680                      
system.ruby.network.routers7.throttle2.msg_bytes.ResponseL2hit_Data::4        33912                      
system.ruby.network.routers7.throttle2.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers7.throttle2.msg_bytes.Broadcast_Control::1        98568                      
system.ruby.network.routers7.throttle2.msg_bytes.Persistent_Control::3        13264                      
system.ruby.network.routers7.throttle3.link_utilization     0.035769                      
system.ruby.network.routers7.throttle3.msg_count.Response_Data::4         3636                      
system.ruby.network.routers7.throttle3.msg_count.ResponseL2hit_Data::4          511                      
system.ruby.network.routers7.throttle3.msg_count.Broadcast_Control::1        12211                      
system.ruby.network.routers7.throttle3.msg_count.Persistent_Control::3         1874                      
system.ruby.network.routers7.throttle3.msg_bytes.Response_Data::4       261792                      
system.ruby.network.routers7.throttle3.msg_bytes.ResponseL2hit_Data::4        36792                      
system.ruby.network.routers7.throttle3.msg_bytes.Broadcast_Control::1        97688                      
system.ruby.network.routers7.throttle3.msg_bytes.Persistent_Control::3        14992                      
system.ruby.network.routers7.throttle4.link_utilization     0.014173                      
system.ruby.network.routers7.throttle4.msg_count.ResponseLocal_Data::4          213                      
system.ruby.network.routers7.throttle4.msg_count.Response_Control::4            3                      
system.ruby.network.routers7.throttle4.msg_count.Broadcast_Control::1        16142                      
system.ruby.network.routers7.throttle4.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers7.throttle4.msg_bytes.ResponseLocal_Data::4        15336                      
system.ruby.network.routers7.throttle4.msg_bytes.Response_Control::4           24                      
system.ruby.network.routers7.throttle4.msg_bytes.Broadcast_Control::1       129136                      
system.ruby.network.routers7.throttle4.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers7.throttle5.link_utilization     0.011771                      
system.ruby.network.routers7.throttle5.msg_count.Request_Control::2        14610                      
system.ruby.network.routers7.throttle5.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers7.throttle5.msg_bytes.Request_Control::2       116880                      
system.ruby.network.routers7.throttle5.msg_bytes.Persistent_Control::3        18464                      
system.ruby.network.routers7.throttle6.link_utilization     0.074834                      
system.ruby.network.routers7.throttle6.msg_count.Request_Control::1        16358                      
system.ruby.network.routers7.throttle6.msg_count.Response_Control::4          220                      
system.ruby.network.routers7.throttle6.msg_count.Writeback_Data::4         9852                      
system.ruby.network.routers7.throttle6.msg_count.Persistent_Control::3         2308                      
system.ruby.network.routers7.throttle6.msg_bytes.Request_Control::1       130864                      
system.ruby.network.routers7.throttle6.msg_bytes.Response_Control::4         1760                      
system.ruby.network.routers7.throttle6.msg_bytes.Writeback_Data::4       709344                      
system.ruby.network.routers7.throttle6.msg_bytes.Persistent_Control::3        18464                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     16339725                      
system.ruby.LD.latency_hist_seqr::mean       1.085572                      
system.ruby.LD.latency_hist_seqr::gmean      1.002729                      
system.ruby.LD.latency_hist_seqr::stdev      4.236201                      
system.ruby.LD.latency_hist_seqr         |    16334269     99.97%     99.97% |        4883      0.03%    100.00% |         410      0.00%    100.00% |          28      0.00%    100.00% |          50      0.00%    100.00% |          68      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      16339725                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.hit_latency_hist_seqr::samples     16331706                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.001946                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000250                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.235944                      
system.ruby.LD.hit_latency_hist_seqr     |    16330563     99.99%     99.99% |           0      0.00%     99.99% |           7      0.00%     99.99% |         879      0.01%    100.00% |         179      0.00%    100.00% |          53      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     16331706                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         8019                      
system.ruby.LD.miss_latency_hist_seqr::mean   171.400175                      
system.ruby.LD.miss_latency_hist_seqr::gmean   154.901965                      
system.ruby.LD.miss_latency_hist_seqr::stdev    86.210509                      
system.ruby.LD.miss_latency_hist_seqr    |        2563     31.96%     31.96% |        4883     60.89%     92.85% |         410      5.11%     97.97% |          28      0.35%     98.32% |          50      0.62%     98.94% |          68      0.85%     99.79% |          15      0.19%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         8019                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      1451359                      
system.ruby.ST.latency_hist_seqr::mean       1.280465                      
system.ruby.ST.latency_hist_seqr::gmean      1.008163                      
system.ruby.ST.latency_hist_seqr::stdev      7.945827                      
system.ruby.ST.latency_hist_seqr         |     1449727     99.89%     99.89% |        1268      0.09%     99.97% |         333      0.02%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       1451359                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.hit_latency_hist_seqr::samples      1449312                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.004913                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000773                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.342872                      
system.ruby.ST.hit_latency_hist_seqr     |     1449023     99.98%     99.98% |           0      0.00%     99.98% |         116      0.01%     99.99% |         142      0.01%    100.00% |          23      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      1449312                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2047                      
system.ruby.ST.miss_latency_hist_seqr::mean   196.376649                      
system.ruby.ST.miss_latency_hist_seqr::gmean   184.477148                      
system.ruby.ST.miss_latency_hist_seqr::stdev    81.045124                      
system.ruby.ST.miss_latency_hist_seqr    |         415     20.27%     20.27% |        1268     61.94%     82.22% |         333     16.27%     98.49% |          11      0.54%     99.02% |           4      0.20%     99.22% |           7      0.34%     99.56% |           9      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2047                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     14675576                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.054061                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.001616                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.454656                      
system.ruby.IFETCH.latency_hist_seqr     |    14672263     99.98%     99.98% |        3001      0.02%    100.00% |         233      0.00%    100.00% |          14      0.00%    100.00% |          20      0.00%    100.00% |          29      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     14675576                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     14671240                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000735                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000096                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.137196                      
system.ruby.IFETCH.hit_latency_hist_seqr |    14670806    100.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |         387      0.00%    100.00% |          32      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     14671240                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4336                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   181.487085                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   170.602486                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    88.126431                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1023     23.59%     23.59% |        3001     69.21%     92.80% |         233      5.37%     98.18% |          14      0.32%     98.50% |          20      0.46%     98.96% |          29      0.67%     99.63% |           6      0.14%     99.77% |           1      0.02%     99.79% |           1      0.02%     99.82% |           8      0.18%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4336                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.latency_hist_seqr::samples         2359                      
system.ruby.RMW_Read.latency_hist_seqr::mean     4.373887                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.165577                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    23.266118                      
system.ruby.RMW_Read.latency_hist_seqr   |        2313     98.05%     98.05% |          10      0.42%     98.47% |           0      0.00%     98.47% |           4      0.17%     98.64% |           3      0.13%     98.77% |          17      0.72%     99.49% |           7      0.30%     99.79% |           2      0.08%     99.87% |           3      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         2359                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         2323                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.589324                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.078047                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     4.016665                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        2269     97.68%     97.68% |           0      0.00%     97.68% |          24      1.03%     98.71% |          20      0.86%     99.57% |           6      0.26%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         2323                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   184.055556                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   179.579632                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    40.939638                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     11.11%     11.11% |           3      8.33%     19.44% |          17     47.22%     66.67% |           7     19.44%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           36                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     32452661                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.000022                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.000015                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     0.004648                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    32451960    100.00%    100.00% |         701      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     32452661                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples          224                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    21.281250                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    17.997615                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev    28.253757                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |         219     97.77%     97.77% |           0      0.00%     97.77% |           0      0.00%     97.77% |           0      0.00%     97.77% |           0      0.00%     97.77% |           0      0.00%     97.77% |           5      2.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total          224                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples         1920                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    27.231771                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    26.676393                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     6.134835                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         152      7.92%      7.92% |        1428     74.38%     82.29% |         240     12.50%     94.79% |          71      3.70%     98.49% |          19      0.99%     99.48% |           7      0.36%     99.84% |           3      0.16%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total         1920                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples        14214                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   180.471929                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   169.305336                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    84.749320                      
system.ruby.Directory.miss_mach_latency_hist_seqr |        3786     26.64%     26.64% |        9176     64.56%     91.19% |         979      6.89%     98.08% |          53      0.37%     98.45% |          74      0.52%     98.97% |         104      0.73%     99.70% |          30      0.21%     99.92% |           3      0.02%     99.94% |           1      0.01%     99.94% |           8      0.06%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total        14214                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean          161                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   160.336572                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    16.832508                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            4                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples     16330563                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000025                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000018                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.005029                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    16330150    100.00%    100.00% |         413      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total     16330563                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples          220                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    21.359091                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.016285                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev    28.504636                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |         215     97.73%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           5      2.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total          220                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples         1143                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    28.449694                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    27.864212                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     6.455618                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           7      0.61%      0.61% |         879     76.90%     77.52% |         179     15.66%     93.18% |          53      4.64%     97.81% |          16      1.40%     99.21% |           6      0.52%     99.74% |           3      0.26%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total         1143                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples         7799                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   175.632645                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   164.594357                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    83.463000                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |        2348     30.11%     30.11% |        4878     62.55%     92.65% |         410      5.26%     97.91% |          28      0.36%     98.27% |          50      0.64%     98.91% |          68      0.87%     99.78% |          15      0.19%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total         7799                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      1449023                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000199                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000138                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.014097                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     1448735     99.98%     99.98% |         288      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      1449023                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples            4                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean           17                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean           17                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total            4                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples          289                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    24.640138                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    24.140320                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     5.471065                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         116     40.14%     40.14% |         142     49.13%     89.27% |          23      7.96%     97.23% |           7      2.42%     99.65% |           1      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total          289                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2043                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   196.727851                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   185.340347                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    80.734297                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |         411     20.12%     20.12% |        1268     62.07%     82.18% |         333     16.30%     98.48% |          11      0.54%     99.02% |           4      0.20%     99.22% |           7      0.34%     99.56% |           9      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total         2043                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     14670806                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    14670806    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     14670806                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples          434                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    25.859447                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.582312                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     4.285543                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           5      1.15%      1.15% |         387     89.17%     90.32% |          32      7.37%     97.70% |           9      2.07%     99.77% |           0      0.00%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total          434                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4336                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   181.487085                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   170.602486                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    88.126431                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1023     23.59%     23.59% |        3001     69.21%     92.80% |         233      5.37%     98.18% |          14      0.32%     98.50% |          20      0.46%     98.96% |          29      0.67%     99.63% |           6      0.14%     99.77% |           1      0.02%     99.79% |           1      0.02%     99.82% |           8      0.18%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4336                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples         2269                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        2269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total         2269                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples           54                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    26.351852                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.352370                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     8.198383                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          24     44.44%     44.44% |          20     37.04%     81.48% |           6     11.11%     92.59% |           2      3.70%     96.30% |           2      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total           54                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   184.055556                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   179.579632                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    40.939638                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     11.11%     11.11% |           3      8.33%     19.44% |          17     47.22%     66.67% |           7     19.44%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           36                      
system.ruby.Directory_Controller.GETX            2255      0.00%      0.00%
system.ruby.Directory_Controller.GETS           12355      0.00%      0.00%
system.ruby.Directory_Controller.Lockdown         1154      0.00%      0.00%
system.ruby.Directory_Controller.Unlockdown         1154      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14214      0.00%      0.00%
system.ruby.Directory_Controller.O.GETX          2079      0.00%      0.00%
system.ruby.Directory_Controller.O.GETS         12135      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX          176      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS          220      0.00%      0.00%
system.ruby.Directory_Controller.NO.Lockdown          254      0.00%      0.00%
system.ruby.Directory_Controller.L.Unlockdown         1154      0.00%      0.00%
system.ruby.Directory_Controller.L_NO_W.Memory_Data          900      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Lockdown          900      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Memory_Data        13314      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     3563593     21.81%     21.81% |     4612523     28.23%     50.04% |     5629775     34.45%     84.49% |     2530506     15.49%     99.98% |        3328      0.02%    100.00%
system.ruby.L1Cache_Controller.Load::total     16339725                      
system.ruby.L1Cache_Controller.Ifetch    |     1694880     11.55%     11.55% |     3099458     21.12%     32.67% |     4905701     33.43%     66.10% |     4975537     33.90%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     14675576                      
system.ruby.L1Cache_Controller.Store     |      246924     16.99%     16.99% |      481240     33.10%     50.09% |      706841     48.62%     98.71% |       15385      1.06%     99.77% |        3328      0.23%    100.00%
system.ruby.L1Cache_Controller.Store::total      1453718                      
system.ruby.L1Cache_Controller.L1_Replacement |        2425     24.61%     24.61% |        2392     24.28%     48.89% |        2463     25.00%     73.89% |        2571     26.10%     99.99% |           1      0.01%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         9852                      
system.ruby.L1Cache_Controller.Data_Shared |         406     25.70%     25.70% |         372     23.54%     49.24% |         384     24.30%     73.54% |         418     26.46%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Shared::total         1580                      
system.ruby.L1Cache_Controller.Data_Owner |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Owner::total            1                      
system.ruby.L1Cache_Controller.Data_All_Tokens |        3590     24.30%     24.30% |        3590     24.30%     48.60% |        3653     24.73%     73.32% |        3728     25.23%     98.56% |         213      1.44%    100.00%
system.ruby.L1Cache_Controller.Data_All_Tokens::total        14774                      
system.ruby.L1Cache_Controller.Ack_All_Tokens |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.Ack_All_Tokens::total            3                      
system.ruby.L1Cache_Controller.Transient_Local_GETX |        1868     19.25%     19.25% |        1868     19.25%     38.50% |        1806     18.61%     57.11% |        1740     17.93%     75.04% |        2422     24.96%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETX::total         9704                      
system.ruby.L1Cache_Controller.Transient_Local_GETS |       10494     18.83%     18.83% |       10528     18.89%     37.72% |       10515     18.87%     56.59% |       10471     18.79%     75.38% |       13720     24.62%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETS::total        55728                      
system.ruby.L1Cache_Controller.Persistent_GETX |         212     14.64%     14.64% |         312     21.55%     36.19% |         221     15.26%     51.45% |         341     23.55%     75.00% |         362     25.00%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETX::total         1448                      
system.ruby.L1Cache_Controller.Persistent_GETS |         544     17.17%     17.17% |         628     19.82%     36.99% |         608     19.19%     56.19% |         596     18.81%     75.00% |         792     25.00%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETS::total         3168                      
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock |        1552     22.41%     22.41% |        1368     19.76%     42.17% |        1479     21.36%     63.53% |        1371     19.80%     83.33% |        1154     16.67%    100.00%
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock::total         6924                      
system.ruby.L1Cache_Controller.Request_Timeout |        2269     29.97%     29.97% |        1718     22.69%     52.67% |        1801     23.79%     76.46% |        1782     23.54%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Request_Timeout::total         7570                      
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers |        3590     24.30%     24.30% |        3590     24.30%     48.60% |        3651     24.71%     73.31% |        3728     25.23%     98.54% |         216      1.46%    100.00%
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers::total        14775                      
system.ruby.L1Cache_Controller.NP.Load   |        2245     24.52%     24.52% |        2215     24.20%     48.72% |        2227     24.33%     73.05% |        2255     24.63%     97.68% |         212      2.32%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         9154                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1191     24.97%     24.97% |        1187     24.88%     49.85% |        1188     24.91%     74.76% |        1204     25.24%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4770                      
system.ruby.L1Cache_Controller.NP.Store  |         514     22.84%     22.84% |         518     23.02%     45.87% |         579     25.73%     71.60% |         639     28.40%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2250                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX |        1867     19.25%     19.25% |        1867     19.25%     38.49% |        1805     18.61%     57.10% |        1739     17.93%     75.03% |        2422     24.97%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX::total         9700                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS |       10490     18.90%     18.90% |       10511     18.94%     37.83% |       10450     18.83%     56.66% |       10345     18.64%     75.30% |       13712     24.70%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS::total        55508                      
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock |         756     16.40%     16.40% |         940     20.39%     36.78% |         829     17.98%     54.76% |         937     20.32%     75.08% |        1149     24.92%    100.00%
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock::total         4611                      
system.ruby.L1Cache_Controller.I.Load    |           2     25.00%     25.00% |           2     25.00%     50.00% |           2     25.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            8                      
system.ruby.L1Cache_Controller.S.Load    |     3275738     26.75%     26.75% |     4091795     33.41%     60.16% |     4874315     39.80%     99.96% |        4755      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total     12246603                      
system.ruby.L1Cache_Controller.S.Ifetch  |      942421     10.21%     10.21% |     3051516     33.06%     43.27% |     2775412     30.07%     73.33% |     2461912     26.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      9231261                      
system.ruby.L1Cache_Controller.S.Store   |          44     25.43%     25.43% |          40     23.12%     48.55% |          41     23.70%     72.25% |          47     27.17%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          173                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         217     27.89%     27.89% |         179     23.01%     50.90% |         180     23.14%     74.04% |         202     25.96%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          778                      
system.ruby.L1Cache_Controller.S.Transient_Local_GETX |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Transient_Local_GETX::total            3                      
system.ruby.L1Cache_Controller.O.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |     2453282    100.00%    100.00% |           9      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total      2453291                      
system.ruby.L1Cache_Controller.O.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            3                      
system.ruby.L1Cache_Controller.O.Transient_Local_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Transient_Local_GETX::total            1                      
system.ruby.L1Cache_Controller.O.Own_Lock_or_Unlock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Own_Lock_or_Unlock::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       16901     21.00%     21.00% |       17312     21.51%     42.52% |       20043     24.91%     67.43% |       23315     28.97%     96.40% |        2895      3.60%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        80466                      
system.ruby.L1Cache_Controller.M.Ifetch  |      750846     13.81%     13.81% |       46332      0.85%     14.66% |     2128684     39.15%     53.81% |     2512005     46.19%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5437867                      
system.ruby.L1Cache_Controller.M.Store   |          47     12.21%     12.21% |          46     11.95%     24.16% |          43     11.17%     35.32% |          41     10.65%     45.97% |         208     54.03%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          385                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        1680     24.08%     24.08% |        1693     24.27%     48.34% |        1761     25.24%     73.58% |        1843     26.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         6977                      
system.ruby.L1Cache_Controller.M.Transient_Local_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Transient_Local_GETS::total            3                      
system.ruby.L1Cache_Controller.M.Persistent_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Persistent_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock |         248     31.47%     31.47% |         163     20.69%     52.16% |         183     23.22%     75.38% |         194     24.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock::total          788                      
system.ruby.L1Cache_Controller.MM.Load   |      257583     17.11%     17.11% |      490003     32.55%     49.67% |      722100     47.97%     97.64% |       35525      2.36%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      1505211                      
system.ruby.L1Cache_Controller.MM.Store  |      244270     16.94%     16.94% |      478544     33.19%     50.13% |      703882     48.82%     98.95% |       12083      0.84%     99.78% |        3112      0.22%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      1441891                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |         528     25.18%     25.18% |         520     24.80%     49.98% |         522     24.89%     74.87% |         526     25.08%     99.95% |           1      0.05%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         2097                      
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS |           4      1.89%      1.89% |          17      8.02%      9.91% |          65     30.66%     40.57% |         126     59.43%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS::total          212                      
system.ruby.L1Cache_Controller.MM.Persistent_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.MM.Persistent_GETS::total            4                      
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock |         150     41.10%     41.10% |          51     13.97%     55.07% |         142     38.90%     93.97% |          22      6.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock::total          365                      
system.ruby.L1Cache_Controller.M_W.Load  |       11082     24.71%     24.71% |       11160     24.89%     49.60% |       11055     24.65%     74.25% |       11335     25.28%     99.53% |         212      0.47%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total        44844                      
system.ruby.L1Cache_Controller.M_W.Ifetch |         422     25.15%     25.15% |         423     25.21%     50.36% |         417     24.85%     75.21% |         416     24.79%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total         1678                      
system.ruby.L1Cache_Controller.M_W.Store |          11     26.19%     26.19% |          12     28.57%     54.76% |           9     21.43%     76.19% |          10     23.81%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           42                      
system.ruby.L1Cache_Controller.M_W.Transient_Local_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Transient_Local_GETS::total            1                      
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock |          17     19.54%     19.54% |          27     31.03%     50.57% |          21     24.14%     74.71% |          22     25.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock::total           87                      
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers |        3021     24.55%     24.55% |        3020     24.54%     49.09% |        3022     24.56%     73.64% |        3032     24.64%     98.28% |         212      1.72%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers::total        12307                      
system.ruby.L1Cache_Controller.MM_W.Load |          42     28.38%     28.38% |          36     24.32%     52.70% |          33     22.30%     75.00% |          37     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total          148                      
system.ruby.L1Cache_Controller.MM_W.Store |        2038     22.71%     22.71% |        2080     23.18%     45.89% |        2287     25.48%     71.37% |        2565     28.58%     99.96% |           4      0.04%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total         8974                      
system.ruby.L1Cache_Controller.MM_W.Transient_Local_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Transient_Local_GETS::total            4                      
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock |           4     23.53%     23.53% |           2     11.76%     35.29% |           6     35.29%     70.59% |           5     29.41%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock::total           17                      
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers |         569     23.06%     23.06% |         570     23.10%     46.15% |         629     25.49%     71.64% |         696     28.20%     99.84% |           4      0.16%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers::total         2468                      
system.ruby.L1Cache_Controller.IM.Data_All_Tokens |         514     22.84%     22.84% |         518     23.02%     45.87% |         579     25.73%     71.60% |         639     28.40%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_All_Tokens::total         2250                      
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock |         146     42.32%     42.32% |          48     13.91%     56.23% |         135     39.13%     95.36% |          16      4.64%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock::total          345                      
system.ruby.L1Cache_Controller.IM.Request_Timeout |         344     29.50%     29.50% |         269     23.07%     52.57% |         359     30.79%     83.36% |         194     16.64%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Request_Timeout::total         1166                      
system.ruby.L1Cache_Controller.SM.Data_All_Tokens |          44     25.43%     25.43% |          40     23.12%     48.55% |          41     23.70%     72.25% |          47     27.17%     99.42% |           1      0.58%    100.00%
system.ruby.L1Cache_Controller.SM.Data_All_Tokens::total          173                      
system.ruby.L1Cache_Controller.OM.Ack_All_Tokens |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack_All_Tokens::total            3                      
system.ruby.L1Cache_Controller.IS.Data_Shared |         406     25.70%     25.70% |         372     23.54%     49.24% |         384     24.30%     73.54% |         418     26.46%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Shared::total         1580                      
system.ruby.L1Cache_Controller.IS.Data_Owner |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Owner::total            1                      
system.ruby.L1Cache_Controller.IS.Data_All_Tokens |        3032     24.55%     24.55% |        3032     24.55%     49.10% |        3033     24.56%     73.65% |        3042     24.63%     98.28% |         212      1.72%    100.00%
system.ruby.L1Cache_Controller.IS.Data_All_Tokens::total        12351                      
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock |         231     32.77%     32.77% |         137     19.43%     52.20% |         163     23.12%     75.32% |         174     24.68%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock::total          705                      
system.ruby.L1Cache_Controller.IS.Request_Timeout |        1925     30.06%     30.06% |        1449     22.63%     52.69% |        1442     22.52%     75.20% |        1588     24.80%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Request_Timeout::total         6404                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETX |         212     14.64%     14.64% |         312     21.55%     36.19% |         221     15.26%     51.45% |         341     23.55%     75.00% |         362     25.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETX::total         1448                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETS |         544     17.20%     17.20% |         628     19.85%     37.05% |         608     19.22%     56.28% |         596     18.84%     75.12% |         787     24.88%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETS::total         3163                      
system.ruby.L1Cache_Controller.I_L.Own_Lock_or_Unlock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Own_Lock_or_Unlock::total            4                      
system.ruby.L1Cache_Controller.S_L.Own_Lock_or_Unlock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_L.Own_Lock_or_Unlock::total            1                      
system.ruby.L2Cache_Controller.L1_GETS          13932      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           2426      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_INV             220      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_Shared_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_All_Tokens         9851      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETX          362      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETS          792      0.00%      0.00%
system.ruby.L2Cache_Controller.Own_Lock_or_Unlock         1154      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS        12343      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         2079      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_INV          208      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Writeback_All_Tokens         8911      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Own_Lock_or_Unlock         1149      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_INV             8      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Writeback_All_Tokens          163      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Persistent_GETS            5      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETX          172      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_Shared_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_All_Tokens          777      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1576      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          171      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.L1_INV            4      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETX          362      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETS          787      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Own_Lock_or_Unlock            5      0.00%      0.00%

---------- End Simulation Statistics   ----------
