$date
	Sun Oct 23 07:38:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#350333
b11010 !
1"
#350334
b11010 &
b11010 %
1$
#350335
0"
#350338
b1101 &
b1101 %
#350342
b101000 &
b101000 %
#350346
b10100 &
b10100 %
#350350
b1010 &
b1010 %
#350354
b101 &
b101 %
#350358
b10000 &
b10000 %
#350362
b1000 &
b1000 %
#350366
b100 &
b100 %
#350370
b10 &
b10 %
#350374
b1 &
1#
b1 %
#350378
b0 &
b0 %
0#
0$
#1371831
b10001 !
1"
#1371834
b10001 &
b10001 %
1$
#1371835
0"
#1371838
b110100 &
b110100 %
#1371842
b11010 &
b11010 %
#1371846
b1101 &
b1101 %
#1371850
b101000 &
b101000 %
#1371854
b10100 &
b10100 %
#1371858
b1010 &
b1010 %
#1371862
b101 &
b101 %
#1371866
b10000 &
b10000 %
#1371870
b1000 &
b1000 %
#1371874
b100 &
b100 %
#1371878
b10 &
b10 %
#1371882
b1 &
b1 %
1#
#1371886
b0 &
0#
b0 %
0$
#2402686
b11101 &
b11101 %
1$
b11101 !
1"
#2402687
0"
#2402690
b1011000 &
b1011000 %
#2402694
b101100 &
b101100 %
#2402698
b10110 &
b10110 %
#2402702
b1011 &
b1011 %
#2402706
b100010 &
b100010 %
#2402710
b10001 &
b10001 %
#2402714
b110100 &
b110100 %
#2402718
b11010 &
b11010 %
#2402722
b1101 &
b1101 %
#2402726
b101000 &
b101000 %
#2402730
b10100 &
b10100 %
#2402734
b1010 &
b1010 %
#2402738
b101 &
b101 %
#2402742
b10000 &
b10000 %
#2402746
b1000 &
b1000 %
#2402750
b100 &
b100 %
#2402754
b10 &
b10 %
#2402758
b1 &
1#
b1 %
#2402762
b0 &
b0 %
0#
0$
#4500012
