{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664853218216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664853218233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 22:13:38 2022 " "Processing started: Mon Oct 03 22:13:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664853218233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853218233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853218233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664853219615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664853219615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiplier/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "multiplier/Synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235478 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "multiplier/Synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235478 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "multiplier/Synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/ripple_adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/ripple_adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_9 " "Found entity 1: ripple_adder_9" {  } { { "multiplier/ripple_adder_9.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/ripple_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/ripple_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_4 " "Found entity 1: ripple_adder_4" {  } { { "multiplier/ripple_adder_4.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "multiplier/Register_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "multiplier/Reg_8.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "multiplier/Reg_1.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier/multiplier.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235538 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "multiplier/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664853235540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "multiplier/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "multiplier/full_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "multiplier/Control.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/testbench_multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/testbench_multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_multi " "Found entity 1: testbench_multi" {  } { { "multiplier/testbench_multi.sv" "" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664853235570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853235570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664853235649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "multiplier/multiplier.sv" "reg_unit" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 register_unit:reg_unit\|reg_1:reg_X " "Elaborating entity \"reg_1\" for hierarchy \"register_unit:reg_unit\|reg_1:reg_X\"" {  } { { "multiplier/Register_unit.sv" "reg_X" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 register_unit:reg_unit\|reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"register_unit:reg_unit\|reg_8:reg_A\"" {  } { { "multiplier/Register_unit.sv" "reg_A" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder_9 ripple_adder_9:adder " "Elaborating entity \"ripple_adder_9\" for hierarchy \"ripple_adder_9:adder\"" {  } { { "multiplier/multiplier.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder_4 ripple_adder_9:adder\|ripple_adder_4:r_adder1 " "Elaborating entity \"ripple_adder_4\" for hierarchy \"ripple_adder_9:adder\|ripple_adder_4:r_adder1\"" {  } { { "multiplier/ripple_adder_9.sv" "r_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_adder_9:adder\|ripple_adder_4:r_adder1\|full_adder:f_adder1 " "Elaborating entity \"full_adder\" for hierarchy \"ripple_adder_9:adder\|ripple_adder_4:r_adder1\|full_adder:f_adder1\"" {  } { { "multiplier/ripple_adder_4.sv" "f_adder1" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "multiplier/multiplier.sv" "control_unit" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "multiplier/multiplier.sv" "HexAL" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "multiplier/multiplier.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853235712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664853236500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664853237102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853237152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664853237355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664853237355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664853237425 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664853237425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664853237425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664853237425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664853237451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 22:13:57 2022 " "Processing ended: Mon Oct 03 22:13:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664853237451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664853237451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664853237451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664853237451 ""}
