

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Tue Oct 31 16:54:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  121280626|  121280626|  1.213 sec|  1.213 sec|  121280626|  121280626|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv2_Pipeline_1_fu_147                                                   |conv2_Pipeline_1                                                   |     2314|     2314|  23.140 us|  23.140 us|    2314|    2314|       no|
        |grp_conv2_Pipeline_2_fu_153                                                   |conv2_Pipeline_2                                                   |      258|      258|   2.580 us|   2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_159  |conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |   194210|   194210|   1.942 ms|   1.942 ms|  194210|  194210|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173                   |conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2                   |     2326|     2326|  23.260 us|  23.260 us|    2326|    2326|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185                                    |conv2_Pipeline_VITIS_LOOP_118_4                                    |      267|      267|   2.670 us|   2.670 us|     267|     267|       no|
        |grp_conv2_Pipeline_NOUT_TY_TX_fu_209                                          |conv2_Pipeline_NOUT_TY_TX                                          |    37030|    37030|   0.370 ms|   0.370 ms|   37030|   37030|       no|
        |grp_conv2_Pipeline_7_fu_233                                                   |conv2_Pipeline_7                                                   |     9250|     9250|  92.500 us|  92.500 us|    9250|    9250|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ_TI   |  121280625|  121280625|    539025|          -|          -|   225|        no|
        | + TN     |     335560|     335560|     41945|          -|          -|     8|        no|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 14 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 15 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_26, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 19 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 20 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 21 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten83" [src/conv2.cpp:30]   --->   Operation 22 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 23 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv2.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TN" [src/conv2.cpp:30]   --->   Operation 25 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i8 %indvar_flatten83" [src/conv2.cpp:30]   --->   Operation 26 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten83_load, i8 225" [src/conv2.cpp:30]   --->   Operation 27 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten83_load, i8 1" [src/conv2.cpp:30]   --->   Operation 28 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc78, void %for.end80" [src/conv2.cpp:30]   --->   Operation 29 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv2.cpp:31]   --->   Operation 30 'load' 'ti_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 31 'load' 'tj_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv2.cpp:30]   --->   Operation 32 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv2.cpp:31]   --->   Operation 35 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv2.cpp:30]   --->   Operation 36 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv2.cpp:30]   --->   Operation 37 'bitconcatenate' 'tmp_2_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i8 %tmp_2_mid1, i8 %tmp_s" [src/conv2.cpp:30]   --->   Operation 39 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 40 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:31]   --->   Operation 41 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv2.cpp:30]   --->   Operation 42 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 43 'br' 'br_ln38' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [src/conv2.cpp:81]   --->   Operation 44 'ret' 'ret_ln81' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln38, void %NOUT.split, i4 0, void %for.inc78" [src/conv2.cpp:38]   --->   Operation 45 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 46 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 47 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %for.body8.i.preheader" [src/conv2.cpp:38]   --->   Operation 48 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 50 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i4 %tn" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 51 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_1, i32 %conv2_biases, i4 %select_ln30, i8 %tmp_5, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 52 'call' 'call_ln30' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv2.cpp:31]   --->   Operation 53 'add' 'add_ln31' <Predicate = (icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_1, i8 %indvar_flatten83" [src/conv2.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_2, i4 %tj" [src/conv2.cpp:31]   --->   Operation 55 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv2.cpp:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln101, i3 0" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 59 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.77ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 60 'call' 'call_ln101' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 61 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.81>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln101, i5 0" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 62 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.81ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 63 'call' 'call_ln9' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 64 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:38]   --->   Operation 67 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 69 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_1, i32 %conv2_biases, i4 %select_ln30, i8 %tmp_5, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 70 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                     (alloca           ) [ 01111111111111]
tj                     (alloca           ) [ 01111111111111]
indvar_flatten83       (alloca           ) [ 01111111111111]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
output_ftmap_read      (read             ) [ 00111111111111]
conv2_weights_read     (read             ) [ 00111111111111]
input_ftmap_read       (read             ) [ 00111111111111]
store_ln30             (store            ) [ 00000000000000]
store_ln30             (store            ) [ 00000000000000]
store_ln30             (store            ) [ 00000000000000]
br_ln30                (br               ) [ 00000000000000]
indvar_flatten83_load  (load             ) [ 00000000000000]
icmp_ln30              (icmp             ) [ 00111111111111]
add_ln30_1             (add              ) [ 00011111111000]
br_ln30                (br               ) [ 00000000000000]
ti_load                (load             ) [ 00000000000000]
tj_load                (load             ) [ 00000000000000]
add_ln30               (add              ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000]
icmp_ln31              (icmp             ) [ 00000000000000]
select_ln30            (select           ) [ 00011111111100]
tmp_2_mid1             (bitconcatenate   ) [ 00000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000]
select_ln30_1          (select           ) [ 00011111111100]
select_ln30_2          (select           ) [ 00011111111000]
specloopname_ln31      (specloopname     ) [ 00000000000000]
tmp_5                  (bitconcatenate   ) [ 00011111111100]
br_ln38                (br               ) [ 00111111111111]
ret_ln81               (ret              ) [ 00000000000000]
tn                     (phi              ) [ 00010000000000]
icmp_ln38              (icmp             ) [ 00111111111111]
add_ln38               (add              ) [ 00111111111111]
br_ln38                (br               ) [ 00000000000000]
trunc_ln101            (trunc            ) [ 00001111000000]
add_ln31               (add              ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
shl_ln3                (bitconcatenate   ) [ 00000010000000]
call_ln101             (call             ) [ 00000000000000]
shl_ln4                (bitconcatenate   ) [ 00000000100000]
call_ln9               (call             ) [ 00000000000000]
speclooptripcount_ln38 (speclooptripcount) [ 00000000000000]
specloopname_ln38      (specloopname     ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
br_ln38                (br               ) [ 00111111111111]
call_ln30              (call             ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
br_ln31                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TJ_TI_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_118_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_NOUT_TY_TX"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="ti_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tj_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten83_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten83/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_ftmap_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv2_weights_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_ftmap_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="tn_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="tn_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_conv2_Pipeline_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_conv2_Pipeline_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="1"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="0" index="3" bw="4" slack="1"/>
<pin id="164" dir="0" index="4" bw="8" slack="1"/>
<pin id="165" dir="0" index="5" bw="64" slack="2"/>
<pin id="166" dir="0" index="6" bw="32" slack="0"/>
<pin id="167" dir="0" index="7" bw="32" slack="0"/>
<pin id="168" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="3"/>
<pin id="177" dir="0" index="3" bw="4" slack="3"/>
<pin id="178" dir="0" index="4" bw="64" slack="4"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="32" slack="0"/>
<pin id="181" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="6"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="32" slack="0"/>
<pin id="190" dir="0" index="4" bw="32" slack="0"/>
<pin id="191" dir="0" index="5" bw="32" slack="0"/>
<pin id="192" dir="0" index="6" bw="32" slack="0"/>
<pin id="193" dir="0" index="7" bw="32" slack="0"/>
<pin id="194" dir="0" index="8" bw="32" slack="0"/>
<pin id="195" dir="0" index="9" bw="32" slack="0"/>
<pin id="196" dir="0" index="10" bw="32" slack="0"/>
<pin id="197" dir="0" index="11" bw="32" slack="0"/>
<pin id="198" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln9/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_conv2_Pipeline_NOUT_TY_TX_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="32" slack="0"/>
<pin id="214" dir="0" index="4" bw="32" slack="0"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="32" slack="0"/>
<pin id="217" dir="0" index="7" bw="32" slack="0"/>
<pin id="218" dir="0" index="8" bw="32" slack="0"/>
<pin id="219" dir="0" index="9" bw="32" slack="0"/>
<pin id="220" dir="0" index="10" bw="32" slack="0"/>
<pin id="221" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_conv2_Pipeline_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln30_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln30_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln30_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten83_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten83_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln30_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln30_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ti_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tj_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln30_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln31_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln30_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_2_mid1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln30_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln30_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln38_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln38_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln101_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln31_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln31_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="0" index="1" bw="8" slack="2"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln31_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="0" index="1" bw="4" slack="2"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln31_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="2"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="2"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="shl_ln4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="4"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/7 "/>
</bind>
</comp>

<comp id="385" class="1005" name="ti_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="392" class="1005" name="tj_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten83_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten83 "/>
</bind>
</comp>

<comp id="406" class="1005" name="output_ftmap_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="2"/>
<pin id="408" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="conv2_weights_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="6"/>
<pin id="413" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="input_ftmap_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="4"/>
<pin id="418" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="add_ln30_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="select_ln30_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="436" class="1005" name="select_ln30_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="select_ln30_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_5_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln38_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln101_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="2"/>
<pin id="462" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="466" class="1005" name="shl_ln3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="1"/>
<pin id="468" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="shl_ln4_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="1"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="159" pin=6"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="159" pin=7"/></net>

<net id="182"><net_src comp="90" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="199"><net_src comp="96" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="185" pin=7"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="185" pin=8"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="185" pin=9"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="185" pin=10"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="185" pin=11"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="209" pin=7"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="209" pin=8"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="209" pin=9"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="209" pin=10"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="269" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="275" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="275" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="272" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="272" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="281" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="295" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="303" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="281" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="275" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="272" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="287" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="140" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="140" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="140" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="368"><net_src comp="351" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="88" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="388"><net_src comp="106" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="395"><net_src comp="110" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="402"><net_src comp="114" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="409"><net_src comp="118" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="414"><net_src comp="124" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="419"><net_src comp="130" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="427"><net_src comp="263" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="432"><net_src comp="287" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="439"><net_src comp="311" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="445"><net_src comp="319" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="450"><net_src comp="327" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="458"><net_src comp="341" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="463"><net_src comp="347" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="469"><net_src comp="369" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="474"><net_src comp="377" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 11 }
	Port: output_fm_buffer | {9 10 12 13 }
	Port: input_fm_buffer_1 | {3 4 5 6 }
	Port: weights_buffer_0_0_0 | {3 4 7 8 }
	Port: weights_buffer_0_0_1 | {7 8 }
	Port: weights_buffer_0_0_2 | {7 8 }
	Port: weights_buffer_0_0_3 | {7 8 }
	Port: weights_buffer_0_0_4 | {7 8 }
	Port: weights_buffer_0_0_5 | {7 8 }
	Port: weights_buffer_0_0_6 | {7 8 }
	Port: weights_buffer_0_0_7 | {7 8 }
 - Input state : 
	Port: conv2 : gmem | {3 5 6 7 8 11 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {3 11 }
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : output_fm_buffer | {3 9 10 11 }
	Port: conv2 : input_fm_buffer_1 | {9 10 }
	Port: conv2 : weights_buffer_0_0_0 | {9 10 }
	Port: conv2 : weights_buffer_0_0_1 | {9 10 }
	Port: conv2 : weights_buffer_0_0_2 | {9 10 }
	Port: conv2 : weights_buffer_0_0_3 | {9 10 }
	Port: conv2 : weights_buffer_0_0_4 | {9 10 }
	Port: conv2 : weights_buffer_0_0_5 | {9 10 }
	Port: conv2 : weights_buffer_0_0_6 | {9 10 }
	Port: conv2 : weights_buffer_0_0_7 | {9 10 }
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		add_ln30_1 : 1
		br_ln30 : 2
		add_ln30 : 1
		icmp_ln31 : 1
		select_ln30 : 2
		tmp_2_mid1 : 2
		tmp_s : 1
		select_ln30_1 : 3
		select_ln30_2 : 2
		tmp_5 : 3
	State 3
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		trunc_ln101 : 1
		store_ln31 : 1
	State 4
	State 5
		call_ln101 : 1
	State 6
	State 7
		call_ln9 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_conv2_Pipeline_1_fu_147                         |    0    |    0    |    12   |    38   |
|          |                          grp_conv2_Pipeline_2_fu_153                         |    0    |    0    |    9    |    32   |
|          | grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_159 |    3    |  2.282  |   633   |   898   |
|   call   |          grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173         |    1    |  2.386  |   228   |   774   |
|          |                  grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185                  |    0    |    0    |   141   |   154   |
|          |                     grp_conv2_Pipeline_NOUT_TY_TX_fu_209                     |    10   |  9.485  |   2002  |   1530  |
|          |                          grp_conv2_Pipeline_7_fu_233                         |    0    |    0    |    14   |    42   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               add_ln30_1_fu_263                              |    0    |    0    |    0    |    15   |
|    add   |                                add_ln30_fu_275                               |    0    |    0    |    0    |    12   |
|          |                                add_ln38_fu_341                               |    0    |    0    |    0    |    12   |
|          |                                add_ln31_fu_351                               |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               icmp_ln30_fu_257                               |    0    |    0    |    0    |    15   |
|   icmp   |                               icmp_ln31_fu_281                               |    0    |    0    |    0    |    12   |
|          |                               icmp_ln38_fu_335                               |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              select_ln30_fu_287                              |    0    |    0    |    0    |    4    |
|  select  |                             select_ln30_1_fu_311                             |    0    |    0    |    0    |    8    |
|          |                             select_ln30_2_fu_319                             |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         output_ftmap_read_read_fu_118                        |    0    |    0    |    0    |    0    |
|   read   |                        conv2_weights_read_read_fu_124                        |    0    |    0    |    0    |    0    |
|          |                         input_ftmap_read_read_fu_130                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_2_mid1_fu_295                              |    0    |    0    |    0    |    0    |
|          |                                 tmp_s_fu_303                                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                                 tmp_5_fu_327                                 |    0    |    0    |    0    |    0    |
|          |                                shl_ln3_fu_369                                |    0    |    0    |    0    |    0    |
|          |                                shl_ln4_fu_377                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                              trunc_ln101_fu_347                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |    14   |  14.153 |   3039  |   3574  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln30_1_reg_424    |    8   |
|     add_ln38_reg_455     |    4   |
|conv2_weights_read_reg_411|   64   |
| indvar_flatten83_reg_399 |    8   |
| input_ftmap_read_reg_416 |   64   |
| output_ftmap_read_reg_406|   64   |
|   select_ln30_1_reg_436  |    8   |
|   select_ln30_2_reg_442  |    4   |
|    select_ln30_reg_429   |    4   |
|      shl_ln3_reg_466     |    6   |
|      shl_ln4_reg_471     |    8   |
|        ti_reg_385        |    4   |
|        tj_reg_392        |    4   |
|       tmp_5_reg_447      |    8   |
|        tn_reg_136        |    4   |
|    trunc_ln101_reg_460   |    3   |
+--------------------------+--------+
|           Total          |   265  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_173 |  p1  |   2  |   6  |   12   ||    9    |
|          grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_185         |  p2  |   2  |   8  |   16   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   28   ||  0.854  ||    18   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |   14   |  3039  |  3574  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   15   |  3304  |  3592  |
+-----------+--------+--------+--------+--------+
