library ieee;
use ieee.std_logic_1164.all;

entity shift is
port(

	rx, clk, enable, clear : in std_logic ;
	q : out std_logic_vector(7 downto 0)



);
end entity ;

architecture behav of shift is
begin

process(clk,clear)
variable temp : std_logic_vector(7 downto 0);
begin

	if(clear = '1') then
		temp := "00000000";
	elsif(clk'event and clk = '1') then
		if(enable='1') then
			temp := rx & temp(7 downto 1);
		end if;
	end if;
	q <= temp;
end process;

end architecture ;

