Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 11 15:21:06 2022
| Host         : ECE-PHO115-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file term_interf_top_timing_summary_routed.rpt -pb term_interf_top_timing_summary_routed.pb -rpx term_interf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : term_interf_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: VGA1/pixel_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/blank_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/db/u1/slow_clk_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_curr_state_reg[9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/ap_start_cs_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[63]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[33]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[34]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[35]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[36]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: keyboard_interface/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/debouncer1/O0_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/flag_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line138/FSM_onehot_uart_cs_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line138/FSM_onehot_uart_cs_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line138/FSM_onehot_uart_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4517 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.812        0.000                      0                 1240        0.152        0.000                      0                 1240        4.500        0.000                       0                   670  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.812        0.000                      0                 1240        0.152        0.000                      0                 1240        4.500        0.000                       0                   670  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.276ns (24.974%)  route 6.838ns (75.026%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.923    12.785    dp1/mem_0/RF_D2_ID[0]
    SLICE_X16Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.909 r  dp1/mem_0/dout[14]_i_44__0/O
                         net (fo=1, routed)           0.000    12.909    dp1/mem_0/dout[14]_i_44__0_n_1
    SLICE_X16Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.126 r  dp1/mem_0/dout_reg[14]_i_20__0/O
                         net (fo=1, routed)           0.000    13.126    dp1/mem_0/dout_reg[14]_i_20__0_n_1
    SLICE_X16Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    13.220 r  dp1/mem_0/dout_reg[14]_i_8__0/O
                         net (fo=1, routed)           1.156    14.376    dp1/mem_0/dout_reg[14]_i_8__0_n_1
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.316    14.692 r  dp1/mem_0/dout[14]_i_3__0/O
                         net (fo=1, routed)           0.000    14.692    dp1/mem_0/dout[14]_i_3__0_n_1
    SLICE_X45Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    14.904 r  dp1/mem_0/dout_reg[14]_i_2/O
                         net (fo=1, routed)           0.474    15.378    dp1/reg2/dout_reg[14]_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.299    15.677 r  dp1/reg2/dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.677    dp1/reg1/dout_reg[75]_0[2]
    SLICE_X46Y26         FDRE                                         r  dp1/reg1/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.660    15.893    dp1/reg1/clk_local
    SLICE_X46Y26         FDRE                                         r  dp1/reg1/dout_reg[14]/C
                         clock pessimism              0.554    16.447    
                         clock uncertainty           -0.035    16.412    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    16.489    dp1/reg1/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         16.489    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.281ns (24.967%)  route 6.855ns (75.033%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 15.890 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.871    12.733    dp1/mem_0/RF_D2_ID[0]
    SLICE_X69Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.857 r  dp1/mem_0/dout[26]_i_56/O
                         net (fo=1, routed)           0.000    12.857    dp1/mem_0/dout[26]_i_56_n_1
    SLICE_X69Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    13.074 r  dp1/mem_0/dout_reg[26]_i_26/O
                         net (fo=1, routed)           0.000    13.074    dp1/mem_0/dout_reg[26]_i_26_n_1
    SLICE_X69Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    13.168 r  dp1/mem_0/dout_reg[26]_i_11/O
                         net (fo=1, routed)           0.880    14.048    dp1/mem_0/dout_reg[26]_i_11_n_1
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.316    14.364 r  dp1/mem_0/dout[26]_i_4/O
                         net (fo=1, routed)           0.000    14.364    dp1/mem_0/dout[26]_i_4_n_1
    SLICE_X69Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    14.581 r  dp1/mem_0/dout_reg[26]_i_2/O
                         net (fo=1, routed)           0.819    15.401    dp1/reg2/dout_reg[26]_0
    SLICE_X66Y24         LUT6 (Prop_lut6_I3_O)        0.299    15.700 r  dp1/reg2/dout[26]_i_1/O
                         net (fo=1, routed)           0.000    15.700    dp1/reg1/dout_reg[75]_0[14]
    SLICE_X66Y24         FDRE                                         r  dp1/reg1/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.657    15.890    dp1/reg1/clk_local
    SLICE_X66Y24         FDRE                                         r  dp1/reg1/dout_reg[26]/C
                         clock pessimism              0.626    16.516    
                         clock uncertainty           -0.035    16.481    
    SLICE_X66Y24         FDRE (Setup_fdre_C_D)        0.077    16.558    dp1/reg1/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         16.558    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 2.314ns (25.728%)  route 6.680ns (74.271%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.691    12.554    dp1/mem_0/RF_D2_ID[0]
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  dp1/mem_0/dout[21]_i_50/O
                         net (fo=1, routed)           0.000    12.678    dp1/mem_0/dout[21]_i_50_n_1
    SLICE_X24Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    12.923 r  dp1/mem_0/dout_reg[21]_i_23/O
                         net (fo=1, routed)           0.000    12.923    dp1/mem_0/dout_reg[21]_i_23_n_1
    SLICE_X24Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    13.027 r  dp1/mem_0/dout_reg[21]_i_10/O
                         net (fo=1, routed)           0.975    14.002    dp1/mem_0/dout_reg[21]_i_10_n_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.316    14.318 r  dp1/mem_0/dout[21]_i_4/O
                         net (fo=1, routed)           0.000    14.318    dp1/mem_0/dout[21]_i_4_n_1
    SLICE_X30Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    14.532 r  dp1/mem_0/dout_reg[21]_i_2/O
                         net (fo=1, routed)           0.729    15.260    dp1/reg2/dout_reg[21]_46
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.297    15.557 r  dp1/reg2/dout[21]_i_1/O
                         net (fo=1, routed)           0.000    15.557    dp1/reg1/dout_reg[75]_0[9]
    SLICE_X39Y41         FDRE                                         r  dp1/reg1/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.679    15.912    dp1/reg1/clk_local
    SLICE_X39Y41         FDRE                                         r  dp1/reg1/dout_reg[21]/C
                         clock pessimism              0.554    16.466    
                         clock uncertainty           -0.035    16.431    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031    16.462    dp1/reg1/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         16.462    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 2.276ns (25.452%)  route 6.666ns (74.548%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 15.910 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.702    12.564    dp1/mem_0/RF_D2_ID[0]
    SLICE_X24Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.688 r  dp1/mem_0/dout[18]_i_36/O
                         net (fo=1, routed)           0.000    12.688    dp1/mem_0/dout[18]_i_36_n_1
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    12.905 r  dp1/mem_0/dout_reg[18]_i_16/O
                         net (fo=1, routed)           0.000    12.905    dp1/mem_0/dout_reg[18]_i_16_n_1
    SLICE_X24Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    12.999 r  dp1/mem_0/dout_reg[18]_i_6/O
                         net (fo=1, routed)           1.050    14.049    dp1/mem_0/dout_reg[18]_i_6_n_1
    SLICE_X26Y34         LUT6 (Prop_lut6_I1_O)        0.316    14.365 r  dp1/mem_0/dout[18]_i_3/O
                         net (fo=1, routed)           0.000    14.365    dp1/mem_0/dout[18]_i_3_n_1
    SLICE_X26Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    14.577 r  dp1/mem_0/dout_reg[18]_i_2/O
                         net (fo=1, routed)           0.630    15.207    dp1/reg2/dout_reg[18]_59
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.299    15.506 r  dp1/reg2/dout[18]_i_1/O
                         net (fo=1, routed)           0.000    15.506    dp1/reg1/dout_reg[75]_0[6]
    SLICE_X37Y35         FDRE                                         r  dp1/reg1/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.677    15.910    dp1/reg1/clk_local
    SLICE_X37Y35         FDRE                                         r  dp1/reg1/dout_reg[18]/C
                         clock pessimism              0.554    16.464    
                         clock uncertainty           -0.035    16.429    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029    16.458    dp1/reg1/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.312ns (26.057%)  route 6.561ns (73.943%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.711    12.573    dp1/mem_0/RF_D2_ID[0]
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.697 r  dp1/mem_0/dout[20]_i_49/O
                         net (fo=1, routed)           0.000    12.697    dp1/mem_0/dout[20]_i_49_n_1
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    12.938 r  dp1/mem_0/dout_reg[20]_i_23/O
                         net (fo=1, routed)           0.000    12.938    dp1/mem_0/dout_reg[20]_i_23_n_1
    SLICE_X30Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    13.036 r  dp1/mem_0/dout_reg[20]_i_10/O
                         net (fo=1, routed)           0.921    13.957    dp1/mem_0/dout_reg[20]_i_10_n_1
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.319    14.276 r  dp1/mem_0/dout[20]_i_4/O
                         net (fo=1, routed)           0.000    14.276    dp1/mem_0/dout[20]_i_4_n_1
    SLICE_X35Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    14.493 r  dp1/mem_0/dout_reg[20]_i_2/O
                         net (fo=1, routed)           0.644    15.137    dp1/reg2/dout_reg[20]_219
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.299    15.436 r  dp1/reg2/dout[20]_i_1/O
                         net (fo=1, routed)           0.000    15.436    dp1/reg1/dout_reg[75]_0[8]
    SLICE_X41Y17         FDRE                                         r  dp1/reg1/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.672    15.905    dp1/reg1/clk_local
    SLICE_X41Y17         FDRE                                         r  dp1/reg1/dout_reg[20]/C
                         clock pessimism              0.554    16.459    
                         clock uncertainty           -0.035    16.424    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.029    16.453    dp1/reg1/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         16.453    
                         arrival time                         -15.436    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 2.307ns (26.139%)  route 6.519ns (73.861%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 15.907 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.858    12.721    dp1/mem_0/RF_D2_ID[0]
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    12.845 r  dp1/mem_0/dout[12]_i_49__0/O
                         net (fo=1, routed)           0.000    12.845    dp1/mem_0/dout[12]_i_49__0_n_1
    SLICE_X42Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    13.086 r  dp1/mem_0/dout_reg[12]_i_23__0/O
                         net (fo=1, routed)           0.000    13.086    dp1/mem_0/dout_reg[12]_i_23__0_n_1
    SLICE_X42Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    13.184 r  dp1/mem_0/dout_reg[12]_i_10__0/O
                         net (fo=1, routed)           0.883    14.067    dp1/mem_0/dout_reg[12]_i_10__0_n_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.319    14.386 r  dp1/mem_0/dout[12]_i_4__0/O
                         net (fo=1, routed)           0.000    14.386    dp1/mem_0/dout[12]_i_4__0_n_1
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    14.600 r  dp1/mem_0/dout_reg[12]_i_2/O
                         net (fo=1, routed)           0.492    15.092    dp1/reg2/dout_reg[12]_2
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.297    15.389 r  dp1/reg2/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    15.389    dp1/reg1/dout_reg[75]_0[0]
    SLICE_X39Y15         FDRE                                         r  dp1/reg1/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.674    15.907    dp1/reg1/clk_local
    SLICE_X39Y15         FDRE                                         r  dp1/reg1/dout_reg[12]/C
                         clock pessimism              0.554    16.461    
                         clock uncertainty           -0.035    16.426    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)        0.031    16.457    dp1/reg1/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                         -15.389    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.276ns (25.786%)  route 6.551ns (74.214%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 15.901 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.960    12.822    dp1/mem_0/RF_D2_ID[0]
    SLICE_X22Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.946 r  dp1/mem_0/dout[15]_i_60__0/O
                         net (fo=1, routed)           0.000    12.946    dp1/mem_0/dout[15]_i_60__0_n_1
    SLICE_X22Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    13.163 r  dp1/mem_0/dout_reg[15]_i_28__0/O
                         net (fo=1, routed)           0.000    13.163    dp1/mem_0/dout_reg[15]_i_28__0_n_1
    SLICE_X22Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    13.257 r  dp1/mem_0/dout_reg[15]_i_12__0/O
                         net (fo=1, routed)           0.798    14.055    dp1/mem_0/dout_reg[15]_i_12__0_n_1
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.316    14.371 r  dp1/mem_0/dout[15]_i_4/O
                         net (fo=1, routed)           0.000    14.371    dp1/mem_0/dout[15]_i_4_n_1
    SLICE_X30Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    14.585 r  dp1/mem_0/dout_reg[15]_i_2/O
                         net (fo=1, routed)           0.508    15.093    dp1/reg2/dout_reg[15]_3
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.297    15.390 r  dp1/reg2/dout[15]_i_1/O
                         net (fo=1, routed)           0.000    15.390    dp1/reg1/dout_reg[75]_0[3]
    SLICE_X38Y21         FDRE                                         r  dp1/reg1/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.668    15.901    dp1/reg1/clk_local
    SLICE_X38Y21         FDRE                                         r  dp1/reg1/dout_reg[15]/C
                         clock pessimism              0.554    16.455    
                         clock uncertainty           -0.035    16.420    
    SLICE_X38Y21         FDRE (Setup_fdre_C_D)        0.077    16.497    dp1/reg1/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         16.497    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 2.314ns (26.379%)  route 6.458ns (73.621%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 15.910 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.597    12.460    dp1/mem_0/RF_D2_ID[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.584 r  dp1/mem_0/dout[24]_i_50/O
                         net (fo=1, routed)           0.000    12.584    dp1/mem_0/dout[24]_i_50_n_1
    SLICE_X41Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    12.829 r  dp1/mem_0/dout_reg[24]_i_23/O
                         net (fo=1, routed)           0.000    12.829    dp1/mem_0/dout_reg[24]_i_23_n_1
    SLICE_X41Y52         MUXF8 (Prop_muxf8_I0_O)      0.104    12.933 r  dp1/mem_0/dout_reg[24]_i_10/O
                         net (fo=1, routed)           0.987    13.919    dp1/mem_0/dout_reg[24]_i_10_n_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.316    14.235 r  dp1/mem_0/dout[24]_i_4/O
                         net (fo=1, routed)           0.000    14.235    dp1/mem_0/dout[24]_i_4_n_1
    SLICE_X42Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    14.449 r  dp1/mem_0/dout_reg[24]_i_2/O
                         net (fo=1, routed)           0.589    15.039    dp1/reg2/dout_reg[24]_22
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.297    15.336 r  dp1/reg2/dout[24]_i_1/O
                         net (fo=1, routed)           0.000    15.336    dp1/reg1/dout_reg[75]_0[12]
    SLICE_X45Y46         FDRE                                         r  dp1/reg1/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.677    15.910    dp1/reg1/clk_local
    SLICE_X45Y46         FDRE                                         r  dp1/reg1/dout_reg[24]/C
                         clock pessimism              0.554    16.464    
                         clock uncertainty           -0.035    16.429    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.029    16.458    dp1/reg1/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.307ns (26.447%)  route 6.416ns (73.553%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.563ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.792     6.563    dp1/reg0/clk_local
    SLICE_X56Y35         FDRE                                         r  dp1/reg0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     7.081 r  dp1/reg0/dout_reg[12]/Q
                         net (fo=7, routed)           0.988     8.069    dp1/reg0/Q[12]
    SLICE_X58Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.193 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=17, routed)          0.700     8.894    dp1/rf_0/dout[28]_i_2_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.018 r  dp1/rf_0/dout[28]_i_3/O
                         net (fo=1, routed)           0.815     9.833    dp1/rf_0/dout[28]_i_3_n_1
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.957 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           0.781    10.738    dp1/reg2/dout_reg[28]_2
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  dp1/reg2/dout[28]_i_1/O
                         net (fo=514, routed)         1.569    12.431    dp1/mem_0/RF_D2_ID[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  dp1/mem_0/dout[25]_i_45/O
                         net (fo=1, routed)           0.000    12.555    dp1/mem_0/dout[25]_i_45_n_1
    SLICE_X58Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    12.796 r  dp1/mem_0/dout_reg[25]_i_21/O
                         net (fo=1, routed)           0.000    12.796    dp1/mem_0/dout_reg[25]_i_21_n_1
    SLICE_X58Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    12.894 r  dp1/mem_0/dout_reg[25]_i_9/O
                         net (fo=1, routed)           0.966    13.860    dp1/mem_0/dout_reg[25]_i_9_n_1
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.319    14.179 r  dp1/mem_0/dout[25]_i_4/O
                         net (fo=1, routed)           0.000    14.179    dp1/mem_0/dout[25]_i_4_n_1
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    14.393 r  dp1/mem_0/dout_reg[25]_i_2/O
                         net (fo=1, routed)           0.596    14.989    dp1/reg2/dout_reg[25]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.297    15.286 r  dp1/reg2/dout[25]_i_1/O
                         net (fo=1, routed)           0.000    15.286    dp1/reg1/dout_reg[75]_0[13]
    SLICE_X58Y17         FDRE                                         r  dp1/reg1/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.663    15.896    dp1/reg1/clk_local
    SLICE_X58Y17         FDRE                                         r  dp1/reg1/dout_reg[25]/C
                         clock pessimism              0.626    16.522    
                         clock uncertainty           -0.035    16.487    
    SLICE_X58Y17         FDRE (Setup_fdre_C_D)        0.077    16.564    dp1/reg1/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         16.564    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 dp1/reg1/dout_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 2.865ns (32.952%)  route 5.830ns (67.048%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 15.903 - 10.000 ) 
    Source Clock Delay      (SCD):    6.567ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.955 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.720     4.675    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.796     6.567    dp1/reg1/clk_local
    SLICE_X60Y36         FDRE                                         r  dp1/reg1/dout_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     7.085 r  dp1/reg1/dout_reg[64]/Q
                         net (fo=2, routed)           0.887     7.973    dp1/reg1/RM_EX[0]
    SLICE_X60Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.097 f  dp1/reg1/cmp_flag0_carry__0_i_5/O
                         net (fo=1, routed)           0.453     8.549    dp1/reg2/dout[5]_i_2__0_1
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.673 r  dp1/reg2/cmp_flag0_carry__0_i_3/O
                         net (fo=25, routed)          1.129     9.802    dp1/reg2/cmp_flag0_carry__0_i_3_n_1
    SLICE_X68Y40         LUT3 (Prop_lut3_I1_O)        0.119     9.921 r  dp1/reg2/dout[10]_i_2__0/O
                         net (fo=6, routed)           0.696    10.617    dp1/reg2/dout_reg[10]_2
    SLICE_X67Y40         LUT6 (Prop_lut6_I4_O)        0.332    10.949 r  dp1/reg2/i___0_carry__1_i_20/O
                         net (fo=1, routed)           0.432    11.381    dp1/reg2/i___0_carry__1_i_20_n_1
    SLICE_X67Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.505 f  dp1/reg2/i___0_carry__1_i_11/O
                         net (fo=11, routed)          0.544    12.049    dp1/reg2/dout_reg[34]_0
    SLICE_X66Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.173 r  dp1/reg2/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.661    12.834    dp1/reg1/_inferred__2/i___0_carry__0_2
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.124    12.958 r  dp1/reg1/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.958    dp1/alu_0/dout_reg[6]_0[3]
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.359 r  dp1/alu_0/_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.359    dp1/alu_0/_inferred__2/i___0_carry__0_n_1
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  dp1/alu_0/_inferred__2/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.473    dp1/alu_0/_inferred__2/i___0_carry__1_n_1
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.807 r  dp1/alu_0/_inferred__2/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.576    14.383    dp1/reg1/data0[13]
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.303    14.686 f  dp1/reg1/dout[14]_i_3__1/O
                         net (fo=1, routed)           0.452    15.138    dp1/reg1/dout[14]_i_3__1_n_1
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    15.262 r  dp1/reg1/dout[14]_i_1__0/O
                         net (fo=1, routed)           0.000    15.262    dp1/reg2/D[12]
    SLICE_X62Y38         FDRE                                         r  dp1/reg2/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.993    13.404    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.504 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.638    14.142    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.233 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         1.670    15.903    dp1/reg2/clk_local
    SLICE_X62Y38         FDRE                                         r  dp1/reg2/dout_reg[14]/C
                         clock pessimism              0.626    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.077    16.571    dp1/reg2/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         16.571    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  1.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 btn/BTN_f_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/BTN_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.504%)  route 0.311ns (65.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.557     1.476    btn/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  btn/BTN_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  btn/BTN_f_reg/Q
                         net (fo=1, routed)           0.311     1.952    btn/BTN_f
    SLICE_X50Y81         FDRE                                         r  btn/BTN_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.826     1.991    btn/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y81         FDRE                                         r  btn/BTN_sync_reg/C
                         clock pessimism             -0.250     1.740    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.059     1.799    btn/BTN_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.952%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.260 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.266     1.526    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.631     2.183    dp1/reg1/clk_local
    SLICE_X68Y41         FDRE                                         r  dp1/reg1/dout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)         0.141     2.324 r  dp1/reg1/dout_reg[53]/Q
                         net (fo=3, routed)           0.130     2.454    dp1/reg2/D[23]
    SLICE_X67Y41         FDRE                                         r  dp1/reg2/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.622 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.299     1.921    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.907     2.856    dp1/reg2/clk_local
    SLICE_X67Y41         FDRE                                         r  dp1/reg2/dout_reg[26]/C
                         clock pessimism             -0.635     2.221    
    SLICE_X67Y41         FDRE (Hold_fdre_C_D)         0.070     2.291    dp1/reg2/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keyboard_interface/modeflagstate_ns_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_interface/modeflagstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.564     1.483    keyboard_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  keyboard_interface/modeflagstate_ns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  keyboard_interface/modeflagstate_ns_reg[1]/Q
                         net (fo=2, routed)           0.062     1.673    keyboard_interface/modeflagstate_ns[1]
    SLICE_X45Y64         FDRE                                         r  keyboard_interface/modeflagstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.998    keyboard_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  keyboard_interface/modeflagstate_reg[1]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.013     1.509    keyboard_interface/modeflagstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.060%)  route 0.141ns (49.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.260 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.266     1.526    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.631     2.183    dp1/reg1/clk_local
    SLICE_X68Y42         FDRE                                         r  dp1/reg1/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141     2.324 r  dp1/reg1/dout_reg[55]/Q
                         net (fo=3, routed)           0.141     2.465    dp1/reg2/D[25]
    SLICE_X67Y41         FDRE                                         r  dp1/reg2/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.622 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.299     1.921    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.907     2.856    dp1/reg2/clk_local
    SLICE_X67Y41         FDRE                                         r  dp1/reg2/dout_reg[28]/C
                         clock pessimism             -0.635     2.221    
    SLICE_X67Y41         FDRE (Hold_fdre_C_D)         0.072     2.293    dp1/reg2/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.480    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/Q
                         net (fo=12, routed)          0.132     1.754    UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg_n_1_[1]
    SLICE_X58Y66         LUT4 (Prop_lut4_I1_O)        0.048     1.802 r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART_interface/Inst_UART_RX_CTRL/r_SM_Main[2]_i_1_n_1
    SLICE_X58Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.830     1.995    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[2]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.131     1.624    UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dp1/reg0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.260 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.266     1.526    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.626     2.178    dp1/reg0/clk_local
    SLICE_X61Y34         FDRE                                         r  dp1/reg0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     2.319 r  dp1/reg0/dout_reg[5]/Q
                         net (fo=2, routed)           0.122     2.441    dp1/reg1/dout_reg[75]_0[57]
    SLICE_X61Y35         FDRE                                         r  dp1/reg1/dout_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.622 r  dp1/dout[15]_i_4__1/O
                         net (fo=1, routed)           0.299     1.921    dp1_n_19
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  dout_reg[15]_i_2__0/O
                         net (fo=245, routed)         0.900     2.849    dp1/reg1/clk_local
    SLICE_X61Y35         FDRE                                         r  dp1/reg1/dout_reg[69]/C
                         clock pessimism             -0.656     2.193    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.070     2.263    dp1/reg1/dout_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_RX_CTRL/o_RX_DV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.480    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg[1]/Q
                         net (fo=12, routed)          0.132     1.754    UART_interface/Inst_UART_RX_CTRL/r_SM_Main_reg_n_1_[1]
    SLICE_X58Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  UART_interface/Inst_UART_RX_CTRL/o_RX_DV_i_1/O
                         net (fo=1, routed)           0.000     1.799    UART_interface/Inst_UART_RX_CTRL/o_RX_DV_i_1_n_1
    SLICE_X58Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.830     1.995    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_DV_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X58Y66         FDCE (Hold_fdce_C_D)         0.120     1.613    UART_interface/Inst_UART_RX_CTRL/o_RX_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.479    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.133     1.753    UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg_n_1_[1]
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    UART_interface/Inst_UART_RX_CTRL/o_RX_Byte[1]_i_1_n_1
    SLICE_X56Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     1.993    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.120     1.612    UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keyboard_interface/keyflagstate_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_interface/keyflagstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.564     1.483    keyboard_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  keyboard_interface/keyflagstate_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  keyboard_interface/keyflagstate_ns_reg[0]/Q
                         net (fo=2, routed)           0.116     1.740    keyboard_interface/keyflagstate_ns[0]
    SLICE_X47Y61         FDRE                                         r  keyboard_interface/keyflagstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.835     2.000    keyboard_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  keyboard_interface/keyflagstate_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.071     1.554    keyboard_interface/keyflagstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.479    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.137     1.757    UART_interface/Inst_UART_RX_CTRL/r_Bit_Index_reg_n_1_[1]
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART_interface/Inst_UART_RX_CTRL/o_RX_Byte[2]_i_1_n_1
    SLICE_X56Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     1.993    UART_interface/Inst_UART_RX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[2]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.121     1.613    UART_interface/Inst_UART_RX_CTRL/o_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   dout_reg[15]_i_2__0/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y81    btn/BTN_f_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y81    btn/BTN_sync_f_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y81    btn/BTN_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20    dp1/reg1/dout_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35    dp1/reg1/dout_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31    dp1/reg1/dout_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17    dp1/reg1/dout_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41    dp1/reg1/dout_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    btn/db/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    btn/db/u1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    btn/db/u1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    btn/db/u1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    UART_interface/FSM_onehot_uartState_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    UART_interface/FSM_onehot_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    UART_interface/FSM_onehot_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    UART_interface/FSM_onehot_uartState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    UART_interface/FSM_onehot_uartState_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y66    UART_interface/FSM_onehot_uartState_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31    dp1/reg1/dout_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    dp1/reg1/dout_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37    dp1/reg1/dout_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    dp1/reg1/dout_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    dp1/reg1/dout_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    dp1/reg1/dout_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    dp1/reg1/dout_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    dp1/reg1/dout_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    dp1/reg1/dout_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    dp1/reg1/dout_reg[68]/C



