#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x559df8c935a0 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
P_0x559df8c7db40 .param/l "BURST_LEN" 0 2 37, +C4<00000000000000000000000010000000>;
P_0x559df8c7db80 .param/l "IDLE" 0 2 34, C4<000>;
P_0x559df8c7dbc0 .param/l "MEM_READ" 0 2 35, C4<001>;
P_0x559df8c7dc00 .param/l "MEM_WRITE" 0 2 36, C4<010>;
v0x559df8cbac30_0 .var *"_ivl_0", 0 0; Local signal
v0x559df8cbad30_0 .net "error", 0 0, v0x559df8c880f0_0;  1 drivers
v0x559df8cbadf0_0 .var/i "i", 31 0;
v0x559df8cbaec0_0 .var "mem_clk", 0 0;
v0x559df8cbaf90_0 .var "pl_key1", 0 0;
v0x559df8cbb030_0 .var "pl_key2", 0 0;
v0x559df8cbb100_0 .var "pl_key3", 0 0;
v0x559df8cbb1d0_0 .var "pl_key4", 0 0;
v0x559df8cbb2a0_0 .net "rd_burst_addr", 31 0, v0x559df8cb9ab0_0;  1 drivers
v0x559df8cbb370_0 .var "rd_burst_data", 63 0;
v0x559df8cbb440_0 .var "rd_burst_data_valid", 0 0;
v0x559df8cbb510_0 .var "rd_burst_finish", 0 0;
v0x559df8cbb5e0_0 .net "rd_burst_len", 9 0, v0x559df8cb9ed0_0;  1 drivers
v0x559df8cbb6b0_0 .net "rd_burst_req", 0 0, v0x559df8cb9fb0_0;  1 drivers
v0x559df8cbb780_0 .var "rst", 0 0;
v0x559df8cbb850_0 .net "state", 2 0, L_0x559df8c7ae00;  1 drivers
v0x559df8cbb920_0 .net "wr_burst_addr", 31 0, v0x559df8cba2f0_0;  1 drivers
v0x559df8cbbb00_0 .net "wr_burst_data", 63 0, L_0x559df8cbbf90;  1 drivers
v0x559df8cbbbd0_0 .var "wr_burst_data_req", 0 0;
v0x559df8cbbca0_0 .var "wr_burst_finish", 0 0;
v0x559df8cbbd70_0 .net "wr_burst_len", 9 0, v0x559df8cba710_0;  1 drivers
v0x559df8cbbe40_0 .net "wr_burst_req", 0 0, v0x559df8cba7f0_0;  1 drivers
S_0x559df8c93870 .scope module, "m_test" "mem_test" 2 41, 3 29 0, S_0x559df8c935a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "mem_clk";
    .port_info 2 /OUTPUT 1 "rd_burst_req";
    .port_info 3 /OUTPUT 1 "wr_burst_req";
    .port_info 4 /OUTPUT 10 "rd_burst_len";
    .port_info 5 /OUTPUT 10 "wr_burst_len";
    .port_info 6 /OUTPUT 32 "rd_burst_addr";
    .port_info 7 /OUTPUT 32 "wr_burst_addr";
    .port_info 8 /INPUT 1 "rd_burst_data_valid";
    .port_info 9 /INPUT 1 "wr_burst_data_req";
    .port_info 10 /INPUT 64 "rd_burst_data";
    .port_info 11 /OUTPUT 64 "rd_burst_data_dbg";
    .port_info 12 /OUTPUT 64 "wr_burst_data";
    .port_info 13 /INPUT 1 "rd_burst_finish";
    .port_info 14 /INPUT 1 "wr_burst_finish";
    .port_info 15 /OUTPUT 3 "state_debug";
    .port_info 16 /INPUT 1 "pl_key1";
    .port_info 17 /INPUT 1 "pl_key2";
    .port_info 18 /INPUT 1 "pl_key3";
    .port_info 19 /INPUT 1 "pl_key4";
    .port_info 20 /OUTPUT 1 "error";
P_0x559df8c4bcf0 .param/l "ADDR_BITS" 0 3 32, +C4<00000000000000000000000000100000>;
P_0x559df8c4bd30 .param/l "BURST_LEN" 0 3 64, +C4<00000000000000000000000010000000>;
P_0x559df8c4bd70 .param/l "IDLE" 0 3 60, C4<000>;
P_0x559df8c4bdb0 .param/l "INI_ADDR" 0 3 66, C4<00000000000000000000000000000000>;
P_0x559df8c4bdf0 .param/l "MEM_ADDR" 0 3 63, C4<011>;
P_0x559df8c4be30 .param/l "MEM_DATA_BITS" 0 3 31, +C4<00000000000000000000000001000000>;
P_0x559df8c4be70 .param/l "MEM_READ" 0 3 61, C4<001>;
P_0x559df8c4beb0 .param/l "MEM_WRITE" 0 3 62, C4<010>;
L_0x559df8c77130 .functor BUFZ 1, v0x559df8cbaf90_0, C4<0>, C4<0>, C4<0>;
L_0x559df8c7ae00 .functor BUFZ 3, v0x559df8cba130_0, C4<000>, C4<000>, C4<000>;
L_0x559df8cbbf90 .functor BUFZ 64, v0x559df8cba4b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x559df8c880f0_0 .var "error", 0 0;
v0x559df8c966b0_0 .net "k1", 0 0, L_0x559df8c77130;  1 drivers
v0x559df8c9a7d0_0 .net "mem_clk", 0 0, v0x559df8cbaec0_0;  1 drivers
v0x559df8c96c10_0 .net "pl_key1", 0 0, v0x559df8cbaf90_0;  1 drivers
v0x559df8c77290_0 .net "pl_key2", 0 0, v0x559df8cbb030_0;  1 drivers
v0x559df8c77390_0 .net "pl_key3", 0 0, v0x559df8cbb100_0;  1 drivers
v0x559df8c7af20_0 .net "pl_key4", 0 0, v0x559df8cbb1d0_0;  1 drivers
v0x559df8cb9ab0_0 .var "rd_burst_addr", 31 0;
v0x559df8cb9b90_0 .net "rd_burst_data", 63 0, v0x559df8cbb370_0;  1 drivers
o0x7fe3289161c8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559df8cb9c70_0 .net "rd_burst_data_dbg", 63 0, o0x7fe3289161c8;  0 drivers
v0x559df8cb9d50_0 .net "rd_burst_data_valid", 0 0, v0x559df8cbb440_0;  1 drivers
v0x559df8cb9e10_0 .net "rd_burst_finish", 0 0, v0x559df8cbb510_0;  1 drivers
v0x559df8cb9ed0_0 .var "rd_burst_len", 9 0;
v0x559df8cb9fb0_0 .var "rd_burst_req", 0 0;
v0x559df8cba070_0 .net "rst", 0 0, v0x559df8cbb780_0;  1 drivers
v0x559df8cba130_0 .var "state", 2 0;
v0x559df8cba210_0 .net "state_debug", 2 0, L_0x559df8c7ae00;  alias, 1 drivers
v0x559df8cba2f0_0 .var "wr_burst_addr", 31 0;
v0x559df8cba3d0_0 .net "wr_burst_data", 63 0, L_0x559df8cbbf90;  alias, 1 drivers
v0x559df8cba4b0_0 .var "wr_burst_data_reg", 63 0;
v0x559df8cba590_0 .net "wr_burst_data_req", 0 0, v0x559df8cbbbd0_0;  1 drivers
v0x559df8cba650_0 .net "wr_burst_finish", 0 0, v0x559df8cbbca0_0;  1 drivers
v0x559df8cba710_0 .var "wr_burst_len", 9 0;
v0x559df8cba7f0_0 .var "wr_burst_req", 0 0;
v0x559df8cba8b0_0 .var "write_read_len", 31 0;
E_0x559df8c84a30 .event posedge, v0x559df8c7af20_0;
E_0x559df8c84130 .event posedge, v0x559df8c9a7d0_0;
E_0x559df8c893c0/0 .event negedge, v0x559df8c7af20_0, v0x559df8c77390_0, v0x559df8c77290_0, v0x559df8c96c10_0;
E_0x559df8c893c0/1 .event posedge, v0x559df8c9a7d0_0;
E_0x559df8c893c0 .event/or E_0x559df8c893c0/0, E_0x559df8c893c0/1;
E_0x559df8c8a0d0 .event posedge, v0x559df8cba070_0, v0x559df8c9a7d0_0;
    .scope S_0x559df8c93870;
T_0 ;
    %wait E_0x559df8c8a0d0;
    %load/vec4 v0x559df8cba070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8c880f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559df8cba130_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559df8cb9d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x559df8cb9b90_0;
    %load/vec4 v0x559df8cba3d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8c880f0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559df8c93870;
T_1 ;
    %wait E_0x559df8c8a0d0;
    %load/vec4 v0x559df8cba070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559df8cba130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cba7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cb9fb0_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cb9ed0_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cba710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cb9ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cba2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cba8b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x559df8cba4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8c880f0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559df8c93870;
T_2 ;
    %wait E_0x559df8c893c0;
    %load/vec4 v0x559df8c96c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559df8cba130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cba7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cb9fb0_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cb9ed0_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cba710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cb9ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cba2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559df8cba8b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x559df8cba4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8c880f0_0, 0;
T_2.0 ;
    %load/vec4 v0x559df8c77290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559df8cba130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cba7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cb9fb0_0, 0;
T_2.2 ;
    %load/vec4 v0x559df8c77390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559df8cba130_0, 0;
    %load/vec4 v0x559df8cba2f0_0;
    %assign/vec4 v0x559df8cb9ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cba7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cb9fb0_0, 0;
T_2.4 ;
    %load/vec4 v0x559df8c7af20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x559df8cba130_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559df8c93870;
T_3 ;
    %wait E_0x559df8c84130;
    %load/vec4 v0x559df8cba130_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559df8cba590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cba710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cb9fb0_0, 0;
    %load/vec4 v0x559df8cba2f0_0;
    %pad/u 64;
    %assign/vec4 v0x559df8cba4b0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559df8c93870;
T_4 ;
    %wait E_0x559df8c84130;
    %load/vec4 v0x559df8cba130_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559df8cb9d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cba7f0_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x559df8cba710_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559df8c93870;
T_5 ;
    %wait E_0x559df8c84a30;
    %load/vec4 v0x559df8cba2f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x559df8cba2f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559df8c935a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbb780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbaec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x559df8cbb370_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbb510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbbca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbaf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbb030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbb100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbb1d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x559df8c935a0;
T_7 ;
    %load/vec4 v0x559df8cbaec0_0;
    %inv;
    %store/vec4 v0x559df8cbac30_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x559df8cbac30_0;
    %store/vec4 v0x559df8cbaec0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559df8c935a0;
T_8 ;
    %vpi_call 2 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559df8c935a0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x559df8c935a0;
T_9 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8cbb780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8cbb780_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbaf90_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbaf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559df8cbadf0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x559df8cbadf0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbb030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbbbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbb510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbbca0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbb030_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbbbd0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbb100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbb440_0, 0;
    %load/vec4 v0x559df8cbadf0_0;
    %pad/s 64;
    %assign/vec4 v0x559df8cbb370_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbb100_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbb440_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559df8cbb1d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559df8cbb1d0_0, 0;
    %load/vec4 v0x559df8cbadf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559df8cbadf0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 5000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_test_tb.v";
    "mem_test.v";
