// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/15/2024 19:29:23"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Kasra_2022510011_Group31_BUS (
	ALU_Overflow,
	IR_Q,
	AR_PC_SP_IR_EN,
	Register_CLK,
	InstructionMemory,
	Memory_EN,
	Memory_CLK,
	PC_Q,
	PC,
	R0_Q,
	Register_EN,
	BUS,
	R1_Q,
	R2_Q,
	SP_Q,
	\Input ,
	AR_Q,
	AR,
	DataMemory,
	ALU,
	Input_Q,
	BUS_Selection,
	Output_Q,
	StackMemory);
output 	ALU_Overflow;
output 	[10:0] IR_Q;
input 	[1:0] AR_PC_SP_IR_EN;
input 	Register_CLK;
output 	[10:0] InstructionMemory;
input 	[2:0] Memory_EN;
input 	Memory_CLK;
output 	[4:0] PC_Q;
input 	[4:0] PC;
output 	[3:0] R0_Q;
input 	[1:0] Register_EN;
output 	[3:0] BUS;
output 	[3:0] R1_Q;
output 	[3:0] R2_Q;
output 	[3:0] SP_Q;
input 	[3:0] \Input ;
output 	[3:0] AR_Q;
input 	[3:0] AR;
output 	[3:0] DataMemory;
output 	[3:0] ALU;
output 	[3:0] Input_Q;
input 	[2:0] BUS_Selection;
output 	[3:0] Output_Q;
output 	[4:0] StackMemory;

// Design Ports Information
// ALU_Overflow	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[10]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[9]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[8]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[7]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_Q[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[10]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[6]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionMemory[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Q[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Q[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Q[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Q[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Q[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_Q[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_Q[2]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_Q[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0_Q[0]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[3]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[1]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_Q[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_Q[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_Q[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_Q[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_Q[3]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_Q[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_Q[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_Q[0]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SP_Q[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SP_Q[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SP_Q[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SP_Q[0]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_Q[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_Q[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_Q[1]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_Q[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemory[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemory[2]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemory[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemory[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU[2]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU[1]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input_Q[3]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input_Q[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input_Q[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input_Q[0]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output_Q[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output_Q[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output_Q[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output_Q[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StackMemory[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StackMemory[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StackMemory[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StackMemory[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StackMemory[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_Selection[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_Selection[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_Selection[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Register_CLK	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Register_EN[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Register_EN[1]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_PC_SP_IR_EN[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_PC_SP_IR_EN[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Input[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_EN[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_EN[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_EN[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_CLK	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout ;
wire \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0_combout ;
wire \Memory_EN[2]~input_o ;
wire \ALU_Overflow~output_o ;
wire \IR_Q[10]~output_o ;
wire \IR_Q[9]~output_o ;
wire \IR_Q[8]~output_o ;
wire \IR_Q[7]~output_o ;
wire \IR_Q[6]~output_o ;
wire \IR_Q[5]~output_o ;
wire \IR_Q[4]~output_o ;
wire \IR_Q[3]~output_o ;
wire \IR_Q[2]~output_o ;
wire \IR_Q[1]~output_o ;
wire \IR_Q[0]~output_o ;
wire \InstructionMemory[10]~output_o ;
wire \InstructionMemory[9]~output_o ;
wire \InstructionMemory[8]~output_o ;
wire \InstructionMemory[7]~output_o ;
wire \InstructionMemory[6]~output_o ;
wire \InstructionMemory[5]~output_o ;
wire \InstructionMemory[4]~output_o ;
wire \InstructionMemory[3]~output_o ;
wire \InstructionMemory[2]~output_o ;
wire \InstructionMemory[1]~output_o ;
wire \InstructionMemory[0]~output_o ;
wire \PC_Q[4]~output_o ;
wire \PC_Q[3]~output_o ;
wire \PC_Q[2]~output_o ;
wire \PC_Q[1]~output_o ;
wire \PC_Q[0]~output_o ;
wire \R0_Q[3]~output_o ;
wire \R0_Q[2]~output_o ;
wire \R0_Q[1]~output_o ;
wire \R0_Q[0]~output_o ;
wire \BUS[3]~output_o ;
wire \BUS[2]~output_o ;
wire \BUS[1]~output_o ;
wire \BUS[0]~output_o ;
wire \R1_Q[3]~output_o ;
wire \R1_Q[2]~output_o ;
wire \R1_Q[1]~output_o ;
wire \R1_Q[0]~output_o ;
wire \R2_Q[3]~output_o ;
wire \R2_Q[2]~output_o ;
wire \R2_Q[1]~output_o ;
wire \R2_Q[0]~output_o ;
wire \SP_Q[3]~output_o ;
wire \SP_Q[2]~output_o ;
wire \SP_Q[1]~output_o ;
wire \SP_Q[0]~output_o ;
wire \AR_Q[3]~output_o ;
wire \AR_Q[2]~output_o ;
wire \AR_Q[1]~output_o ;
wire \AR_Q[0]~output_o ;
wire \DataMemory[3]~output_o ;
wire \DataMemory[2]~output_o ;
wire \DataMemory[1]~output_o ;
wire \DataMemory[0]~output_o ;
wire \ALU[3]~output_o ;
wire \ALU[2]~output_o ;
wire \ALU[1]~output_o ;
wire \ALU[0]~output_o ;
wire \Input_Q[3]~output_o ;
wire \Input_Q[2]~output_o ;
wire \Input_Q[1]~output_o ;
wire \Input_Q[0]~output_o ;
wire \Output_Q[3]~output_o ;
wire \Output_Q[2]~output_o ;
wire \Output_Q[1]~output_o ;
wire \Output_Q[0]~output_o ;
wire \StackMemory[4]~output_o ;
wire \StackMemory[3]~output_o ;
wire \StackMemory[2]~output_o ;
wire \StackMemory[1]~output_o ;
wire \StackMemory[0]~output_o ;
wire \Memory_EN[1]~input_o ;
wire \Memory_EN[0]~input_o ;
wire \Memory_CLK~input_o ;
wire \Memory_CLK~inputclkctrl_outclk ;
wire \PC[0]~input_o ;
wire \AR_PC_SP_IR_EN[1]~input_o ;
wire \AR_PC_SP_IR_EN[0]~input_o ;
wire \PC[1]~input_o ;
wire \PC[2]~input_o ;
wire \PC[3]~input_o ;
wire \PC[4]~input_o ;
wire \Input[3]~input_o ;
wire \AR[3]~input_o ;
wire \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \BUS_Selection[1]~input_o ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout ;
wire \BUS_Selection[2]~input_o ;
wire \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1_combout ;
wire \Register_EN[0]~input_o ;
wire \Register_EN[1]~input_o ;
wire \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \BUS_Selection[0]~input_o ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout ;
wire \Input[0]~input_o ;
wire \AR[0]~input_o ;
wire \AR[1]~input_o ;
wire \AR[2]~input_o ;
wire \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \Input[1]~input_o ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout ;
wire \Input[2]~input_o ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ;
wire \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout ;
wire \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout ;
wire \inst18|LPM_MUX_component|auto_generated|_~0_combout ;
wire \inst18|LPM_MUX_component|auto_generated|_~1_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ;
wire \inst18|LPM_MUX_component|auto_generated|_~2_combout ;
wire \inst18|LPM_MUX_component|auto_generated|_~3_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout ;
wire \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout ;
wire \inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ;
wire \inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ;
wire \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ;
wire \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ;
wire \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ;
wire \Register_CLK~input_o ;
wire \Register_CLK~inputclkctrl_outclk ;
wire \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder_combout ;
wire \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder_combout ;
wire \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ;
wire \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ;
wire \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ;
wire \inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0_combout ;
wire \inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \~GND~combout ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire [2:0] \inst19|LPM_DECODE_component|auto_generated|w_anode1w ;
wire [3:0] \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [10:0] \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [2:0] \inst22|LPM_DECODE_component|auto_generated|w_anode24w ;
wire [2:0] \inst22|LPM_DECODE_component|auto_generated|w_anode1w ;
wire [2:0] \inst22|LPM_DECODE_component|auto_generated|w_anode15w ;
wire [10:0] \inst4|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst17|LPM_DECODE_component|auto_generated|w_anode1w ;
wire [4:0] \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst23|altsyncram_component|auto_generated|q_a ;
wire [4:0] \inst11|altsyncram_component|auto_generated|q_a ;

wire [17:0] \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst4|altsyncram_component|auto_generated|q_a [0] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|q_a [1] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|q_a [2] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|q_a [3] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst4|altsyncram_component|auto_generated|q_a [4] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst4|altsyncram_component|auto_generated|q_a [5] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst4|altsyncram_component|auto_generated|q_a [6] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst4|altsyncram_component|auto_generated|q_a [7] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst4|altsyncram_component|auto_generated|q_a [8] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst4|altsyncram_component|auto_generated|q_a [9] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst4|altsyncram_component|auto_generated|q_a [10] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];

assign \inst23|altsyncram_component|auto_generated|q_a [0] = \inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst23|altsyncram_component|auto_generated|q_a [1] = \inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst23|altsyncram_component|auto_generated|q_a [2] = \inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst23|altsyncram_component|auto_generated|q_a [3] = \inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \inst11|altsyncram_component|auto_generated|q_a [0] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|q_a [1] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst11|altsyncram_component|auto_generated|q_a [2] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst11|altsyncram_component|auto_generated|q_a [3] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst11|altsyncram_component|auto_generated|q_a [4] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

// Location: LCCOMB_X10_Y26_N12
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[3]~4 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) # 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & 
// !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[3]~4 .lut_mask = 16'hF0AC;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N18
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[3]~1 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout  = (\BUS_Selection[1]~input_o  & (!\BUS_Selection[0]~input_o  & (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) # (!\BUS_Selection[1]~input_o  & 
// ((\BUS_Selection[0]~input_o ) # ((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\BUS_Selection[0]~input_o ),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~1 .lut_mask = 16'h7564;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N4
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout  = (\inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) # (!\BUS_Selection[0]~input_o )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(\BUS_Selection[0]~input_o ),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~2 .lut_mask = 16'hBB00;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N24
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9])))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7 .lut_mask = 16'h0020;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N30
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout  = ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & ((!\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  & \inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout ),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2 .lut_mask = 16'h4AFF;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N24
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[1]~7 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout  = (\BUS_Selection[0]~input_o  & (((!\BUS_Selection[1]~input_o )))) # (!\BUS_Selection[0]~input_o  & ((\BUS_Selection[1]~input_o  & 
// (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (!\BUS_Selection[1]~input_o  & ((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\BUS_Selection[0]~input_o ),
	.datad(\BUS_Selection[1]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~7 .lut_mask = 16'h0AFC;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N14
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[1]~8 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout  = (\inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout  & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # (!\BUS_Selection[0]~input_o )))

	.dataa(\BUS_Selection[0]~input_o ),
	.datab(\inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout ),
	.datac(gnd),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~8 .lut_mask = 16'hCC44;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N30
cycloneiii_lcell_comb \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0 (
// Equation(s):
// \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0_combout  = (!\Memory_EN[2]~input_o  & (!\Memory_EN[1]~input_o  & \Memory_EN[0]~input_o ))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(gnd),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0 .lut_mask = 16'h1100;
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneiii_io_ibuf \Memory_EN[2]~input (
	.i(Memory_EN[2]),
	.ibar(gnd),
	.o(\Memory_EN[2]~input_o ));
// synopsys translate_off
defparam \Memory_EN[2]~input .bus_hold = "false";
defparam \Memory_EN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneiii_io_obuf \ALU_Overflow~output (
	.i(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Overflow~output .bus_hold = "false";
defparam \ALU_Overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \IR_Q[10]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[10]~output .bus_hold = "false";
defparam \IR_Q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneiii_io_obuf \IR_Q[9]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[9]~output .bus_hold = "false";
defparam \IR_Q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneiii_io_obuf \IR_Q[8]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[8]~output .bus_hold = "false";
defparam \IR_Q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneiii_io_obuf \IR_Q[7]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[7]~output .bus_hold = "false";
defparam \IR_Q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneiii_io_obuf \IR_Q[6]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[6]~output .bus_hold = "false";
defparam \IR_Q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneiii_io_obuf \IR_Q[5]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[5]~output .bus_hold = "false";
defparam \IR_Q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneiii_io_obuf \IR_Q[4]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[4]~output .bus_hold = "false";
defparam \IR_Q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneiii_io_obuf \IR_Q[3]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[3]~output .bus_hold = "false";
defparam \IR_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneiii_io_obuf \IR_Q[2]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[2]~output .bus_hold = "false";
defparam \IR_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \IR_Q[1]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[1]~output .bus_hold = "false";
defparam \IR_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneiii_io_obuf \IR_Q[0]~output (
	.i(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_Q[0]~output .bus_hold = "false";
defparam \IR_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneiii_io_obuf \InstructionMemory[10]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[10]~output .bus_hold = "false";
defparam \InstructionMemory[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneiii_io_obuf \InstructionMemory[9]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[9]~output .bus_hold = "false";
defparam \InstructionMemory[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \InstructionMemory[8]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[8]~output .bus_hold = "false";
defparam \InstructionMemory[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \InstructionMemory[7]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[7]~output .bus_hold = "false";
defparam \InstructionMemory[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \InstructionMemory[6]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[6]~output .bus_hold = "false";
defparam \InstructionMemory[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \InstructionMemory[5]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[5]~output .bus_hold = "false";
defparam \InstructionMemory[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneiii_io_obuf \InstructionMemory[4]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[4]~output .bus_hold = "false";
defparam \InstructionMemory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneiii_io_obuf \InstructionMemory[3]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[3]~output .bus_hold = "false";
defparam \InstructionMemory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \InstructionMemory[2]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[2]~output .bus_hold = "false";
defparam \InstructionMemory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneiii_io_obuf \InstructionMemory[1]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[1]~output .bus_hold = "false";
defparam \InstructionMemory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneiii_io_obuf \InstructionMemory[0]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionMemory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionMemory[0]~output .bus_hold = "false";
defparam \InstructionMemory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \PC_Q[4]~output (
	.i(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Q[4]~output .bus_hold = "false";
defparam \PC_Q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneiii_io_obuf \PC_Q[3]~output (
	.i(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Q[3]~output .bus_hold = "false";
defparam \PC_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneiii_io_obuf \PC_Q[2]~output (
	.i(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Q[2]~output .bus_hold = "false";
defparam \PC_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneiii_io_obuf \PC_Q[1]~output (
	.i(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Q[1]~output .bus_hold = "false";
defparam \PC_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneiii_io_obuf \PC_Q[0]~output (
	.i(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Q[0]~output .bus_hold = "false";
defparam \PC_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneiii_io_obuf \R0_Q[3]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0_Q[3]~output .bus_hold = "false";
defparam \R0_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneiii_io_obuf \R0_Q[2]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0_Q[2]~output .bus_hold = "false";
defparam \R0_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \R0_Q[1]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0_Q[1]~output .bus_hold = "false";
defparam \R0_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \R0_Q[0]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0_Q[0]~output .bus_hold = "false";
defparam \R0_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneiii_io_obuf \BUS[3]~output (
	.i(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[3]~output .bus_hold = "false";
defparam \BUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \BUS[2]~output (
	.i(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[2]~output .bus_hold = "false";
defparam \BUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \BUS[1]~output (
	.i(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[1]~output .bus_hold = "false";
defparam \BUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneiii_io_obuf \BUS[0]~output (
	.i(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[0]~output .bus_hold = "false";
defparam \BUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneiii_io_obuf \R1_Q[3]~output (
	.i(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_Q[3]~output .bus_hold = "false";
defparam \R1_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneiii_io_obuf \R1_Q[2]~output (
	.i(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_Q[2]~output .bus_hold = "false";
defparam \R1_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneiii_io_obuf \R1_Q[1]~output (
	.i(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_Q[1]~output .bus_hold = "false";
defparam \R1_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneiii_io_obuf \R1_Q[0]~output (
	.i(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_Q[0]~output .bus_hold = "false";
defparam \R1_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneiii_io_obuf \R2_Q[3]~output (
	.i(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_Q[3]~output .bus_hold = "false";
defparam \R2_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneiii_io_obuf \R2_Q[2]~output (
	.i(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_Q[2]~output .bus_hold = "false";
defparam \R2_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneiii_io_obuf \R2_Q[1]~output (
	.i(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_Q[1]~output .bus_hold = "false";
defparam \R2_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneiii_io_obuf \R2_Q[0]~output (
	.i(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_Q[0]~output .bus_hold = "false";
defparam \R2_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \SP_Q[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SP_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SP_Q[3]~output .bus_hold = "false";
defparam \SP_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneiii_io_obuf \SP_Q[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SP_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SP_Q[2]~output .bus_hold = "false";
defparam \SP_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneiii_io_obuf \SP_Q[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SP_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SP_Q[1]~output .bus_hold = "false";
defparam \SP_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N23
cycloneiii_io_obuf \SP_Q[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SP_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SP_Q[0]~output .bus_hold = "false";
defparam \SP_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneiii_io_obuf \AR_Q[3]~output (
	.i(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_Q[3]~output .bus_hold = "false";
defparam \AR_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneiii_io_obuf \AR_Q[2]~output (
	.i(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_Q[2]~output .bus_hold = "false";
defparam \AR_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \AR_Q[1]~output (
	.i(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_Q[1]~output .bus_hold = "false";
defparam \AR_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneiii_io_obuf \AR_Q[0]~output (
	.i(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_Q[0]~output .bus_hold = "false";
defparam \AR_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneiii_io_obuf \DataMemory[3]~output (
	.i(\inst23|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataMemory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataMemory[3]~output .bus_hold = "false";
defparam \DataMemory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneiii_io_obuf \DataMemory[2]~output (
	.i(\inst23|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataMemory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataMemory[2]~output .bus_hold = "false";
defparam \DataMemory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneiii_io_obuf \DataMemory[1]~output (
	.i(\inst23|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataMemory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataMemory[1]~output .bus_hold = "false";
defparam \DataMemory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneiii_io_obuf \DataMemory[0]~output (
	.i(\inst23|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DataMemory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DataMemory[0]~output .bus_hold = "false";
defparam \DataMemory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneiii_io_obuf \ALU[3]~output (
	.i(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU[3]~output .bus_hold = "false";
defparam \ALU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneiii_io_obuf \ALU[2]~output (
	.i(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU[2]~output .bus_hold = "false";
defparam \ALU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \ALU[1]~output (
	.i(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU[1]~output .bus_hold = "false";
defparam \ALU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneiii_io_obuf \ALU[0]~output (
	.i(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU[0]~output .bus_hold = "false";
defparam \ALU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \Input_Q[3]~output (
	.i(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Input_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Input_Q[3]~output .bus_hold = "false";
defparam \Input_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneiii_io_obuf \Input_Q[2]~output (
	.i(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Input_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Input_Q[2]~output .bus_hold = "false";
defparam \Input_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneiii_io_obuf \Input_Q[1]~output (
	.i(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Input_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Input_Q[1]~output .bus_hold = "false";
defparam \Input_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneiii_io_obuf \Input_Q[0]~output (
	.i(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Input_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Input_Q[0]~output .bus_hold = "false";
defparam \Input_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneiii_io_obuf \Output_Q[3]~output (
	.i(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output_Q[3]~output .bus_hold = "false";
defparam \Output_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneiii_io_obuf \Output_Q[2]~output (
	.i(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output_Q[2]~output .bus_hold = "false";
defparam \Output_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneiii_io_obuf \Output_Q[1]~output (
	.i(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output_Q[1]~output .bus_hold = "false";
defparam \Output_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneiii_io_obuf \Output_Q[0]~output (
	.i(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output_Q[0]~output .bus_hold = "false";
defparam \Output_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \StackMemory[4]~output (
	.i(\inst11|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StackMemory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \StackMemory[4]~output .bus_hold = "false";
defparam \StackMemory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \StackMemory[3]~output (
	.i(\inst11|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StackMemory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \StackMemory[3]~output .bus_hold = "false";
defparam \StackMemory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \StackMemory[2]~output (
	.i(\inst11|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StackMemory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \StackMemory[2]~output .bus_hold = "false";
defparam \StackMemory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \StackMemory[1]~output (
	.i(\inst11|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StackMemory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \StackMemory[1]~output .bus_hold = "false";
defparam \StackMemory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \StackMemory[0]~output (
	.i(\inst11|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StackMemory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \StackMemory[0]~output .bus_hold = "false";
defparam \StackMemory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneiii_io_ibuf \Memory_EN[1]~input (
	.i(Memory_EN[1]),
	.ibar(gnd),
	.o(\Memory_EN[1]~input_o ));
// synopsys translate_off
defparam \Memory_EN[1]~input .bus_hold = "false";
defparam \Memory_EN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneiii_io_ibuf \Memory_EN[0]~input (
	.i(Memory_EN[0]),
	.ibar(gnd),
	.o(\Memory_EN[0]~input_o ));
// synopsys translate_off
defparam \Memory_EN[0]~input .bus_hold = "false";
defparam \Memory_EN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N12
cycloneiii_lcell_comb \inst17|LPM_DECODE_component|auto_generated|w_anode1w[3] (
// Equation(s):
// \inst17|LPM_DECODE_component|auto_generated|w_anode1w [3] = (!\Memory_EN[2]~input_o  & (!\Memory_EN[1]~input_o  & !\Memory_EN[0]~input_o ))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(gnd),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst17|LPM_DECODE_component|auto_generated|w_anode1w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode1w[3] .lut_mask = 16'h0011;
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode1w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \Memory_CLK~input (
	.i(Memory_CLK),
	.ibar(gnd),
	.o(\Memory_CLK~input_o ));
// synopsys translate_off
defparam \Memory_CLK~input .bus_hold = "false";
defparam \Memory_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \Memory_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Memory_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Memory_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Memory_CLK~inputclkctrl .clock_type = "global clock";
defparam \Memory_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneiii_io_ibuf \PC[0]~input (
	.i(PC[0]),
	.ibar(gnd),
	.o(\PC[0]~input_o ));
// synopsys translate_off
defparam \PC[0]~input .bus_hold = "false";
defparam \PC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneiii_io_ibuf \AR_PC_SP_IR_EN[1]~input (
	.i(AR_PC_SP_IR_EN[1]),
	.ibar(gnd),
	.o(\AR_PC_SP_IR_EN[1]~input_o ));
// synopsys translate_off
defparam \AR_PC_SP_IR_EN[1]~input .bus_hold = "false";
defparam \AR_PC_SP_IR_EN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N1
cycloneiii_io_ibuf \AR_PC_SP_IR_EN[0]~input (
	.i(AR_PC_SP_IR_EN[0]),
	.ibar(gnd),
	.o(\AR_PC_SP_IR_EN[0]~input_o ));
// synopsys translate_off
defparam \AR_PC_SP_IR_EN[0]~input .bus_hold = "false";
defparam \AR_PC_SP_IR_EN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N4
cycloneiii_lcell_comb \inst22|LPM_DECODE_component|auto_generated|w_anode15w[2] (
// Equation(s):
// \inst22|LPM_DECODE_component|auto_generated|w_anode15w [2] = (!\AR_PC_SP_IR_EN[1]~input_o  & \AR_PC_SP_IR_EN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR_PC_SP_IR_EN[1]~input_o ),
	.datad(\AR_PC_SP_IR_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode15w[2] .lut_mask = 16'h0F00;
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode15w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y28_N13
dffeas \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N8
cycloneiii_io_ibuf \PC[1]~input (
	.i(PC[1]),
	.ibar(gnd),
	.o(\PC[1]~input_o ));
// synopsys translate_off
defparam \PC[1]~input .bus_hold = "false";
defparam \PC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y28_N31
dffeas \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneiii_io_ibuf \PC[2]~input (
	.i(PC[2]),
	.ibar(gnd),
	.o(\PC[2]~input_o ));
// synopsys translate_off
defparam \PC[2]~input .bus_hold = "false";
defparam \PC[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y28_N5
dffeas \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cycloneiii_io_ibuf \PC[3]~input (
	.i(PC[3]),
	.ibar(gnd),
	.o(\PC[3]~input_o ));
// synopsys translate_off
defparam \PC[3]~input .bus_hold = "false";
defparam \PC[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y28_N19
dffeas \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N8
cycloneiii_io_ibuf \PC[4]~input (
	.i(PC[4]),
	.ibar(gnd),
	.o(\PC[4]~input_o ));
// synopsys translate_off
defparam \PC[4]~input .bus_hold = "false";
defparam \PC[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y28_N17
dffeas \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode15w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y25_N0
cycloneiii_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\inst17|LPM_DECODE_component|auto_generated|w_anode1w [3]),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Memory_CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instructionMemory.hex";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005600000000000000;
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N10
cycloneiii_lcell_comb \inst22|LPM_DECODE_component|auto_generated|w_anode24w[2] (
// Equation(s):
// \inst22|LPM_DECODE_component|auto_generated|w_anode24w [2] = (\AR_PC_SP_IR_EN[1]~input_o  & !\AR_PC_SP_IR_EN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR_PC_SP_IR_EN[1]~input_o ),
	.datad(\AR_PC_SP_IR_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode24w[2] .lut_mask = 16'h00F0;
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode24w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N29
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N13
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneiii_io_ibuf \Input[3]~input (
	.i(\Input [3]),
	.ibar(gnd),
	.o(\Input[3]~input_o ));
// synopsys translate_off
defparam \Input[3]~input .bus_hold = "false";
defparam \Input[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y26_N17
dffeas \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N21
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \AR[3]~input (
	.i(AR[3]),
	.ibar(gnd),
	.o(\AR[3]~input_o ));
// synopsys translate_off
defparam \AR[3]~input .bus_hold = "false";
defparam \AR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N28
cycloneiii_lcell_comb \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder (
// Equation(s):
// \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout  = \AR[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AR[3]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N2
cycloneiii_lcell_comb \inst22|LPM_DECODE_component|auto_generated|w_anode1w[2] (
// Equation(s):
// \inst22|LPM_DECODE_component|auto_generated|w_anode1w [2] = (!\AR_PC_SP_IR_EN[1]~input_o  & !\AR_PC_SP_IR_EN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR_PC_SP_IR_EN[1]~input_o ),
	.datad(\AR_PC_SP_IR_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst22|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode1w[2] .lut_mask = 16'h000F;
defparam \inst22|LPM_DECODE_component|auto_generated|w_anode1w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N29
dffeas \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \BUS_Selection[1]~input (
	.i(BUS_Selection[1]),
	.ibar(gnd),
	.o(\BUS_Selection[1]~input_o ));
// synopsys translate_off
defparam \BUS_Selection[1]~input .bus_hold = "false";
defparam \BUS_Selection[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N18
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[3]~0 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout  = (\BUS_Selection[0]~input_o  & (((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) # (!\BUS_Selection[1]~input_o )))) # (!\BUS_Selection[0]~input_o  & 
// ((\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) # ((\BUS_Selection[1]~input_o ))))

	.dataa(\BUS_Selection[0]~input_o ),
	.datab(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\BUS_Selection[1]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~0 .lut_mask = 16'hF5EE;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneiii_io_ibuf \BUS_Selection[2]~input (
	.i(BUS_Selection[2]),
	.ibar(gnd),
	.o(\BUS_Selection[2]~input_o ));
// synopsys translate_off
defparam \BUS_Selection[2]~input .bus_hold = "false";
defparam \BUS_Selection[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N18
cycloneiii_lcell_comb \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1 (
// Equation(s):
// \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1_combout  = (!\Memory_EN[2]~input_o  & (\Memory_EN[1]~input_o  & !\Memory_EN[0]~input_o ))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(gnd),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1 .lut_mask = 16'h0044;
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneiii_io_ibuf \Register_EN[0]~input (
	.i(Register_EN[0]),
	.ibar(gnd),
	.o(\Register_EN[0]~input_o ));
// synopsys translate_off
defparam \Register_EN[0]~input .bus_hold = "false";
defparam \Register_EN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \Register_EN[1]~input (
	.i(Register_EN[1]),
	.ibar(gnd),
	.o(\Register_EN[1]~input_o ));
// synopsys translate_off
defparam \Register_EN[1]~input .bus_hold = "false";
defparam \Register_EN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N0
cycloneiii_lcell_comb \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1 (
// Equation(s):
// \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout  = (!\Register_EN[0]~input_o  & \Register_EN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_EN[0]~input_o ),
	.datad(\Register_EN[1]~input_o ),
	.cin(gnd),
	.combout(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1 .lut_mask = 16'h0F00;
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N29
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N30
cycloneiii_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N6
cycloneiii_lcell_comb \inst19|LPM_DECODE_component|auto_generated|w_anode1w[2] (
// Equation(s):
// \inst19|LPM_DECODE_component|auto_generated|w_anode1w [2] = (!\Register_EN[0]~input_o  & !\Register_EN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_EN[0]~input_o ),
	.datad(\Register_EN[1]~input_o ),
	.cin(gnd),
	.combout(\inst19|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.cout());
// synopsys translate_off
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode1w[2] .lut_mask = 16'h000F;
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode1w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N31
dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cycloneiii_io_ibuf \BUS_Selection[0]~input (
	.i(BUS_Selection[0]),
	.ibar(gnd),
	.o(\BUS_Selection[0]~input_o ));
// synopsys translate_off
defparam \BUS_Selection[0]~input .bus_hold = "false";
defparam \BUS_Selection[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N30
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[0]~10 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout  = (!\BUS_Selection[0]~input_o  & ((\BUS_Selection[1]~input_o  & (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # (!\BUS_Selection[1]~input_o  & 
// ((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\BUS_Selection[0]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~10 .lut_mask = 16'h00D8;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N10
cycloneiii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 16'hFF00;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N16
cycloneiii_lcell_comb \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0 (
// Equation(s):
// \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout  = (\Register_EN[0]~input_o  & !\Register_EN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_EN[0]~input_o ),
	.datad(\Register_EN[1]~input_o ),
	.cin(gnd),
	.combout(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0 .lut_mask = 16'h00F0;
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N11
dffeas \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N8
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[0]~9 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout  = (!\BUS_Selection[1]~input_o  & (\BUS_Selection[0]~input_o  & \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\BUS_Selection[1]~input_o ),
	.datac(\BUS_Selection[0]~input_o ),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~9 .lut_mask = 16'h3000;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneiii_io_ibuf \Input[0]~input (
	.i(\Input [0]),
	.ibar(gnd),
	.o(\Input[0]~input_o ));
// synopsys translate_off
defparam \Input[0]~input .bus_hold = "false";
defparam \Input[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y26_N11
dffeas \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneiii_io_ibuf \AR[0]~input (
	.i(AR[0]),
	.ibar(gnd),
	.o(\AR[0]~input_o ));
// synopsys translate_off
defparam \AR[0]~input .bus_hold = "false";
defparam \AR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y26_N27
dffeas \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AR[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \AR[1]~input (
	.i(AR[1]),
	.ibar(gnd),
	.o(\AR[1]~input_o ));
// synopsys translate_off
defparam \AR[1]~input .bus_hold = "false";
defparam \AR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y26_N9
dffeas \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AR[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneiii_io_ibuf \AR[2]~input (
	.i(AR[2]),
	.ibar(gnd),
	.o(\AR[2]~input_o ));
// synopsys translate_off
defparam \AR[2]~input .bus_hold = "false";
defparam \AR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N22
cycloneiii_lcell_comb \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder (
// Equation(s):
// \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout  = \AR[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AR[2]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N23
dffeas \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneiii_io_ibuf \Input[1]~input (
	.i(\Input [1]),
	.ibar(gnd),
	.o(\Input[1]~input_o ));
// synopsys translate_off
defparam \Input[1]~input .bus_hold = "false";
defparam \Input[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y26_N29
dffeas \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N20
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[1]~6 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout  = (\BUS_Selection[1]~input_o  & ((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # ((!\BUS_Selection[0]~input_o )))) # (!\BUS_Selection[1]~input_o  & 
// (((\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # (\BUS_Selection[0]~input_o ))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\BUS_Selection[0]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~6 .lut_mask = 16'hDDFA;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N0
cycloneiii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N1
dffeas \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N28
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout  = (\BUS_Selection[0]~input_o  & (\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\BUS_Selection[1]~input_o ))

	.dataa(\BUS_Selection[0]~input_o ),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\BUS_Selection[1]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~3 .lut_mask = 16'h0088;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N23
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N22
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[2]~4 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout  = (!\BUS_Selection[0]~input_o  & ((\BUS_Selection[1]~input_o  & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))) # (!\BUS_Selection[1]~input_o  & 
// (\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\BUS_Selection[0]~input_o ),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\BUS_Selection[1]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~4 .lut_mask = 16'h3022;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N1
cycloneiii_io_ibuf \Input[2]~input (
	.i(\Input [2]),
	.ibar(gnd),
	.o(\Input[2]~input_o ));
// synopsys translate_off
defparam \Input[2]~input .bus_hold = "false";
defparam \Input[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N15
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N15
dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N11
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N8
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[2]~6 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[2]~6 .lut_mask = 16'hFA0C;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[2]~7 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout  & 
// (\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # (!\inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout  & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (((\inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout ),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[2]~7 .lut_mask = 16'hDDA0;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N1
dffeas \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N5
dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N10
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[1]~0 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[1]~0 .lut_mask = 16'hF0AC;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N0
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((\inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & 
// (\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (!\inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (((\inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[1]~1 .lut_mask = 16'hDDA0;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N2
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[0]~2 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[0]~2 .lut_mask = 16'hD9C8;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N4
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[0]~3 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & 
// (\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) # (!\inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (((\inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout ))))

	.dataa(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[0]~3 .lut_mask = 16'hAFC0;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N28
cycloneiii_lcell_comb \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & \inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout )

	.dataa(gnd),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datac(gnd),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'hCC00;
defparam \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N2
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout  = \inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  $ (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// ((\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datad(\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4 .lut_mask = 16'h1ED2;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout )))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9 .lut_mask = 16'h0200;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cycloneiii_lcell_comb \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout  = \inst4|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 16'hFF00;
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N14
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]) # 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (((!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~2 .lut_mask = 16'hADA8;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N20
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout  & 
// ((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout  & (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout ))))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout ),
	.datad(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~3 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout  = ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout )) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6 .lut_mask = 16'h7D5D;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]) # ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// ((\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout )))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0 .lut_mask = 16'hFEBA;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout  & \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout )))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10 .lut_mask = 16'h1000;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N31
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N30
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~6 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (((\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~6 .lut_mask = 16'hF0AC;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N14
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & (((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'hCAF0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneiii_lcell_comb \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0 (
// Equation(s):
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout  = (\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout  $ (VCC))) # 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout  & VCC))
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1  = CARRY((\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout ),
	.cout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 ));
// synopsys translate_off
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0 .lut_mask = 16'h6688;
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneiii_lcell_comb \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 (
// Equation(s):
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  & ((\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & 
// (\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1  & VCC)) # (!\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  & ((\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 )) # 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & ((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 ) # (GND)))))
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3  = CARRY((\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  & (!\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & 
// !\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  & ((!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 ) # 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 ),
	.combout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.cout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneiii_lcell_comb \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 (
// Equation(s):
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout  = ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout  $ (\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  $ 
// (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))) # (GND)
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  = CARRY((\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout  & ((\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ) # 
// (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout  & (\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  & 
// !\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ),
	.combout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.cout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N26
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout  = (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout ) # ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout ) # 
// ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout  & \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout )))

	.dataa(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout ),
	.datab(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout ),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout ),
	.datad(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8 .lut_mask = 16'hFEFC;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y26_N0
cycloneiii_ram_block \inst23|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0_combout ),
	.portare(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Memory_CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ,\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ,\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ,
\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout }),
	.portaaddr({\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dataMemory.hex";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ALTSYNCRAM";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst23|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000340000;
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N14
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|_~0 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|_~0_combout  = (\BUS_Selection[1]~input_o  & (((\BUS_Selection[0]~input_o )))) # (!\BUS_Selection[1]~input_o  & ((\BUS_Selection[0]~input_o  & ((\inst23|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\BUS_Selection[0]~input_o  & (\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))))

	.dataa(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\BUS_Selection[1]~input_o ),
	.datac(\inst23|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BUS_Selection[0]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|_~0 .lut_mask = 16'hFC22;
defparam \inst18|LPM_MUX_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N12
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|_~1 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|_~1_combout  = (\BUS_Selection[1]~input_o  & ((\inst18|LPM_MUX_component|auto_generated|_~0_combout  & (\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # 
// (!\inst18|LPM_MUX_component|auto_generated|_~0_combout  & ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout ))))) # (!\BUS_Selection[1]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|_~0_combout ))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout ),
	.datad(\inst18|LPM_MUX_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|_~1 .lut_mask = 16'hDDA0;
defparam \inst18|LPM_MUX_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N4
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[2]~5 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout  = (\BUS_Selection[2]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|_~1_combout )))) # (!\BUS_Selection[2]~input_o  & 
// ((\inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout ) # ((\inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout ))))

	.dataa(\BUS_Selection[2]~input_o ),
	.datab(\inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout ),
	.datac(\inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout ),
	.datad(\inst18|LPM_MUX_component|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~5 .lut_mask = 16'hFE54;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N25
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N10
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8])

	.dataa(gnd),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6 .lut_mask = 16'h0033;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N8
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]) # ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// ((\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout )))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0 .lut_mask = 16'hFFE4;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N28
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & 
// !\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5 .lut_mask = 16'h0404;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cycloneiii_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N25
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~4 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # 
// (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~4 .lut_mask = 16'hAEA4;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~5 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout  & 
// (\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout  & ((\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~5 .lut_mask = 16'hDDA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N14
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout  = \inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  $ (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// (\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout )) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout )))))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0 .lut_mask = 16'h656A;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N6
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout  = (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout  & ((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ) # 
// ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout  & \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout )))) # (!\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout  & 
// (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout  & (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout )))

	.dataa(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout ),
	.datab(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout ),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout ),
	.datad(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1 .lut_mask = 16'hEAC0;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N16
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout  = (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout ) # ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout  & 
// (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout  & \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout )))

	.dataa(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout ),
	.datab(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout ),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3 .lut_mask = 16'hFF80;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N26
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[1]~12 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout  = (\BUS_Selection[1]~input_o  & (((\BUS_Selection[0]~input_o ) # (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout )))) # (!\BUS_Selection[1]~input_o  & 
// ((\inst23|altsyncram_component|auto_generated|q_a [1]) # ((!\BUS_Selection[0]~input_o ))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\inst23|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BUS_Selection[0]~input_o ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~12 .lut_mask = 16'hEFE5;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N26
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[1]~13 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout  = (\BUS_Selection[2]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout  & \inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout )))) # 
// (!\BUS_Selection[2]~input_o  & (\inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout ))

	.dataa(\inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout ),
	.datab(\inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.datac(\BUS_Selection[2]~input_o ),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~13 .lut_mask = 16'hCA0A;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N2
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|_~2 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|_~2_combout  = (\BUS_Selection[1]~input_o  & (\BUS_Selection[0]~input_o )) # (!\BUS_Selection[1]~input_o  & ((\BUS_Selection[0]~input_o  & ((\inst23|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\BUS_Selection[0]~input_o  & (\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\BUS_Selection[0]~input_o ),
	.datac(\inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst23|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|_~2 .lut_mask = 16'hDC98;
defparam \inst18|LPM_MUX_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N24
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|_~3 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|_~3_combout  = (\BUS_Selection[1]~input_o  & ((\inst18|LPM_MUX_component|auto_generated|_~2_combout  & ((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]))) # 
// (!\inst18|LPM_MUX_component|auto_generated|_~2_combout  & (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout )))) # (!\BUS_Selection[1]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|_~2_combout ))))

	.dataa(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ),
	.datab(\BUS_Selection[1]~input_o ),
	.datac(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst18|LPM_MUX_component|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|_~3 .lut_mask = 16'hF388;
defparam \inst18|LPM_MUX_component|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N18
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[0]~11 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout  = (\BUS_Selection[2]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|_~3_combout )))) # (!\BUS_Selection[2]~input_o  & 
// ((\inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout ) # ((\inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout ))))

	.dataa(\BUS_Selection[2]~input_o ),
	.datab(\inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.datac(\inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.datad(\inst18|LPM_MUX_component|auto_generated|_~3_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~11 .lut_mask = 16'hFE54;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N20
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8])

	.dataa(gnd),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3 .lut_mask = 16'h3300;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N18
cycloneiii_lcell_comb \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1 (
// Equation(s):
// \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout  = \inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  $ (((\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout  & 
// (\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  & \inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ))))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1 .lut_mask = 16'h78F0;
defparam \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N12
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout  = (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout  & (((!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout )) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4 .lut_mask = 16'h4C0C;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// !\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout )))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout  & 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1 .lut_mask = 16'h04A4;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N16
cycloneiii_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 16'hFF00;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N17
dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N16
cycloneiii_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 16'hFF00;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N17
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N10
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~0 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~0 .lut_mask = 16'hFA44;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneiii_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~1 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout  & 
// ((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout  & (\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~1 .lut_mask = 16'hF588;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & 
// (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & \inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout )))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0 .lut_mask = 16'h4000;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout ) # (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2 .lut_mask = 16'h1110;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneiii_lcell_comb \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 (
// Equation(s):
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & ((\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  & 
// (\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  & VCC)) # (!\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  & (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & ((\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  & (!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  & ((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # (GND)))))
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7  = CARRY((\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & (!\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  & 
// !\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & ((!\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ),
	.combout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.cout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout )))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout  $ (((\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.datad(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0 .lut_mask = 16'hD1E2;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N26
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout  = (\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout ) # ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout  & 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]) # (\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout ),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5 .lut_mask = 16'hFCF8;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[3]~14 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout  = (\BUS_Selection[1]~input_o  & (((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout ) # (\BUS_Selection[0]~input_o )))) # (!\BUS_Selection[1]~input_o  & 
// ((\inst23|altsyncram_component|auto_generated|q_a [3]) # ((!\BUS_Selection[0]~input_o ))))

	.dataa(\BUS_Selection[1]~input_o ),
	.datab(\inst23|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout ),
	.datad(\BUS_Selection[0]~input_o ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~14 .lut_mask = 16'hEEF5;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N4
cycloneiii_lcell_comb \inst18|LPM_MUX_component|auto_generated|result_node[3]~15 (
// Equation(s):
// \inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout  = (\BUS_Selection[2]~input_o  & (((\inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout  & \inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout )))) # 
// (!\BUS_Selection[2]~input_o  & (\inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout ))

	.dataa(\inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout ),
	.datab(\inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout ),
	.datac(\BUS_Selection[2]~input_o ),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout ),
	.cin(gnd),
	.combout(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~15 .lut_mask = 16'hCA0A;
defparam \inst18|LPM_MUX_component|auto_generated|result_node[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N5
dffeas \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N6
cycloneiii_lcell_comb \inst2|LPM_MUX_component|auto_generated|result_node[3]~5 (
// Equation(s):
// \inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout  = (\inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout  & ((\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]) # 
// ((!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) # (!\inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout  & (((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datab(\inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_MUX_component|auto_generated|result_node[3]~5 .lut_mask = 16'hDA8A;
defparam \inst2|LPM_MUX_component|auto_generated|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneiii_lcell_comb \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 (
// Equation(s):
// \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout  = !\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ),
	.combout(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .lut_mask = 16'h0F0F;
defparam \inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneiii_lcell_comb \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// ((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ))))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout ),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0 .lut_mask = 16'h3202;
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cycloneiii_lcell_comb \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1 (
// Equation(s):
// \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// ((\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & 
// (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & ((!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout ),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1 .lut_mask = 16'h2066;
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneiii_lcell_comb \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2 (
// Equation(s):
// \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout  = (\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout  & ((\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout  & 
// (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & \inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout )) # (!\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout  & 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))))

	.dataa(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2 .lut_mask = 16'h8202;
defparam \inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \Register_CLK~input (
	.i(Register_CLK),
	.ibar(gnd),
	.o(\Register_CLK~input_o ));
// synopsys translate_off
defparam \Register_CLK~input .bus_hold = "false";
defparam \Register_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \Register_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Register_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Register_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Register_CLK~inputclkctrl .clock_type = "global clock";
defparam \Register_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N24
cycloneiii_lcell_comb \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder (
// Equation(s):
// \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder_combout  = \inst4|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N25
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneiii_lcell_comb \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder (
// Equation(s):
// \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder_combout  = \inst4|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N4
cycloneiii_lcell_comb \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder (
// Equation(s):
// \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder_combout  = \inst4|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 16'hFF00;
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst22|LPM_DECODE_component|auto_generated|w_anode24w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & 
// (!\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout )) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout  & 
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2 .lut_mask = 16'h1404;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N30
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout  = (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout )))) # 
// (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & ((\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout ),
	.datad(\inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3 .lut_mask = 16'hE4A0;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N22
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// ((!\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ))) # (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ))))

	.dataa(\inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.datab(\inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datac(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0 .lut_mask = 16'h030A;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N6
cycloneiii_lcell_comb \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1 (
// Equation(s):
// \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout  = (!\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ((\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout ) # 
// ((\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ))))

	.dataa(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(\inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout ),
	.datad(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1 .lut_mask = 16'h3230;
defparam \inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N28
cycloneiii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout ),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 16'hFF00;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N24
cycloneiii_lcell_comb \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2 (
// Equation(s):
// \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout  = (\Register_EN[0]~input_o  & \Register_EN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Register_EN[0]~input_o ),
	.datad(\Register_EN[1]~input_o ),
	.cin(gnd),
	.combout(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2 .lut_mask = 16'hF000;
defparam \inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N29
dffeas \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N12
cycloneiii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 16'hFF00;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N13
dffeas \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N22
cycloneiii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N23
dffeas \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N20
cycloneiii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout  = \inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 16'hFF00;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N21
dffeas \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Register_CLK~inputclkctrl_outclk ),
	.d(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N4
cycloneiii_lcell_comb \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2 (
// Equation(s):
// \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  = (!\Memory_EN[2]~input_o  & (\Memory_EN[1]~input_o  & \Memory_EN[0]~input_o ))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(gnd),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2 .lut_mask = 16'h4400;
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N16
cycloneiii_lcell_comb \inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0 (
// Equation(s):
// \inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0_combout  = (\Memory_EN[2]~input_o  & (!\Memory_EN[1]~input_o  & !\Memory_EN[0]~input_o ))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(gnd),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0 .lut_mask = 16'h0022;
defparam \inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N14
cycloneiii_lcell_comb \inst5546|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = \inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (((!\Memory_EN[2]~input_o  & (\Memory_EN[1]~input_o  & \Memory_EN[0]~input_o ))))

	.dataa(\Memory_EN[2]~input_o ),
	.datab(\Memory_EN[1]~input_o ),
	.datac(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\Memory_EN[0]~input_o ),
	.cin(gnd),
	.combout(\inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5546|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = 16'hB4F0;
defparam \inst5546|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N0
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N20
cycloneiii_lcell_comb \inst83|LPM_ADD_SUB_component|auto_generated|op_1~1 (
// Equation(s):
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout  = CARRY((\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ))

	.dataa(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N22
cycloneiii_lcell_comb \inst83|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & 
// (\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout  & VCC)) # (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout )))) # 
// (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout )) # 
// (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & ((\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout ) # (GND)))))
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & 
// !\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout )) # (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout ) # 
// (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ))))

	.dataa(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout ),
	.combout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N24
cycloneiii_lcell_comb \inst83|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = ((\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  $ (\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $ 
// (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 )))) # (GND)
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & ((\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]) # 
// (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 ))) # (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & (\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 
// )))

	.dataa(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.datab(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N26
cycloneiii_lcell_comb \inst83|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & ((\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & 
// (\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 )))) # 
// (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & ((\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # 
// (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (GND)))))
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & !\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 
// )) # (!\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  & ((!\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))))

	.dataa(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.datab(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N28
cycloneiii_lcell_comb \inst83|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = \inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout  $ (\inst83|LPM_ADD_SUB_component|auto_generated|op_1~7  $ (!\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [4]))

	.dataa(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.cin(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \inst83|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y28_N0
cycloneiii_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout ),
	.portare(\inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Memory_CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ,\inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ,\inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ,
\inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ,\inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

assign ALU_Overflow = \ALU_Overflow~output_o ;

assign IR_Q[10] = \IR_Q[10]~output_o ;

assign IR_Q[9] = \IR_Q[9]~output_o ;

assign IR_Q[8] = \IR_Q[8]~output_o ;

assign IR_Q[7] = \IR_Q[7]~output_o ;

assign IR_Q[6] = \IR_Q[6]~output_o ;

assign IR_Q[5] = \IR_Q[5]~output_o ;

assign IR_Q[4] = \IR_Q[4]~output_o ;

assign IR_Q[3] = \IR_Q[3]~output_o ;

assign IR_Q[2] = \IR_Q[2]~output_o ;

assign IR_Q[1] = \IR_Q[1]~output_o ;

assign IR_Q[0] = \IR_Q[0]~output_o ;

assign InstructionMemory[10] = \InstructionMemory[10]~output_o ;

assign InstructionMemory[9] = \InstructionMemory[9]~output_o ;

assign InstructionMemory[8] = \InstructionMemory[8]~output_o ;

assign InstructionMemory[7] = \InstructionMemory[7]~output_o ;

assign InstructionMemory[6] = \InstructionMemory[6]~output_o ;

assign InstructionMemory[5] = \InstructionMemory[5]~output_o ;

assign InstructionMemory[4] = \InstructionMemory[4]~output_o ;

assign InstructionMemory[3] = \InstructionMemory[3]~output_o ;

assign InstructionMemory[2] = \InstructionMemory[2]~output_o ;

assign InstructionMemory[1] = \InstructionMemory[1]~output_o ;

assign InstructionMemory[0] = \InstructionMemory[0]~output_o ;

assign PC_Q[4] = \PC_Q[4]~output_o ;

assign PC_Q[3] = \PC_Q[3]~output_o ;

assign PC_Q[2] = \PC_Q[2]~output_o ;

assign PC_Q[1] = \PC_Q[1]~output_o ;

assign PC_Q[0] = \PC_Q[0]~output_o ;

assign R0_Q[3] = \R0_Q[3]~output_o ;

assign R0_Q[2] = \R0_Q[2]~output_o ;

assign R0_Q[1] = \R0_Q[1]~output_o ;

assign R0_Q[0] = \R0_Q[0]~output_o ;

assign BUS[3] = \BUS[3]~output_o ;

assign BUS[2] = \BUS[2]~output_o ;

assign BUS[1] = \BUS[1]~output_o ;

assign BUS[0] = \BUS[0]~output_o ;

assign R1_Q[3] = \R1_Q[3]~output_o ;

assign R1_Q[2] = \R1_Q[2]~output_o ;

assign R1_Q[1] = \R1_Q[1]~output_o ;

assign R1_Q[0] = \R1_Q[0]~output_o ;

assign R2_Q[3] = \R2_Q[3]~output_o ;

assign R2_Q[2] = \R2_Q[2]~output_o ;

assign R2_Q[1] = \R2_Q[1]~output_o ;

assign R2_Q[0] = \R2_Q[0]~output_o ;

assign SP_Q[3] = \SP_Q[3]~output_o ;

assign SP_Q[2] = \SP_Q[2]~output_o ;

assign SP_Q[1] = \SP_Q[1]~output_o ;

assign SP_Q[0] = \SP_Q[0]~output_o ;

assign AR_Q[3] = \AR_Q[3]~output_o ;

assign AR_Q[2] = \AR_Q[2]~output_o ;

assign AR_Q[1] = \AR_Q[1]~output_o ;

assign AR_Q[0] = \AR_Q[0]~output_o ;

assign DataMemory[3] = \DataMemory[3]~output_o ;

assign DataMemory[2] = \DataMemory[2]~output_o ;

assign DataMemory[1] = \DataMemory[1]~output_o ;

assign DataMemory[0] = \DataMemory[0]~output_o ;

assign ALU[3] = \ALU[3]~output_o ;

assign ALU[2] = \ALU[2]~output_o ;

assign ALU[1] = \ALU[1]~output_o ;

assign ALU[0] = \ALU[0]~output_o ;

assign Input_Q[3] = \Input_Q[3]~output_o ;

assign Input_Q[2] = \Input_Q[2]~output_o ;

assign Input_Q[1] = \Input_Q[1]~output_o ;

assign Input_Q[0] = \Input_Q[0]~output_o ;

assign Output_Q[3] = \Output_Q[3]~output_o ;

assign Output_Q[2] = \Output_Q[2]~output_o ;

assign Output_Q[1] = \Output_Q[1]~output_o ;

assign Output_Q[0] = \Output_Q[0]~output_o ;

assign StackMemory[4] = \StackMemory[4]~output_o ;

assign StackMemory[3] = \StackMemory[3]~output_o ;

assign StackMemory[2] = \StackMemory[2]~output_o ;

assign StackMemory[1] = \StackMemory[1]~output_o ;

assign StackMemory[0] = \StackMemory[0]~output_o ;

endmodule
