ENOMEM	,	V_38
def	,	V_19
of_match_node	,	F_28
mc_writel	,	F_9
shift	,	V_18
bit	,	V_46
"read"	,	L_10
dev	,	V_25
tmp	,	V_35
MC_ERR_STATUS	,	V_57
id	,	V_56
"%s: %s%s @%pa: %s (%s%s)\n"	,	L_13
"failed to get MC clock: %ld\n"	,	L_15
tegra_mc_probe	,	F_27
clk	,	V_6
tegra_mc_timing	,	V_21
"no memory timing registered for rate %lu\n"	,	L_1
MC_EMEM_ARB_CFG	,	V_9
emem_data	,	V_27
child_count	,	V_40
load_one_timing	,	F_12
tegra_mc_setup_timings	,	F_19
IRQ_HANDLED	,	V_72
do_div	,	F_3
num_emem_regs	,	V_26
node	,	V_33
num_address_bits	,	V_58
tegra_mc_la	,	V_13
CONFIG_TEGRA_IOMMU_SMMU	,	V_83
NSEC_PER_SEC	,	V_7
MC_ERR_STATUS_ADR_HI_SHIFT	,	V_59
of_node	,	V_80
GFP_KERNEL	,	V_37
MC_INT_DECERR_MTS	,	V_86
"timing %s: failed to read EMEM configuration\n"	,	L_5
MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE	,	F_5
status	,	V_45
""	,	L_12
ENODEV	,	V_81
clients	,	V_15
tegra_mc	,	V_1
MC_ERR_STATUS_RW	,	V_61
status_names	,	V_49
MC_EMEM_ADR_CFG_EMEM_NUMDEV	,	V_31
device_node	,	V_32
tegra_smmu_probe	,	F_37
of_property_read_u32	,	F_13
for_each_set_bit	,	F_24
for_each_child_of_node	,	F_18
"failed to probe SMMU: %ld\n"	,	L_18
MC_INT_SECURITY_VIOLATION	,	V_91
MC_ERR_STATUS_CLIENT_MASK	,	V_63
MC_INT_DECERR_EMEM	,	V_92
"timing %s: failed to read rate\n"	,	L_3
devm_ioremap_resource	,	F_32
u8	,	T_2
"interrupt not specified\n"	,	L_19
err	,	V_34
tegra_read_ram_code	,	F_20
MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE_MASK	,	V_10
MC_INT_DECERR_VPR	,	V_88
i	,	V_4
irq	,	V_43
regs	,	V_8
MC_ERR_STATUS_READABLE	,	V_68
"secure "	,	L_11
MC_INT_INVALID_SMMU_PAGE	,	V_90
la	,	V_14
of_get_child_count	,	F_17
"failed to request IRQ#%u: %d\n"	,	L_20
devm_kcalloc	,	F_14
phys_addr_t	,	T_4
MC_ERR_STATUS_TYPE_SHIFT	,	V_65
tegra_mc_get_emem_device_count	,	F_10
of_node_put	,	F_21
platform_device	,	V_73
ram_code	,	V_41
data	,	V_44
soc	,	V_11
MC_INTMASK	,	V_48
IS_ENABLED	,	F_36
num_timings	,	V_23
CONFIG_PHYS_ADDR_T_64BIT	,	F_25
dram_count	,	V_29
secure	,	V_53
MC_INTSTATUS	,	V_47
dev_err_ratelimited	,	F_26
pdev	,	V_74
tegra_mc_init	,	F_41
u32	,	T_1
reg	,	V_16
mc	,	V_2
MC_ERR_STATUS_WRITABLE	,	V_69
tegra_mc_of_match	,	V_79
tegra_mc_driver	,	V_93
num_clients	,	V_12
MC_ERR_STATUS_SECURITY	,	V_62
"failed to setup latency allowance: %d\n"	,	L_16
platform_get_irq	,	F_38
res	,	V_78
tegra_mc_write_emem_configuration	,	F_7
resource	,	V_77
timing	,	V_22
platform_driver_register	,	F_42
tick	,	V_3
PTR_ERR	,	F_34
clk_get_rate	,	F_2
MC_ERR_STATUS_NONSECURE	,	V_70
smmu	,	V_84
name	,	V_36
error_names	,	V_66
"nvidia,ram-code"	,	L_6
platform_get_resource	,	F_31
MC_ERR_STATUS_ADR_HI_MASK	,	V_60
child	,	V_39
desc	,	V_51
platform_set_drvdata	,	F_30
devm_kzalloc	,	F_29
perm	,	V_55
MC_INT_INVALID_APB_ASID_UPDATE	,	V_89
"no memory timings for RAM code %u registered\n"	,	L_7
emem_regs	,	V_28
dev_err	,	F_8
MC_ERR_STATUS_TYPE_INVALID_SMMU_PAGE	,	V_67
of_property_read_u32_array	,	F_15
rate	,	V_20
mc_readl	,	F_11
MC_ERR_ADR	,	V_71
timings	,	V_24
tegra_mc_irq	,	F_23
IRQF_SHARED	,	V_85
client	,	V_50
"write"	,	L_9
MC_EMEM_ADR_CFG	,	V_30
of_device_id	,	V_75
addr	,	V_54
IORESOURCE_MEM	,	V_82
value	,	V_5
tegra_mc_setup_latency_allowance	,	F_1
mask	,	V_17
direction	,	V_52
dev_name	,	F_40
readl	,	F_4
devm_clk_get	,	F_35
writel	,	F_6
irqreturn_t	,	T_3
"clock-frequency"	,	L_2
match	,	V_76
dev_warn	,	F_22
MC_ERR_STATUS_TYPE_MASK	,	V_64
"failed to setup timings: %d\n"	,	L_17
"nvidia,emem-configuration"	,	L_4
load_timings	,	F_16
"mc"	,	L_14
"unknown"	,	L_8
node_ram_code	,	V_42
IS_ERR	,	F_33
devm_request_irq	,	F_39
MC_INT_SECERR_SEC	,	V_87
