/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [27:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire [10:0] celloutsig_0_95z;
  wire [10:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  reg [2:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  reg [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_0z[4] ? celloutsig_1_6z[3] : celloutsig_1_3z[0];
  assign celloutsig_1_1z = ~(in_data[134] & in_data[112]);
  assign celloutsig_0_31z = ~(celloutsig_0_3z[2] & in_data[26]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[2] | celloutsig_0_4z[3]) & (celloutsig_0_1z[3] | celloutsig_0_3z[5]));
  assign celloutsig_0_18z = ~((celloutsig_0_10z[7] | celloutsig_0_0z[1]) & (celloutsig_0_1z[3] | celloutsig_0_2z[2]));
  assign celloutsig_0_19z = celloutsig_0_6z[13] | ~(celloutsig_0_3z[4]);
  assign celloutsig_0_9z = { celloutsig_0_6z[11:10], celloutsig_0_7z, celloutsig_0_2z } & { celloutsig_0_1z[4:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_44z = { celloutsig_0_35z[27:26], celloutsig_0_26z, celloutsig_0_27z } / { 1'h1, celloutsig_0_12z[6:0] };
  assign celloutsig_1_0z = in_data[159:155] / { 1'h1, in_data[173:170] };
  assign celloutsig_1_3z = celloutsig_1_2z[6:2] / { 1'h1, celloutsig_1_2z[5:3], in_data[96] };
  assign celloutsig_1_4z = in_data[155:153] / { 1'h1, celloutsig_1_0z[3], celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_20z[3:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_15z } >= { in_data[37:34], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_34z = { celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_22z } > { celloutsig_0_4z[4:2], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_23z = { in_data[55:48], celloutsig_0_11z } > { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_10z[12:10], celloutsig_0_3z } && { celloutsig_0_3z[7:2], celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_12z[7:6], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_4z } && { celloutsig_1_10z[7:2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_21z = { celloutsig_0_9z[2:0], celloutsig_0_7z } && { celloutsig_0_1z[2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_8z = celloutsig_0_3z[6:3] || celloutsig_0_3z[4:1];
  assign celloutsig_0_16z = { celloutsig_0_1z[4:0], celloutsig_0_14z, celloutsig_0_4z } || { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_12z[10:6], celloutsig_0_8z } || { celloutsig_0_20z[3:0], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_17z = celloutsig_0_9z[10:1] < celloutsig_0_6z[10:1];
  assign celloutsig_0_13z = celloutsig_0_7z[4] & ~(celloutsig_0_11z);
  assign celloutsig_0_14z = celloutsig_0_6z[13] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_35z = { celloutsig_0_6z[12:1], celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_18z } % { 1'h1, celloutsig_0_9z[8:3], celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_6z = { in_data[21:17], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, in_data[75:67], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_3z[4:2], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_4z[0], celloutsig_1_8z } % { 1'h1, celloutsig_1_8z[4:1], in_data[96] };
  assign celloutsig_0_2z = in_data[14:11] % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_1_10z = celloutsig_1_5z[8:0] * { celloutsig_1_3z[3:0], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_10z[5:0] * { celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[173:167] : { celloutsig_1_0z, 2'h0 };
  assign celloutsig_1_6z = celloutsig_1_5z[5] ? celloutsig_1_2z[4:1] : in_data[107:104];
  assign celloutsig_1_19z = celloutsig_1_2z[1] ? { in_data[110:97], celloutsig_1_9z } : celloutsig_1_13z;
  assign celloutsig_0_0z = - in_data[58:53];
  assign celloutsig_0_3z = ~ { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_0_7z = ~ celloutsig_0_3z[7:3];
  assign celloutsig_0_95z = ~ celloutsig_0_35z[27:17];
  assign celloutsig_0_10z = ~ { in_data[49:48], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_12z = ~ { celloutsig_0_6z[11:5], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_30z = ~ celloutsig_0_20z[4:1];
  assign celloutsig_0_94z = | { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_44z };
  assign celloutsig_0_25z = | { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_26z = | { celloutsig_0_3z, in_data[51:32] };
  assign celloutsig_0_20z = { celloutsig_0_9z[8:5], celloutsig_0_11z } << in_data[94:90];
  assign celloutsig_0_4z = celloutsig_0_3z[5:1] >> celloutsig_0_3z[6:2];
  assign celloutsig_1_8z = { celloutsig_1_0z[1:0], celloutsig_1_4z } >> { in_data[157:155], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[7:0], celloutsig_1_2z } >> { celloutsig_1_0z[3:0], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_22z = { celloutsig_0_10z[8], celloutsig_0_2z, celloutsig_0_8z } >> { celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_27z = celloutsig_0_4z >> { in_data[72:69], celloutsig_0_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_5z = { in_data[187:179], celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_15z = celloutsig_1_12z[10:8];
  assign celloutsig_1_9z = ~((celloutsig_1_5z[3] & celloutsig_1_4z[1]) | (in_data[140] & celloutsig_1_2z[2]));
  assign celloutsig_0_15z = ~((celloutsig_0_4z[3] & celloutsig_0_9z[5]) | (celloutsig_0_4z[3] & celloutsig_0_9z[3]));
  assign celloutsig_0_32z = ~((celloutsig_0_10z[3] & celloutsig_0_30z[0]) | (celloutsig_0_15z & celloutsig_0_7z[1]));
  assign { out_data[128], out_data[110:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
