# MIPS CPU
This project consists of the designa and development of a MIPS processor using VHDL. The processor contains 20 instructions divided into three categories: R (register) , I (Immediate) and J (Jump) instructions.

## Instruction Formats
<img src="images/instruction-formats.PNG" width="500" align="center">

### Register Instructions
<img src="images/register-instructions.PNG" width="500">

### Immediate Instructions
<img src="images/immediate-instructions.PNG" width="500">

### Unconditional Jump Instructions
<img src="images/unconditional-jump-instructions.PNG" width="500">

## Datapath Design
<img src="images/datapath.PNG" width="500">
