
008_stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011fc  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080013c0  080013c0  000113c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013ec  080013ec  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  080013ec  080013ec  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  080013ec  080013ec  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013ec  080013ec  000113ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080013f0  080013f0  000113f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080013f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  20000030  08001424  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  08001424  00020474  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY
 13 .debug_info   000018df  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000620  00000000  00000000  0002197c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001a0  00000000  00000000  00021fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000012e  00000000  00000000  00022140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002872  00000000  00000000  0002226e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002153  00000000  00000000  00024ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a7ae  00000000  00000000  00026c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000005a4  00000000  00000000  000313e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00031988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000030 	.word	0x20000030
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080013a8 	.word	0x080013a8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000034 	.word	0x20000034
 8000200:	080013a8 	.word	0x080013a8

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <GPIO_PeriClockControl>:
 * @return            -  void
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnOrDi){
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	460b      	mov	r3, r1
 800021e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){ // Enable
 8000220:	78fb      	ldrb	r3, [r7, #3]
 8000222:	2b01      	cmp	r3, #1
 8000224:	d157      	bne.n	80002d6 <GPIO_PeriClockControl+0xc2>
		if(pGPIOx == GPIOA){
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4a59      	ldr	r2, [pc, #356]	; (8000390 <GPIO_PeriClockControl+0x17c>)
 800022a:	4293      	cmp	r3, r2
 800022c:	d106      	bne.n	800023c <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800022e:	4b59      	ldr	r3, [pc, #356]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000232:	4a58      	ldr	r2, [pc, #352]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000234:	f043 0301 	orr.w	r3, r3, #1
 8000238:	6313      	str	r3, [r2, #48]	; 0x30
		}else if(pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}
	}

}
 800023a:	e0a3      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB){
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a56      	ldr	r2, [pc, #344]	; (8000398 <GPIO_PeriClockControl+0x184>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d106      	bne.n	8000252 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000244:	4b53      	ldr	r3, [pc, #332]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000248:	4a52      	ldr	r2, [pc, #328]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800024a:	f043 0302 	orr.w	r3, r3, #2
 800024e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000250:	e098      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC){
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4a51      	ldr	r2, [pc, #324]	; (800039c <GPIO_PeriClockControl+0x188>)
 8000256:	4293      	cmp	r3, r2
 8000258:	d106      	bne.n	8000268 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800025a:	4b4e      	ldr	r3, [pc, #312]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800025c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800025e:	4a4d      	ldr	r2, [pc, #308]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000260:	f043 0304 	orr.w	r3, r3, #4
 8000264:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000266:	e08d      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD){
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	4a4d      	ldr	r2, [pc, #308]	; (80003a0 <GPIO_PeriClockControl+0x18c>)
 800026c:	4293      	cmp	r3, r2
 800026e:	d106      	bne.n	800027e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000270:	4b48      	ldr	r3, [pc, #288]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4a47      	ldr	r2, [pc, #284]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000276:	f043 0308 	orr.w	r3, r3, #8
 800027a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800027c:	e082      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE){
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4a48      	ldr	r2, [pc, #288]	; (80003a4 <GPIO_PeriClockControl+0x190>)
 8000282:	4293      	cmp	r3, r2
 8000284:	d106      	bne.n	8000294 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000286:	4b43      	ldr	r3, [pc, #268]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800028a:	4a42      	ldr	r2, [pc, #264]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800028c:	f043 0310 	orr.w	r3, r3, #16
 8000290:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000292:	e077      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF){
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4a44      	ldr	r2, [pc, #272]	; (80003a8 <GPIO_PeriClockControl+0x194>)
 8000298:	4293      	cmp	r3, r2
 800029a:	d106      	bne.n	80002aa <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800029c:	4b3d      	ldr	r3, [pc, #244]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a3c      	ldr	r2, [pc, #240]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002a2:	f043 0320 	orr.w	r3, r3, #32
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002a8:	e06c      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG){
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4a3f      	ldr	r2, [pc, #252]	; (80003ac <GPIO_PeriClockControl+0x198>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d106      	bne.n	80002c0 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80002b2:	4b38      	ldr	r3, [pc, #224]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b6:	4a37      	ldr	r2, [pc, #220]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002be:	e061      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH){
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a3b      	ldr	r2, [pc, #236]	; (80003b0 <GPIO_PeriClockControl+0x19c>)
 80002c4:	4293      	cmp	r3, r2
 80002c6:	d15d      	bne.n	8000384 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80002c8:	4b32      	ldr	r3, [pc, #200]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002cc:	4a31      	ldr	r2, [pc, #196]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002d4:	e056      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4a2d      	ldr	r2, [pc, #180]	; (8000390 <GPIO_PeriClockControl+0x17c>)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d106      	bne.n	80002ec <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80002de:	4b2d      	ldr	r3, [pc, #180]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002e2:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002e4:	f023 0301 	bic.w	r3, r3, #1
 80002e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ea:	e04b      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB){
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	4a2a      	ldr	r2, [pc, #168]	; (8000398 <GPIO_PeriClockControl+0x184>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d106      	bne.n	8000302 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80002f4:	4b27      	ldr	r3, [pc, #156]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f8:	4a26      	ldr	r2, [pc, #152]	; (8000394 <GPIO_PeriClockControl+0x180>)
 80002fa:	f023 0302 	bic.w	r3, r3, #2
 80002fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000300:	e040      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC){
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4a25      	ldr	r2, [pc, #148]	; (800039c <GPIO_PeriClockControl+0x188>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d106      	bne.n	8000318 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800030a:	4b22      	ldr	r3, [pc, #136]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800030c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800030e:	4a21      	ldr	r2, [pc, #132]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000310:	f023 0304 	bic.w	r3, r3, #4
 8000314:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000316:	e035      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD){
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a21      	ldr	r2, [pc, #132]	; (80003a0 <GPIO_PeriClockControl+0x18c>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d106      	bne.n	800032e <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000320:	4b1c      	ldr	r3, [pc, #112]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000324:	4a1b      	ldr	r2, [pc, #108]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000326:	f023 0308 	bic.w	r3, r3, #8
 800032a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800032c:	e02a      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE){
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a1c      	ldr	r2, [pc, #112]	; (80003a4 <GPIO_PeriClockControl+0x190>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d106      	bne.n	8000344 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000336:	4b17      	ldr	r3, [pc, #92]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033a:	4a16      	ldr	r2, [pc, #88]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800033c:	f023 0310 	bic.w	r3, r3, #16
 8000340:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000342:	e01f      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF){
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a18      	ldr	r2, [pc, #96]	; (80003a8 <GPIO_PeriClockControl+0x194>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d106      	bne.n	800035a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800034e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000350:	4a10      	ldr	r2, [pc, #64]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000352:	f023 0320 	bic.w	r3, r3, #32
 8000356:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000358:	e014      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG){
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4a13      	ldr	r2, [pc, #76]	; (80003ac <GPIO_PeriClockControl+0x198>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d106      	bne.n	8000370 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000366:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <GPIO_PeriClockControl+0x180>)
 8000368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800036c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800036e:	e009      	b.n	8000384 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH){
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4a0f      	ldr	r2, [pc, #60]	; (80003b0 <GPIO_PeriClockControl+0x19c>)
 8000374:	4293      	cmp	r3, r2
 8000376:	d105      	bne.n	8000384 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000378:	4b06      	ldr	r3, [pc, #24]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800037a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037c:	4a05      	ldr	r2, [pc, #20]	; (8000394 <GPIO_PeriClockControl+0x180>)
 800037e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000382:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000384:	bf00      	nop
 8000386:	370c      	adds	r7, #12
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40020000 	.word	0x40020000
 8000394:	40023800 	.word	0x40023800
 8000398:	40020400 	.word	0x40020400
 800039c:	40020800 	.word	0x40020800
 80003a0:	40020c00 	.word	0x40020c00
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40021400 	.word	0x40021400
 80003ac:	40021800 	.word	0x40021800
 80003b0:	40021c00 	.word	0x40021c00

080003b4 <GPIO_Init>:


/*
 * Initialize and De-Initialize
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]

	// Enable Peripheral Clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2101      	movs	r1, #1
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ff26 	bl	8000214 <GPIO_PeriClockControl>

	uint32_t temp = 0; // Temporary Register
 80003c8:	2300      	movs	r3, #0
 80003ca:	60fb      	str	r3, [r7, #12]

	// 1. Configure Mode of GPIO Pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	795b      	ldrb	r3, [r3, #5]
 80003d0:	2b03      	cmp	r3, #3
 80003d2:	d821      	bhi.n	8000418 <GPIO_Init+0x64>
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	461a      	mov	r2, r3
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	791b      	ldrb	r3, [r3, #4]
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	fa02 f303 	lsl.w	r3, r2, r3
 80003e4:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	791b      	ldrb	r3, [r3, #4]
 80003f0:	4619      	mov	r1, r3
 80003f2:	2303      	movs	r3, #3
 80003f4:	408b      	lsls	r3, r1
 80003f6:	43db      	mvns	r3, r3
 80003f8:	4619      	mov	r1, r3
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	400a      	ands	r2, r1
 8000400:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // Set
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	6819      	ldr	r1, [r3, #0]
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	68fa      	ldr	r2, [r7, #12]
 800040e:	430a      	orrs	r2, r1
 8000410:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
 8000416:	e0b8      	b.n	800058a <GPIO_Init+0x1d6>
	}else{
		// TODO: Interrupt Mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	795b      	ldrb	r3, [r3, #5]
 800041c:	2b04      	cmp	r3, #4
 800041e:	d117      	bne.n	8000450 <GPIO_Init+0x9c>
			// Configure the Falling Trigger Selection Register
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000420:	4b43      	ldr	r3, [pc, #268]	; (8000530 <GPIO_Init+0x17c>)
 8000422:	68db      	ldr	r3, [r3, #12]
 8000424:	687a      	ldr	r2, [r7, #4]
 8000426:	7912      	ldrb	r2, [r2, #4]
 8000428:	4611      	mov	r1, r2
 800042a:	2201      	movs	r2, #1
 800042c:	408a      	lsls	r2, r1
 800042e:	4611      	mov	r1, r2
 8000430:	4a3f      	ldr	r2, [pc, #252]	; (8000530 <GPIO_Init+0x17c>)
 8000432:	430b      	orrs	r3, r1
 8000434:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear RTSR
 8000436:	4b3e      	ldr	r3, [pc, #248]	; (8000530 <GPIO_Init+0x17c>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4611      	mov	r1, r2
 8000440:	2201      	movs	r2, #1
 8000442:	408a      	lsls	r2, r1
 8000444:	43d2      	mvns	r2, r2
 8000446:	4611      	mov	r1, r2
 8000448:	4a39      	ldr	r2, [pc, #228]	; (8000530 <GPIO_Init+0x17c>)
 800044a:	400b      	ands	r3, r1
 800044c:	6093      	str	r3, [r2, #8]
 800044e:	e035      	b.n	80004bc <GPIO_Init+0x108>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	795b      	ldrb	r3, [r3, #5]
 8000454:	2b05      	cmp	r3, #5
 8000456:	d117      	bne.n	8000488 <GPIO_Init+0xd4>
			// Configure the Rising Trigger Selection Register
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000458:	4b35      	ldr	r3, [pc, #212]	; (8000530 <GPIO_Init+0x17c>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	687a      	ldr	r2, [r7, #4]
 800045e:	7912      	ldrb	r2, [r2, #4]
 8000460:	4611      	mov	r1, r2
 8000462:	2201      	movs	r2, #1
 8000464:	408a      	lsls	r2, r1
 8000466:	4611      	mov	r1, r2
 8000468:	4a31      	ldr	r2, [pc, #196]	; (8000530 <GPIO_Init+0x17c>)
 800046a:	430b      	orrs	r3, r1
 800046c:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear FTSR
 800046e:	4b30      	ldr	r3, [pc, #192]	; (8000530 <GPIO_Init+0x17c>)
 8000470:	68db      	ldr	r3, [r3, #12]
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	7912      	ldrb	r2, [r2, #4]
 8000476:	4611      	mov	r1, r2
 8000478:	2201      	movs	r2, #1
 800047a:	408a      	lsls	r2, r1
 800047c:	43d2      	mvns	r2, r2
 800047e:	4611      	mov	r1, r2
 8000480:	4a2b      	ldr	r2, [pc, #172]	; (8000530 <GPIO_Init+0x17c>)
 8000482:	400b      	ands	r3, r1
 8000484:	60d3      	str	r3, [r2, #12]
 8000486:	e019      	b.n	80004bc <GPIO_Init+0x108>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	795b      	ldrb	r3, [r3, #5]
 800048c:	2b06      	cmp	r3, #6
 800048e:	d115      	bne.n	80004bc <GPIO_Init+0x108>
			// Configure Both Falling and Rising
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000490:	4b27      	ldr	r3, [pc, #156]	; (8000530 <GPIO_Init+0x17c>)
 8000492:	68db      	ldr	r3, [r3, #12]
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	7912      	ldrb	r2, [r2, #4]
 8000498:	4611      	mov	r1, r2
 800049a:	2201      	movs	r2, #1
 800049c:	408a      	lsls	r2, r1
 800049e:	4611      	mov	r1, r2
 80004a0:	4a23      	ldr	r2, [pc, #140]	; (8000530 <GPIO_Init+0x17c>)
 80004a2:	430b      	orrs	r3, r1
 80004a4:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a6:	4b22      	ldr	r3, [pc, #136]	; (8000530 <GPIO_Init+0x17c>)
 80004a8:	689b      	ldr	r3, [r3, #8]
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	7912      	ldrb	r2, [r2, #4]
 80004ae:	4611      	mov	r1, r2
 80004b0:	2201      	movs	r2, #1
 80004b2:	408a      	lsls	r2, r1
 80004b4:	4611      	mov	r1, r2
 80004b6:	4a1e      	ldr	r2, [pc, #120]	; (8000530 <GPIO_Init+0x17c>)
 80004b8:	430b      	orrs	r3, r1
 80004ba:	6093      	str	r3, [r2, #8]
		}

		// Configure the GPIO port Selection in SYSCFG_EXTICR
		uint8_t ExtiCR_Number = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	791b      	ldrb	r3, [r3, #4]
 80004c0:	089b      	lsrs	r3, r3, #2
 80004c2:	72fb      	strb	r3, [r7, #11]
		uint8_t ExtiCR_ShiftOffset = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	791b      	ldrb	r3, [r3, #4]
 80004c8:	f003 0303 	and.w	r3, r3, #3
 80004cc:	72bb      	strb	r3, [r7, #10]
		uint8_t portcode = GPIO_BASEADDR_TO_PORTCODE(pGPIOHandle->pGPIOx);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a18      	ldr	r2, [pc, #96]	; (8000534 <GPIO_Init+0x180>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d03b      	beq.n	8000550 <GPIO_Init+0x19c>
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a16      	ldr	r2, [pc, #88]	; (8000538 <GPIO_Init+0x184>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d024      	beq.n	800052c <GPIO_Init+0x178>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a15      	ldr	r2, [pc, #84]	; (800053c <GPIO_Init+0x188>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d01d      	beq.n	8000528 <GPIO_Init+0x174>
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a13      	ldr	r2, [pc, #76]	; (8000540 <GPIO_Init+0x18c>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d016      	beq.n	8000524 <GPIO_Init+0x170>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	4a12      	ldr	r2, [pc, #72]	; (8000544 <GPIO_Init+0x190>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d00f      	beq.n	8000520 <GPIO_Init+0x16c>
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a10      	ldr	r2, [pc, #64]	; (8000548 <GPIO_Init+0x194>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d008      	beq.n	800051c <GPIO_Init+0x168>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a0f      	ldr	r2, [pc, #60]	; (800054c <GPIO_Init+0x198>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d101      	bne.n	8000518 <GPIO_Init+0x164>
 8000514:	2306      	movs	r3, #6
 8000516:	e01c      	b.n	8000552 <GPIO_Init+0x19e>
 8000518:	2300      	movs	r3, #0
 800051a:	e01a      	b.n	8000552 <GPIO_Init+0x19e>
 800051c:	2305      	movs	r3, #5
 800051e:	e018      	b.n	8000552 <GPIO_Init+0x19e>
 8000520:	2304      	movs	r3, #4
 8000522:	e016      	b.n	8000552 <GPIO_Init+0x19e>
 8000524:	2303      	movs	r3, #3
 8000526:	e014      	b.n	8000552 <GPIO_Init+0x19e>
 8000528:	2302      	movs	r3, #2
 800052a:	e012      	b.n	8000552 <GPIO_Init+0x19e>
 800052c:	2301      	movs	r3, #1
 800052e:	e010      	b.n	8000552 <GPIO_Init+0x19e>
 8000530:	40013c00 	.word	0x40013c00
 8000534:	40020000 	.word	0x40020000
 8000538:	40020400 	.word	0x40020400
 800053c:	40020800 	.word	0x40020800
 8000540:	40020c00 	.word	0x40020c00
 8000544:	40021000 	.word	0x40021000
 8000548:	40021400 	.word	0x40021400
 800054c:	40021800 	.word	0x40021800
 8000550:	2300      	movs	r3, #0
 8000552:	727b      	strb	r3, [r7, #9]
		SYSCFG_PCLK_EN();
 8000554:	4b6a      	ldr	r3, [pc, #424]	; (8000700 <GPIO_Init+0x34c>)
 8000556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000558:	4a69      	ldr	r2, [pc, #420]	; (8000700 <GPIO_Init+0x34c>)
 800055a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800055e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[ExtiCR_Number] = portcode << (ExtiCR_ShiftOffset * 4);
 8000560:	7a7a      	ldrb	r2, [r7, #9]
 8000562:	7abb      	ldrb	r3, [r7, #10]
 8000564:	009b      	lsls	r3, r3, #2
 8000566:	fa02 f103 	lsl.w	r1, r2, r3
 800056a:	4a66      	ldr	r2, [pc, #408]	; (8000704 <GPIO_Init+0x350>)
 800056c:	7afb      	ldrb	r3, [r7, #11]
 800056e:	3302      	adds	r3, #2
 8000570:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000574:	4b64      	ldr	r3, [pc, #400]	; (8000708 <GPIO_Init+0x354>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	7912      	ldrb	r2, [r2, #4]
 800057c:	4611      	mov	r1, r2
 800057e:	2201      	movs	r2, #1
 8000580:	408a      	lsls	r2, r1
 8000582:	4611      	mov	r1, r2
 8000584:	4a60      	ldr	r2, [pc, #384]	; (8000708 <GPIO_Init+0x354>)
 8000586:	430b      	orrs	r3, r1
 8000588:	6013      	str	r3, [r2, #0]
	}

	// 2. Configure Speed
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	799b      	ldrb	r3, [r3, #6]
 800058e:	461a      	mov	r2, r3
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	791b      	ldrb	r3, [r3, #4]
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	fa02 f303 	lsl.w	r3, r2, r3
 800059a:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	689a      	ldr	r2, [r3, #8]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	791b      	ldrb	r3, [r3, #4]
 80005a6:	4619      	mov	r1, r3
 80005a8:	2303      	movs	r3, #3
 80005aa:	408b      	lsls	r3, r1
 80005ac:	43db      	mvns	r3, r3
 80005ae:	4619      	mov	r1, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	400a      	ands	r2, r1
 80005b6:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	6899      	ldr	r1, [r3, #8]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	430a      	orrs	r2, r1
 80005c6:	609a      	str	r2, [r3, #8]
	temp = 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	60fb      	str	r3, [r7, #12]

	// 3. Configure Pull-up Pull-down Settings
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	79db      	ldrb	r3, [r3, #7]
 80005d0:	461a      	mov	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	791b      	ldrb	r3, [r3, #4]
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	fa02 f303 	lsl.w	r3, r2, r3
 80005dc:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	68da      	ldr	r2, [r3, #12]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	4619      	mov	r1, r3
 80005ea:	2303      	movs	r3, #3
 80005ec:	408b      	lsls	r3, r1
 80005ee:	43db      	mvns	r3, r3
 80005f0:	4619      	mov	r1, r3
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	400a      	ands	r2, r1
 80005f8:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	68d9      	ldr	r1, [r3, #12]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	68fa      	ldr	r2, [r7, #12]
 8000606:	430a      	orrs	r2, r1
 8000608:	60da      	str	r2, [r3, #12]
	temp = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]

	// 4. Configure the Output Type
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	7a1b      	ldrb	r3, [r3, #8]
 8000612:	461a      	mov	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	791b      	ldrb	r3, [r3, #4]
 8000618:	fa02 f303 	lsl.w	r3, r2, r3
 800061c:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	685a      	ldr	r2, [r3, #4]
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	791b      	ldrb	r3, [r3, #4]
 8000628:	4619      	mov	r1, r3
 800062a:	2301      	movs	r3, #1
 800062c:	408b      	lsls	r3, r1
 800062e:	43db      	mvns	r3, r3
 8000630:	4619      	mov	r1, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	400a      	ands	r2, r1
 8000638:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	6859      	ldr	r1, [r3, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	68fa      	ldr	r2, [r7, #12]
 8000646:	430a      	orrs	r2, r1
 8000648:	605a      	str	r2, [r3, #4]
	temp = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	60fb      	str	r3, [r7, #12]

	// 5. Configure Alternate Functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFUN){
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	795b      	ldrb	r3, [r3, #5]
 8000652:	2b02      	cmp	r3, #2
 8000654:	d150      	bne.n	80006f8 <GPIO_Init+0x344>
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= GPIO_PIN_NO_7){
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	791b      	ldrb	r3, [r3, #4]
 800065a:	2b07      	cmp	r3, #7
 800065c:	d826      	bhi.n	80006ac <GPIO_Init+0x2f8>
				// AFRL Registers
				temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8));
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	7a5b      	ldrb	r3, [r3, #9]
 8000662:	461a      	mov	r2, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	791b      	ldrb	r3, [r3, #4]
 8000668:	f003 0307 	and.w	r3, r3, #7
 800066c:	009b      	lsls	r3, r3, #2
 800066e:	fa02 f303 	lsl.w	r3, r2, r3
 8000672:	60fb      	str	r3, [r7, #12]
				pGPIOHandle->pGPIOx->AFRL &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8))); // Clear
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	6a1a      	ldr	r2, [r3, #32]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	791b      	ldrb	r3, [r3, #4]
 800067e:	f003 0307 	and.w	r3, r3, #7
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	210f      	movs	r1, #15
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	43db      	mvns	r3, r3
 800068c:	4619      	mov	r1, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	400a      	ands	r2, r1
 8000694:	621a      	str	r2, [r3, #32]
				pGPIOHandle->pGPIOx->AFRL |= temp;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	6a19      	ldr	r1, [r3, #32]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	68fa      	ldr	r2, [r7, #12]
 80006a2:	430a      	orrs	r2, r1
 80006a4:	621a      	str	r2, [r3, #32]
				temp = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
				pGPIOHandle->pGPIOx->AFRH |= temp;
				temp = 0;
			}
	}

}
 80006aa:	e025      	b.n	80006f8 <GPIO_Init+0x344>
				temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8));
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	7a5b      	ldrb	r3, [r3, #9]
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	791b      	ldrb	r3, [r3, #4]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	fa02 f303 	lsl.w	r3, r2, r3
 80006c0:	60fb      	str	r3, [r7, #12]
				pGPIOHandle->pGPIOx->AFRH &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8))); // Clear
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	f003 0307 	and.w	r3, r3, #7
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	210f      	movs	r1, #15
 80006d4:	fa01 f303 	lsl.w	r3, r1, r3
 80006d8:	43db      	mvns	r3, r3
 80006da:	4619      	mov	r1, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	400a      	ands	r2, r1
 80006e2:	625a      	str	r2, [r3, #36]	; 0x24
				pGPIOHandle->pGPIOx->AFRH |= temp;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	68fa      	ldr	r2, [r7, #12]
 80006f0:	430a      	orrs	r2, r1
 80006f2:	625a      	str	r2, [r3, #36]	; 0x24
				temp = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
}
 80006f8:	bf00      	nop
 80006fa:	3710      	adds	r7, #16
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800
 8000704:	40013800 	.word	0x40013800
 8000708:	40013c00 	.word	0x40013c00

0800070c <GPIO_ReadFromInputPin>:


/*
 * Data Read and Write
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	460b      	mov	r3, r1
 8000716:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	691a      	ldr	r2, [r3, #16]
 800071c:	78fb      	ldrb	r3, [r7, #3]
 800071e:	fa22 f303 	lsr.w	r3, r2, r3
 8000722:	b2db      	uxtb	r3, r3
 8000724:	f003 0301 	and.w	r3, r3, #1
 8000728:	73fb      	strb	r3, [r7, #15]
	return value;
 800072a:	7bfb      	ldrb	r3, [r7, #15]
}
 800072c:	4618      	mov	r0, r3
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr

08000736 <RCC_GetPLLOutputClock>:
#include "stm32f446xx_rcc_driver.h"



// Not implemented, just a placeholder
uint32_t RCC_GetPLLOutputClock(void){
 8000736:	b480      	push	{r7}
 8000738:	b083      	sub	sp, #12
 800073a:	af00      	add	r7, sp, #0
	uint32_t temp = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	607b      	str	r3, [r7, #4]
	return temp;
 8000740:	687b      	ldr	r3, [r7, #4]
}
 8000742:	4618      	mov	r0, r3
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <RCC_GetPCLK1Value>:

uint16_t AHB_PreScaler[8] = {2, 4, 8, 16, 64, 128, 512};
uint16_t APB1_PreScaler[4] = {2, 4, 8, 16};
uint16_t APB2_PreScaler[4] = {2, 4, 8, 16};

uint32_t RCC_GetPCLK1Value(void){
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
	uint32_t pclk1, SystemClk;

	uint8_t clksrc, temp, ahbp, apb1p;
	clksrc = (RCC->CFGR >> 2) & 0x3;
 8000752:	4b26      	ldr	r3, [pc, #152]	; (80007ec <RCC_GetPCLK1Value+0xa0>)
 8000754:	689b      	ldr	r3, [r3, #8]
 8000756:	089b      	lsrs	r3, r3, #2
 8000758:	b2db      	uxtb	r3, r3
 800075a:	f003 0303 	and.w	r3, r3, #3
 800075e:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0){
 8000760:	7a7b      	ldrb	r3, [r7, #9]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d102      	bne.n	800076c <RCC_GetPCLK1Value+0x20>
		SystemClk = 16000000;
 8000766:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <RCC_GetPCLK1Value+0xa4>)
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	e00b      	b.n	8000784 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1){
 800076c:	7a7b      	ldrb	r3, [r7, #9]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d102      	bne.n	8000778 <RCC_GetPCLK1Value+0x2c>
		SystemClk = 8000000;
 8000772:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <RCC_GetPCLK1Value+0xa8>)
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	e005      	b.n	8000784 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 2){
 8000778:	7a7b      	ldrb	r3, [r7, #9]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d102      	bne.n	8000784 <RCC_GetPCLK1Value+0x38>
		SystemClk = RCC_GetPLLOutputClock();
 800077e:	f7ff ffda 	bl	8000736 <RCC_GetPLLOutputClock>
 8000782:	60f8      	str	r0, [r7, #12]
	}

	// AHB Pre-scaler
	temp = (RCC->CFGR >> 4) & 0xF;
 8000784:	4b19      	ldr	r3, [pc, #100]	; (80007ec <RCC_GetPCLK1Value+0xa0>)
 8000786:	689b      	ldr	r3, [r3, #8]
 8000788:	091b      	lsrs	r3, r3, #4
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f003 030f 	and.w	r3, r3, #15
 8000790:	723b      	strb	r3, [r7, #8]
	if(temp < 8){
 8000792:	7a3b      	ldrb	r3, [r7, #8]
 8000794:	2b07      	cmp	r3, #7
 8000796:	d802      	bhi.n	800079e <RCC_GetPCLK1Value+0x52>
		ahbp = 1;
 8000798:	2301      	movs	r3, #1
 800079a:	72fb      	strb	r3, [r7, #11]
 800079c:	e005      	b.n	80007aa <RCC_GetPCLK1Value+0x5e>
	}else{
		ahbp = AHB_PreScaler[temp-8];
 800079e:	7a3b      	ldrb	r3, [r7, #8]
 80007a0:	3b08      	subs	r3, #8
 80007a2:	4a15      	ldr	r2, [pc, #84]	; (80007f8 <RCC_GetPCLK1Value+0xac>)
 80007a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007a8:	72fb      	strb	r3, [r7, #11]
	}

	// APB1 Pre-scaler
	temp = (RCC->CFGR >> 10) & 0x7;
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <RCC_GetPCLK1Value+0xa0>)
 80007ac:	689b      	ldr	r3, [r3, #8]
 80007ae:	0a9b      	lsrs	r3, r3, #10
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	723b      	strb	r3, [r7, #8]
	if(temp < 8){
 80007b8:	7a3b      	ldrb	r3, [r7, #8]
 80007ba:	2b07      	cmp	r3, #7
 80007bc:	d802      	bhi.n	80007c4 <RCC_GetPCLK1Value+0x78>
		apb1p = 1;
 80007be:	2301      	movs	r3, #1
 80007c0:	72bb      	strb	r3, [r7, #10]
 80007c2:	e005      	b.n	80007d0 <RCC_GetPCLK1Value+0x84>
	}else{
		apb1p = APB1_PreScaler[temp-4];
 80007c4:	7a3b      	ldrb	r3, [r7, #8]
 80007c6:	3b04      	subs	r3, #4
 80007c8:	4a0c      	ldr	r2, [pc, #48]	; (80007fc <RCC_GetPCLK1Value+0xb0>)
 80007ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ce:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk / ahbp) / apb1p;
 80007d0:	7afb      	ldrb	r3, [r7, #11]
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80007d8:	7abb      	ldrb	r3, [r7, #10]
 80007da:	fbb2 f3f3 	udiv	r3, r2, r3
 80007de:	607b      	str	r3, [r7, #4]

	return pclk1;
 80007e0:	687b      	ldr	r3, [r7, #4]
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40023800 	.word	0x40023800
 80007f0:	00f42400 	.word	0x00f42400
 80007f4:	007a1200 	.word	0x007a1200
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000010 	.word	0x20000010

08000800 <RCC_GetPCLK2Value>:


uint32_t RCC_GetPCLK2Value(void){
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
	uint32_t pclk2, SystemClk;

	uint8_t clksrc, temp, ahbp, apb2p;
	clksrc = (RCC->CFGR >> 2) & 0x3;
 8000806:	4b26      	ldr	r3, [pc, #152]	; (80008a0 <RCC_GetPCLK2Value+0xa0>)
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	089b      	lsrs	r3, r3, #2
 800080c:	b2db      	uxtb	r3, r3
 800080e:	f003 0303 	and.w	r3, r3, #3
 8000812:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0){
 8000814:	7a7b      	ldrb	r3, [r7, #9]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d102      	bne.n	8000820 <RCC_GetPCLK2Value+0x20>
		SystemClk = 16000000;
 800081a:	4b22      	ldr	r3, [pc, #136]	; (80008a4 <RCC_GetPCLK2Value+0xa4>)
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00b      	b.n	8000838 <RCC_GetPCLK2Value+0x38>
	}else if(clksrc == 1){
 8000820:	7a7b      	ldrb	r3, [r7, #9]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d102      	bne.n	800082c <RCC_GetPCLK2Value+0x2c>
		SystemClk = 8000000;
 8000826:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <RCC_GetPCLK2Value+0xa8>)
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	e005      	b.n	8000838 <RCC_GetPCLK2Value+0x38>
	}else if(clksrc == 2){
 800082c:	7a7b      	ldrb	r3, [r7, #9]
 800082e:	2b02      	cmp	r3, #2
 8000830:	d102      	bne.n	8000838 <RCC_GetPCLK2Value+0x38>
		SystemClk = RCC_GetPLLOutputClock();
 8000832:	f7ff ff80 	bl	8000736 <RCC_GetPLLOutputClock>
 8000836:	60f8      	str	r0, [r7, #12]
	}

	// AHB Pre-scaler
	temp = (RCC->CFGR >> 4) & 0xF;
 8000838:	4b19      	ldr	r3, [pc, #100]	; (80008a0 <RCC_GetPCLK2Value+0xa0>)
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	091b      	lsrs	r3, r3, #4
 800083e:	b2db      	uxtb	r3, r3
 8000840:	f003 030f 	and.w	r3, r3, #15
 8000844:	723b      	strb	r3, [r7, #8]
	if(temp < 0x08){
 8000846:	7a3b      	ldrb	r3, [r7, #8]
 8000848:	2b07      	cmp	r3, #7
 800084a:	d802      	bhi.n	8000852 <RCC_GetPCLK2Value+0x52>
		ahbp = 1;
 800084c:	2301      	movs	r3, #1
 800084e:	72fb      	strb	r3, [r7, #11]
 8000850:	e005      	b.n	800085e <RCC_GetPCLK2Value+0x5e>
	}else{
		ahbp = AHB_PreScaler[temp-8];
 8000852:	7a3b      	ldrb	r3, [r7, #8]
 8000854:	3b08      	subs	r3, #8
 8000856:	4a15      	ldr	r2, [pc, #84]	; (80008ac <RCC_GetPCLK2Value+0xac>)
 8000858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800085c:	72fb      	strb	r3, [r7, #11]
	}

	// APB2 Pre-scaler
	temp = (RCC->CFGR >> 13) & 0x7;
 800085e:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <RCC_GetPCLK2Value+0xa0>)
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	0b5b      	lsrs	r3, r3, #13
 8000864:	b2db      	uxtb	r3, r3
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	723b      	strb	r3, [r7, #8]
	if(temp < 0x04){
 800086c:	7a3b      	ldrb	r3, [r7, #8]
 800086e:	2b03      	cmp	r3, #3
 8000870:	d802      	bhi.n	8000878 <RCC_GetPCLK2Value+0x78>
		apb2p = 1;
 8000872:	2301      	movs	r3, #1
 8000874:	72bb      	strb	r3, [r7, #10]
 8000876:	e005      	b.n	8000884 <RCC_GetPCLK2Value+0x84>
	}else{
		apb2p = APB2_PreScaler[temp-4];
 8000878:	7a3b      	ldrb	r3, [r7, #8]
 800087a:	3b04      	subs	r3, #4
 800087c:	4a0c      	ldr	r2, [pc, #48]	; (80008b0 <RCC_GetPCLK2Value+0xb0>)
 800087e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000882:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClk / ahbp) / apb2p;
 8000884:	7afb      	ldrb	r3, [r7, #11]
 8000886:	68fa      	ldr	r2, [r7, #12]
 8000888:	fbb2 f2f3 	udiv	r2, r2, r3
 800088c:	7abb      	ldrb	r3, [r7, #10]
 800088e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000892:	607b      	str	r3, [r7, #4]

	return pclk2;
 8000894:	687b      	ldr	r3, [r7, #4]
}
 8000896:	4618      	mov	r0, r3
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800
 80008a4:	00f42400 	.word	0x00f42400
 80008a8:	007a1200 	.word	0x007a1200
 80008ac:	20000000 	.word	0x20000000
 80008b0:	20000018 	.word	0x20000018

080008b4 <USART_PeriClockControl>:
#include "stm32f446xx_usart_driver.h"



// USART Peripheral Clock Control
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi){
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){
 80008c0:	78fb      	ldrb	r3, [r7, #3]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d12b      	bne.n	800091e <USART_PeriClockControl+0x6a>
		// Enable
		if(pUSARTx == USART1){
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4a2d      	ldr	r2, [pc, #180]	; (8000980 <USART_PeriClockControl+0xcc>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d106      	bne.n	80008dc <USART_PeriClockControl+0x28>
			USART1_PCLK_EN();
 80008ce:	4b2d      	ldr	r3, [pc, #180]	; (8000984 <USART_PeriClockControl+0xd0>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	4a2c      	ldr	r2, [pc, #176]	; (8000984 <USART_PeriClockControl+0xd0>)
 80008d4:	f043 0310 	orr.w	r3, r3, #16
 80008d8:	6453      	str	r3, [r2, #68]	; 0x44
			USART3_PCLK_DI();
		}else if(pUSARTx == USART6){
			USART6_PCLK_DI();
		}
	}
}
 80008da:	e04b      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART2){
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a2a      	ldr	r2, [pc, #168]	; (8000988 <USART_PeriClockControl+0xd4>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d106      	bne.n	80008f2 <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 80008e4:	4b27      	ldr	r3, [pc, #156]	; (8000984 <USART_PeriClockControl+0xd0>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e8:	4a26      	ldr	r2, [pc, #152]	; (8000984 <USART_PeriClockControl+0xd0>)
 80008ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008f0:	e040      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART3){
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a25      	ldr	r2, [pc, #148]	; (800098c <USART_PeriClockControl+0xd8>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d106      	bne.n	8000908 <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 80008fa:	4b22      	ldr	r3, [pc, #136]	; (8000984 <USART_PeriClockControl+0xd0>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fe:	4a21      	ldr	r2, [pc, #132]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000904:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000906:	e035      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART6){
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a21      	ldr	r2, [pc, #132]	; (8000990 <USART_PeriClockControl+0xdc>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d131      	bne.n	8000974 <USART_PeriClockControl+0xc0>
			USART6_PCLK_EN();
 8000910:	4b1c      	ldr	r3, [pc, #112]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000914:	4a1b      	ldr	r2, [pc, #108]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000916:	f043 0320 	orr.w	r3, r3, #32
 800091a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800091c:	e02a      	b.n	8000974 <USART_PeriClockControl+0xc0>
		if(pUSARTx == USART1){
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a17      	ldr	r2, [pc, #92]	; (8000980 <USART_PeriClockControl+0xcc>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d106      	bne.n	8000934 <USART_PeriClockControl+0x80>
			USART1_PCLK_DI();
 8000926:	4b17      	ldr	r3, [pc, #92]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092a:	4a16      	ldr	r2, [pc, #88]	; (8000984 <USART_PeriClockControl+0xd0>)
 800092c:	f023 0310 	bic.w	r3, r3, #16
 8000930:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000932:	e01f      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART2){
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4a14      	ldr	r2, [pc, #80]	; (8000988 <USART_PeriClockControl+0xd4>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d106      	bne.n	800094a <USART_PeriClockControl+0x96>
			USART2_PCLK_DI();
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <USART_PeriClockControl+0xd0>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000940:	4a10      	ldr	r2, [pc, #64]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000942:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000946:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000948:	e014      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART3){
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a0f      	ldr	r2, [pc, #60]	; (800098c <USART_PeriClockControl+0xd8>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d106      	bne.n	8000960 <USART_PeriClockControl+0xac>
			USART3_PCLK_DI();
 8000952:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	4a0b      	ldr	r2, [pc, #44]	; (8000984 <USART_PeriClockControl+0xd0>)
 8000958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800095e:	e009      	b.n	8000974 <USART_PeriClockControl+0xc0>
		}else if(pUSARTx == USART6){
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a0b      	ldr	r2, [pc, #44]	; (8000990 <USART_PeriClockControl+0xdc>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d105      	bne.n	8000974 <USART_PeriClockControl+0xc0>
			USART6_PCLK_DI();
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <USART_PeriClockControl+0xd0>)
 800096a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800096c:	4a05      	ldr	r2, [pc, #20]	; (8000984 <USART_PeriClockControl+0xd0>)
 800096e:	f023 0320 	bic.w	r3, r3, #32
 8000972:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40011000 	.word	0x40011000
 8000984:	40023800 	.word	0x40023800
 8000988:	40004400 	.word	0x40004400
 800098c:	40004800 	.word	0x40004800
 8000990:	40011400 	.word	0x40011400

08000994 <USART_Init>:


// USART Initialization
void USART_Init(USART_Handle_t *pUSARTHandle){
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]


	//Temporary variable
	uint32_t tempreg=0;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]

	/**** Configuration of CR1 ****/

	//Implement the code to enable the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2101      	movs	r1, #1
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ff84 	bl	80008b4 <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	791b      	ldrb	r3, [r3, #4]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d104      	bne.n	80009be <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f043 0304 	orr.w	r3, r3, #4
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	e010      	b.n	80009e0 <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	791b      	ldrb	r3, [r3, #4]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d104      	bne.n	80009d0 <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	f043 0308 	orr.w	r3, r3, #8
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	e007      	b.n	80009e0 <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	791b      	ldrb	r3, [r3, #4]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d103      	bne.n	80009e0 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_TE) | ( 1 << USART_CR1_RE) );
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f043 030c 	orr.w	r3, r3, #12
 80009de:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	7b5b      	ldrb	r3, [r3, #13]
 80009e4:	031b      	lsls	r3, r3, #12
 80009e6:	461a      	mov	r2, r3
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7b9b      	ldrb	r3, [r3, #14]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d104      	bne.n	8000a00 <USART_Init+0x6c>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	e00b      	b.n	8000a18 <USART_Init+0x84>

		//Implement the code to enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	7b9b      	ldrb	r3, [r3, #14]
 8000a04:	2b02      	cmp	r3, #2
 8000a06:	d107      	bne.n	8000a18 <USART_Init+0x84>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a0e:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a16:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	60da      	str	r2, [r3, #12]

	/**** Configuration of CR2 ****/

	tempreg=0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NumOfStopBits << USART_CR2_STOP;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	7b1b      	ldrb	r3, [r3, #12]
 8000a28:	031b      	lsls	r3, r3, #12
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	611a      	str	r2, [r3, #16]

	/**** Configuration of CR3 ****/

	tempreg=0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	7bdb      	ldrb	r3, [r3, #15]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d104      	bne.n	8000a50 <USART_Init+0xbc>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	e010      	b.n	8000a72 <USART_Init+0xde>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7bdb      	ldrb	r3, [r3, #15]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d104      	bne.n	8000a62 <USART_Init+0xce>
	{
		//Implement the code to enable RTS flow control
		tempreg |= (1 << USART_CR3_RTSE);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	e007      	b.n	8000a72 <USART_Init+0xde>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	7bdb      	ldrb	r3, [r3, #15]
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d103      	bne.n	8000a72 <USART_Init+0xde>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= ((1 << USART_CR3_CTSE) | (1 << USART_CR3_RTSE));
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000a70:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	615a      	str	r2, [r3, #20]

 /**** Configuration of BRR(Baud rate register) ****/

	//Implement the code to configure the baud rate
	//We will cover this in the lecture. No action required here
	USART_SetBaudRate(pUSARTHandle->pUSARTx, pUSARTHandle->USART_Config.USART_Baud);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	4619      	mov	r1, r3
 8000a84:	4610      	mov	r0, r2
 8000a86:	f000 f805 	bl	8000a94 <USART_SetBaudRate>
}
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <USART_SetBaudRate>:
}


// USART Set Baud Rate
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a30      	ldr	r2, [pc, #192]	; (8000b68 <USART_SetBaudRate+0xd4>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d003      	beq.n	8000ab2 <USART_SetBaudRate+0x1e>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a2f      	ldr	r2, [pc, #188]	; (8000b6c <USART_SetBaudRate+0xd8>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d103      	bne.n	8000aba <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000ab2:	f7ff fea5 	bl	8000800 <RCC_GetPCLK2Value>
 8000ab6:	61f8      	str	r0, [r7, #28]
 8000ab8:	e002      	b.n	8000ac0 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000aba:	f7ff fe47 	bl	800074c <RCC_GetPCLK1Value>
 8000abe:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d00b      	beq.n	8000ae4 <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000acc:	69fa      	ldr	r2, [r7, #28]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	009a      	lsls	r2, r3, #2
 8000ad6:	441a      	add	r2, r3
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae0:	61bb      	str	r3, [r7, #24]
 8000ae2:	e008      	b.n	8000af6 <USART_SetBaudRate+0x62>
  }else
  {
	   //over sampling by 16
	   usartdiv = ((100 * PCLKx) / (16 * BaudRate));
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	2264      	movs	r2, #100	; 0x64
 8000ae8:	fb03 f202 	mul.w	r2, r3, r2
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	011b      	lsls	r3, r3, #4
 8000af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af4:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	4a1d      	ldr	r2, [pc, #116]	; (8000b70 <USART_SetBaudRate+0xdc>)
 8000afa:	fba2 2303 	umull	r2, r3, r2, r3
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2264      	movs	r2, #100	; 0x64
 8000b10:	fb02 f303 	mul.w	r3, r2, r3
 8000b14:	69ba      	ldr	r2, [r7, #24]
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d00a      	beq.n	8000b3c <USART_SetBaudRate+0xa8>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	3332      	adds	r3, #50	; 0x32
 8000b2c:	4a10      	ldr	r2, [pc, #64]	; (8000b70 <USART_SetBaudRate+0xdc>)
 8000b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b32:	095b      	lsrs	r3, r3, #5
 8000b34:	f003 0307 	and.w	r3, r3, #7
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	e009      	b.n	8000b50 <USART_SetBaudRate+0xbc>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	011b      	lsls	r3, r3, #4
 8000b40:	3332      	adds	r3, #50	; 0x32
 8000b42:	4a0b      	ldr	r2, [pc, #44]	; (8000b70 <USART_SetBaudRate+0xdc>)
 8000b44:	fba2 2303 	umull	r2, r3, r2, r3
 8000b48:	095b      	lsrs	r3, r3, #5
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	609a      	str	r2, [r3, #8]
}
 8000b5e:	bf00      	nop
 8000b60:	3720      	adds	r7, #32
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40011000 	.word	0x40011000
 8000b6c:	40011400 	.word	0x40011400
 8000b70:	51eb851f 	.word	0x51eb851f

08000b74 <USART_SendData>:


/*
 * Data Send and Receive
 */
void USART_SendData(USART_Handle_t *pUSARTHandle,uint8_t *pTxBuffer, uint32_t Len){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
 8000b84:	e031      	b.n	8000bea <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx, USART_FLAG_TXE));
 8000b86:	bf00      	nop
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2180      	movs	r1, #128	; 0x80
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 faa6 	bl	80010e0 <USART_GetFlagStatus>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f6      	beq.n	8000b88 <USART_SendData+0x14>

		 //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	7b5b      	ldrb	r3, [r3, #13]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d118      	bne.n	8000bd4 <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	461a      	mov	r2, r3
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000bb4:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	7b9b      	ldrb	r3, [r3, #14]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d106      	bne.n	8000bcc <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	e00b      	b.n	8000be4 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	e007      	b.n	8000be4 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	781a      	ldrb	r2, [r3, #0]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	3301      	adds	r3, #1
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d3c9      	bcc.n	8000b86 <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx, USART_FLAG_TC));
 8000bf2:	bf00      	nop
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2140      	movs	r1, #64	; 0x40
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 fa70 	bl	80010e0 <USART_GetFlagStatus>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d0f6      	beq.n	8000bf4 <USART_SendData+0x80>
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <USART_ReceiveDataIT>:

	return txstate;
}


uint8_t USART_ReceiveDataIT(USART_Handle_t *pUSARTHandle, uint8_t *pRxBuffer, uint32_t Len){
 8000c10:	b480      	push	{r7}
 8000c12:	b087      	sub	sp, #28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
	uint8_t rxstate = pUSARTHandle->RxBusyState;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c22:	75fb      	strb	r3, [r7, #23]

	if(rxstate != USART_BUSY_IN_RX)
 8000c24:	7dfb      	ldrb	r3, [r7, #23]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d014      	beq.n	8000c54 <USART_ReceiveDataIT+0x44>
	{
		pUSARTHandle->RxLen = Len;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	61da      	str	r2, [r3, #28]
		pUSARTHandle->pRxBuffer = pRxBuffer;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	68ba      	ldr	r2, [r7, #8]
 8000c34:	615a      	str	r2, [r3, #20]
		pUSARTHandle->RxBusyState = USART_BUSY_IN_RX;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		(void)pUSARTHandle->pUSARTx->DR;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]

		//Implement the code to enable interrupt for RXNE
		pUSARTHandle->pUSARTx->CR1 |= (1 << USART_CR1_RXNEIE);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	68da      	ldr	r2, [r3, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f042 0220 	orr.w	r2, r2, #32
 8000c52:	60da      	str	r2, [r3, #12]
	}

	return rxstate;
 8000c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	371c      	adds	r7, #28
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <USART_IRQInterruptConfig>:


/*
 * IRQ Configuration and ISR handling
 */
void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnOrDi){
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	460a      	mov	r2, r1
 8000c6a:	71fb      	strb	r3, [r7, #7]
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	71bb      	strb	r3, [r7, #6]
	if(EnOrDi == ENABLE){
 8000c70:	79bb      	ldrb	r3, [r7, #6]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d133      	bne.n	8000cde <USART_IRQInterruptConfig+0x7e>
		// Enable
		if(IRQNumber <= 31){
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	2b1f      	cmp	r3, #31
 8000c7a:	d80a      	bhi.n	8000c92 <USART_IRQInterruptConfig+0x32>
			// Program ISER0 Register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000c7c:	4b34      	ldr	r3, [pc, #208]	; (8000d50 <USART_IRQInterruptConfig+0xf0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	79fa      	ldrb	r2, [r7, #7]
 8000c82:	2101      	movs	r1, #1
 8000c84:	fa01 f202 	lsl.w	r2, r1, r2
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4a31      	ldr	r2, [pc, #196]	; (8000d50 <USART_IRQInterruptConfig+0xf0>)
 8000c8c:	430b      	orrs	r3, r1
 8000c8e:	6013      	str	r3, [r2, #0]
		}else if(IRQNumber >= 64 && IRQNumber < 96){
			// Program ICER2 Register
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
		}
	}
}
 8000c90:	e059      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64){
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b1f      	cmp	r3, #31
 8000c96:	d90f      	bls.n	8000cb8 <USART_IRQInterruptConfig+0x58>
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b3f      	cmp	r3, #63	; 0x3f
 8000c9c:	d80c      	bhi.n	8000cb8 <USART_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000c9e:	4b2d      	ldr	r3, [pc, #180]	; (8000d54 <USART_IRQInterruptConfig+0xf4>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	79fa      	ldrb	r2, [r7, #7]
 8000ca4:	f002 021f 	and.w	r2, r2, #31
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cae:	4611      	mov	r1, r2
 8000cb0:	4a28      	ldr	r2, [pc, #160]	; (8000d54 <USART_IRQInterruptConfig+0xf4>)
 8000cb2:	430b      	orrs	r3, r1
 8000cb4:	6013      	str	r3, [r2, #0]
 8000cb6:	e046      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber >= 64 && IRQNumber < 96){
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	2b3f      	cmp	r3, #63	; 0x3f
 8000cbc:	d943      	bls.n	8000d46 <USART_IRQInterruptConfig+0xe6>
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b5f      	cmp	r3, #95	; 0x5f
 8000cc2:	d840      	bhi.n	8000d46 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 8000cc4:	4b24      	ldr	r3, [pc, #144]	; (8000d58 <USART_IRQInterruptConfig+0xf8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	79fa      	ldrb	r2, [r7, #7]
 8000cca:	f002 021f 	and.w	r2, r2, #31
 8000cce:	2101      	movs	r1, #1
 8000cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4a20      	ldr	r2, [pc, #128]	; (8000d58 <USART_IRQInterruptConfig+0xf8>)
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	6013      	str	r3, [r2, #0]
}
 8000cdc:	e033      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31){
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2b1f      	cmp	r3, #31
 8000ce2:	d80a      	bhi.n	8000cfa <USART_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000ce4:	4b1d      	ldr	r3, [pc, #116]	; (8000d5c <USART_IRQInterruptConfig+0xfc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	79fa      	ldrb	r2, [r7, #7]
 8000cea:	2101      	movs	r1, #1
 8000cec:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf0:	4611      	mov	r1, r2
 8000cf2:	4a1a      	ldr	r2, [pc, #104]	; (8000d5c <USART_IRQInterruptConfig+0xfc>)
 8000cf4:	430b      	orrs	r3, r1
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	e025      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64){
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b1f      	cmp	r3, #31
 8000cfe:	d90f      	bls.n	8000d20 <USART_IRQInterruptConfig+0xc0>
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	2b3f      	cmp	r3, #63	; 0x3f
 8000d04:	d80c      	bhi.n	8000d20 <USART_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000d06:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <USART_IRQInterruptConfig+0x100>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	79fa      	ldrb	r2, [r7, #7]
 8000d0c:	f002 021f 	and.w	r2, r2, #31
 8000d10:	2101      	movs	r1, #1
 8000d12:	fa01 f202 	lsl.w	r2, r1, r2
 8000d16:	4611      	mov	r1, r2
 8000d18:	4a11      	ldr	r2, [pc, #68]	; (8000d60 <USART_IRQInterruptConfig+0x100>)
 8000d1a:	430b      	orrs	r3, r1
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	e012      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber >= 64 && IRQNumber < 96){
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	2b3f      	cmp	r3, #63	; 0x3f
 8000d24:	d90f      	bls.n	8000d46 <USART_IRQInterruptConfig+0xe6>
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	2b5f      	cmp	r3, #95	; 0x5f
 8000d2a:	d80c      	bhi.n	8000d46 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <USART_IRQInterruptConfig+0x104>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	79fa      	ldrb	r2, [r7, #7]
 8000d32:	f002 021f 	and.w	r2, r2, #31
 8000d36:	2101      	movs	r1, #1
 8000d38:	fa01 f202 	lsl.w	r2, r1, r2
 8000d3c:	4611      	mov	r1, r2
 8000d3e:	4a09      	ldr	r2, [pc, #36]	; (8000d64 <USART_IRQInterruptConfig+0x104>)
 8000d40:	430b      	orrs	r3, r1
 8000d42:	6013      	str	r3, [r2, #0]
}
 8000d44:	e7ff      	b.n	8000d46 <USART_IRQInterruptConfig+0xe6>
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr
 8000d50:	e000e100 	.word	0xe000e100
 8000d54:	e000e104 	.word	0xe000e104
 8000d58:	e000e108 	.word	0xe000e108
 8000d5c:	e000e180 	.word	0xe000e180
 8000d60:	e000e184 	.word	0xe000e184
 8000d64:	e000e188 	.word	0xe000e188

08000d68 <USART_IRQHandling>:
	uint8_t shift_amount = (8 * iprx_section) + (8 - NUM_PR_BITS_IMPLEMENTED);
	*(NVIC_IPR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
}


void USART_IRQHandling(USART_Handle_t *pUSARTHandle){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	uint16_t *pdata;

/*************************Check for TC flag ********************************************/

    //Implement the code to check the state of TC bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TC);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d7a:	617b      	str	r3, [r7, #20]

	 //Implement the code to check the state of TCIE bit
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TCIE);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	68db      	ldr	r3, [r3, #12]
 8000d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d86:	613b      	str	r3, [r7, #16]

	if(temp1 && temp2 )
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d021      	beq.n	8000dd2 <USART_IRQHandling+0x6a>
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d01e      	beq.n	8000dd2 <USART_IRQHandling+0x6a>
	{
		//this interrupt is because of TC

		//close transmission and call application callback if TxLen is zero
		if ( pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d119      	bne.n	8000dd2 <USART_IRQHandling+0x6a>
		{
			//Check the TxLen . If it is zero then close the data transmission
			if(! pUSARTHandle->TxLen )
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d115      	bne.n	8000dd2 <USART_IRQHandling+0x6a>
			{
				//Implement the code to clear the TC flag
				pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_TC);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000db4:	601a      	str	r2, [r3, #0]

				//Implement the code to clear the TCIE control bit

				//Reset the application state
				pUSARTHandle->TxBusyState = USART_READY;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	f883 2020 	strb.w	r2, [r3, #32]

				//Reset Buffer address to NULL
				pUSARTHandle->pTxBuffer = NULL;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]

				//Reset the length to zero
				pUSARTHandle->TxLen = 0;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	619a      	str	r2, [r3, #24]

				//Call the application call back with event USART_EVENT_TX_CMPLT
				USART_ApplicationEventCallback(pUSARTHandle, USART_EVENT_TX_CMPLT);
 8000dca:	2100      	movs	r1, #0
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f000 fa89 	bl	80012e4 <USART_ApplicationEventCallback>
	}

/*************************Check for TXE flag ********************************************/

	//Implement the code to check the state of TXE bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TXE);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ddc:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of TXEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & (1 << USART_CR1_TXEIE);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de8:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d055      	beq.n	8000e9c <USART_IRQHandling+0x134>
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d052      	beq.n	8000e9c <USART_IRQHandling+0x134>
	{
		//this interrupt is because of TXE

		if(pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d14d      	bne.n	8000e9c <USART_IRQHandling+0x134>
		{
			//Keep sending data until Txlen reaches to zero
			if(pUSARTHandle->TxLen > 0)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d03d      	beq.n	8000e84 <USART_IRQHandling+0x11c>
			{
				//Check the USART_WordLength item for 9BIT or 8BIT in a frame
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	7b5b      	ldrb	r3, [r3, #13]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d129      	bne.n	8000e64 <USART_IRQHandling+0xfc>
				{
					//if 9BIT , load the DR with 2bytes masking the bits other than first 9 bits
					pdata = (uint16_t*) pUSARTHandle->pTxBuffer;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	60fb      	str	r3, [r7, #12]

					//loading only first 9 bits , so we have to mask with the value 0x01FF
					pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e24:	605a      	str	r2, [r3, #4]

					//check for USART_ParityControl
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	7b9b      	ldrb	r3, [r3, #14]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10f      	bne.n	8000e4e <USART_IRQHandling+0xe6>
					{
						//No parity is used in this transfer , so, 9bits of user data will be sent
						//Implement the code to increment pTxBuffer twice
						pUSARTHandle->pTxBuffer++;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	691b      	ldr	r3, [r3, #16]
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	611a      	str	r2, [r3, #16]
						pUSARTHandle->pTxBuffer++;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	691b      	ldr	r3, [r3, #16]
 8000e3c:	1c5a      	adds	r2, r3, #1
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen -= 2;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	1e9a      	subs	r2, r3, #2
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	619a      	str	r2, [r3, #24]
 8000e4c:	e01a      	b.n	8000e84 <USART_IRQHandling+0x11c>
					}
					else
					{
						//Parity bit is used in this transfer . so , 8bits of user data will be sent
						//The 9th bit will be replaced by parity bit by the hardware
						pUSARTHandle->pTxBuffer++;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	611a      	str	r2, [r3, #16]

						//Implement the code to decrement the length
						pUSARTHandle->TxLen--;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	1e5a      	subs	r2, r3, #1
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	619a      	str	r2, [r3, #24]
 8000e62:	e00f      	b.n	8000e84 <USART_IRQHandling+0x11c>
					}
				}
				else
				{
					//This is 8bit data transfer
					pUSARTHandle->pUSARTx->DR = (*pUSARTHandle->pTxBuffer  & (uint8_t)0xFF);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	781a      	ldrb	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]

					//Implement the code to increment the buffer address
					pUSARTHandle->pTxBuffer++;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	691b      	ldr	r3, [r3, #16]
 8000e74:	1c5a      	adds	r2, r3, #1
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	611a      	str	r2, [r3, #16]

					//Implement the code to decrement the length
					pUSARTHandle->TxLen--;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	699b      	ldr	r3, [r3, #24]
 8000e7e:	1e5a      	subs	r2, r3, #1
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	619a      	str	r2, [r3, #24]
				}

			}
			if (pUSARTHandle->TxLen == 0 )
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d107      	bne.n	8000e9c <USART_IRQHandling+0x134>
			{
				//TxLen is zero
				//Implement the code to clear the TXEIE bit (disable interrupt for TXE flag )
				pUSARTHandle->pUSARTx->CR1 &= ~(1 << USART_CR1_TXEIE);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	68da      	ldr	r2, [r3, #12]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e9a:	60da      	str	r2, [r3, #12]
		}
	}

/*************************Check for RXNE flag ********************************************/

	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_RXNE);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0320 	and.w	r3, r3, #32
 8000ea6:	617b      	str	r3, [r7, #20]
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_RXNEIE);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	f003 0320 	and.w	r3, r3, #32
 8000eb2:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d073      	beq.n	8000fa2 <USART_IRQHandling+0x23a>
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d070      	beq.n	8000fa2 <USART_IRQHandling+0x23a>
	{
		//this interrupt is because of rxne
		if(pUSARTHandle->RxBusyState == USART_BUSY_IN_RX)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d16b      	bne.n	8000fa2 <USART_IRQHandling+0x23a>
		{
			//RXNE is set so Receive data
			if(pUSARTHandle->RxLen > 0)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d053      	beq.n	8000f7a <USART_IRQHandling+0x212>
			{
				//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7b5b      	ldrb	r3, [r3, #13]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d12f      	bne.n	8000f3a <USART_IRQHandling+0x1d2>
				{
					//We are going to receive 9bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7b9b      	ldrb	r3, [r3, #14]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d119      	bne.n	8000f16 <USART_IRQHandling+0x1ae>
					{
						//No parity is used. so, all 9bits will be of user data

						//read only first 9 bits so mask the DR with 0x01FF
						*((uint16_t*) pUSARTHandle->pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000ef2:	b292      	uxth	r2, r2
 8000ef4:	801a      	strh	r2, [r3, #0]

						//Now increment the pRxBuffer two times
						pUSARTHandle->pRxBuffer++;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	615a      	str	r2, [r3, #20]
						pUSARTHandle->pRxBuffer++;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	695b      	ldr	r3, [r3, #20]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	615a      	str	r2, [r3, #20]

						//Implement the code to decrement the length
						pUSARTHandle->RxLen -= 2;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	1e9a      	subs	r2, r3, #2
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	61da      	str	r2, [r3, #28]
 8000f14:	e031      	b.n	8000f7a <USART_IRQHandling+0x212>
					}
					else
					{
						//Parity is used. so, 8bits will be of user data and 1 bit is parity
						 *pUSARTHandle->pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	695b      	ldr	r3, [r3, #20]
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	701a      	strb	r2, [r3, #0]

						 //Now increment the pRxBuffer
						 pUSARTHandle->pRxBuffer++;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	695b      	ldr	r3, [r3, #20]
 8000f28:	1c5a      	adds	r2, r3, #1
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	615a      	str	r2, [r3, #20]

						 //Implement the code to decrement the length
						 pUSARTHandle->RxLen -= 1;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	1e5a      	subs	r2, r3, #1
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	61da      	str	r2, [r3, #28]
 8000f38:	e01f      	b.n	8000f7a <USART_IRQHandling+0x212>
				else
				{
					//We are going to receive 8bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7b9b      	ldrb	r3, [r3, #14]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d107      	bne.n	8000f52 <USART_IRQHandling+0x1ea>
					{
						//No parity is used , so all 8bits will be of user data

						//read 8 bits from DR
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	685a      	ldr	r2, [r3, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	695b      	ldr	r3, [r3, #20]
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	701a      	strb	r2, [r3, #0]
 8000f50:	e009      	b.n	8000f66 <USART_IRQHandling+0x1fe>
					else
					{
						//Parity is used, so , 7 bits will be of user data and 1 bit is parity

						//read only 7 bits , hence mask the DR with 0X7F
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	701a      	strb	r2, [r3, #0]

					}

					//Now , increment the pRxBuffer
					pUSARTHandle->pRxBuffer++;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	615a      	str	r2, [r3, #20]

					//Implement the code to decrement the length
					pUSARTHandle->RxLen -= 1;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	69db      	ldr	r3, [r3, #28]
 8000f74:	1e5a      	subs	r2, r3, #1
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	61da      	str	r2, [r3, #28]
				}


			}//if of >0

			if(! pUSARTHandle->RxLen)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10f      	bne.n	8000fa2 <USART_IRQHandling+0x23a>
			{
				//disable the rxne
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_RXNEIE );
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68da      	ldr	r2, [r3, #12]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f022 0220 	bic.w	r2, r2, #32
 8000f90:	60da      	str	r2, [r3, #12]
				pUSARTHandle->RxBusyState = USART_READY;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_RX_CMPLT);
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f9a1 	bl	80012e4 <USART_ApplicationEventCallback>

/*************************Check for CTS flag ********************************************/
//Note : CTS feature is not applicable for UART4 and UART5

	//Implement the code to check the status of CTS bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & (1 << USART_SR_CTS);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fac:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of CTSE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	695b      	ldr	r3, [r3, #20]
 8000fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fb8:	613b      	str	r3, [r7, #16]

	//Implement the code to check the state of CTSIE bit in CR3 (This bit is not available for UART4 & UART5.)
	temp3 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSIE);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fc4:	60bb      	str	r3, [r7, #8]


	if(temp1  && temp2 )
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d00e      	beq.n	8000fea <USART_IRQHandling+0x282>
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00b      	beq.n	8000fea <USART_IRQHandling+0x282>
	{
		//Implement the code to clear the CTS flag in SR
		pUSARTHandle->pUSARTx->SR &= ~(1 << USART_SR_CTS);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fe0:	601a      	str	r2, [r3, #0]

		//this interrupt is because of cts
		USART_ApplicationEventCallback(pUSARTHandle, USART_EVENT_CTS);
 8000fe2:	2103      	movs	r1, #3
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f000 f97d 	bl	80012e4 <USART_ApplicationEventCallback>
	}

/*************************Check for IDLE detection flag ********************************************/

	//Implement the code to check the status of IDLE flag bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & (1 << USART_SR_IDLE);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0310 	and.w	r3, r3, #16
 8000ff4:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of IDLEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	695b      	ldr	r3, [r3, #20]
 8000ffc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001000:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00e      	beq.n	8001026 <USART_IRQHandling+0x2be>
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d00b      	beq.n	8001026 <USART_IRQHandling+0x2be>
	{
		//Implement the code to clear the IDLE flag. Refer to the RM to understand the clear sequence
		pUSARTHandle->pUSARTx->SR &= ~(1 << USART_SR_IDLE);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 0210 	bic.w	r2, r2, #16
 800101c:	601a      	str	r2, [r3, #0]
		//this interrupt is because of idle
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_IDLE);
 800101e:	2102      	movs	r1, #2
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f95f 	bl	80012e4 <USART_ApplicationEventCallback>
	}

/*************************Check for Overrun detection flag ********************************************/

	//Implement the code to check the status of ORE flag  in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & USART_SR_ORE;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0303 	and.w	r3, r3, #3
 8001030:	617b      	str	r3, [r7, #20]

	//Implement the code to check the status of RXNEIE  bit in the CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & USART_CR1_RXNEIE;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f003 0305 	and.w	r3, r3, #5
 800103c:	613b      	str	r3, [r7, #16]


	if(temp1  && temp2 )
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d006      	beq.n	8001052 <USART_IRQHandling+0x2ea>
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <USART_IRQHandling+0x2ea>
	{
		//Need not to clear the ORE flag here, instead give an api for the application to clear the ORE flag .

		//this interrupt is because of Overrun error
		USART_ApplicationEventCallback(pUSARTHandle, USART_ERR_ORE);
 800104a:	2107      	movs	r1, #7
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 f949 	bl	80012e4 <USART_ApplicationEventCallback>

//Noise Flag, Overrun error and Framing Error in multibuffer communication
//We dont discuss multibuffer communication in this course. please refer to the RM
//The blow code will get executed in only if multibuffer mode is used.

	temp2 =  pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_EIE) ;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	613b      	str	r3, [r7, #16]

	if(temp2 )
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d01e      	beq.n	80010a2 <USART_IRQHandling+0x33a>
	{
		temp1 = pUSARTHandle->pUSARTx->SR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	617b      	str	r3, [r7, #20]
		if(temp1 & ( 1 << USART_SR_FE))
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <USART_IRQHandling+0x316>
			/*
				This bit is set by hardware when a de-synchronization, excessive noise or a break character
				is detected. It is cleared by a software sequence (an read to the USART_SR register
				followed by a read to the USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_FE);
 8001076:	2105      	movs	r1, #5
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f933 	bl	80012e4 <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_NF) )
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	d003      	beq.n	8001090 <USART_IRQHandling+0x328>
			/*
				This bit is set by hardware when noise is detected on a received frame. It is cleared by a
				software sequence (an read to the USART_SR register followed by a read to the
				USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_NE);
 8001088:	2106      	movs	r1, #6
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f92a 	bl	80012e4 <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_ORE) )
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <USART_IRQHandling+0x33a>
		{
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 800109a:	2107      	movs	r1, #7
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 f921 	bl	80012e4 <USART_ApplicationEventCallback>
		}
	}
	(void)temp3;
}
 80010a2:	bf00      	nop
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <USART_PeripheralControl>:


/*
 * Other Peripheral Control APIs
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi){
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
 80010b2:	460b      	mov	r3, r1
 80010b4:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){
 80010b6:	78fb      	ldrb	r3, [r7, #3]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d106      	bne.n	80010ca <USART_PeripheralControl+0x20>
		// Enable
		pUSARTx->CR1 |= (1 << USART_CR1_UE);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	60da      	str	r2, [r3, #12]
	}else{
		// Disable
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
	}
}
 80010c8:	e005      	b.n	80010d6 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	60da      	str	r2, [r3, #12]
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <USART_GetFlagStatus>:


uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx , uint32_t FlagName){
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & FlagName){
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	4013      	ands	r3, r2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <USART_GetFlagStatus+0x1a>
		return FLAG_SET;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <USART_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 80010fa:	2300      	movs	r3, #0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr
	...

08001108 <delay>:

// Flag
uint8_t rxComplete = RESET;


void delay(void){
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<500000/2; i++){
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	e002      	b.n	800111a <delay+0x12>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3301      	adds	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a04      	ldr	r2, [pc, #16]	; (8001130 <delay+0x28>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d9f8      	bls.n	8001114 <delay+0xc>

	}
}
 8001122:	bf00      	nop
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	0003d08f 	.word	0x0003d08f

08001134 <USART6_GPIOInits>:

void USART6_GPIOInits(void){
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0

	GPIO_Handle_t USARTPins;

	// Common Settings between Pins
	USARTPins.pGPIOx = GPIOC;
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <USART6_GPIOInits+0x64>)
 800113c:	61fb      	str	r3, [r7, #28]
	USARTPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFUN;
 800113e:	2302      	movs	r3, #2
 8001140:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	USARTPins.GPIO_PinConfig.GPIO_PinAltFunMode = 8;
 8001144:	2308      	movs	r3, #8
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	USARTPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	USARTPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8001150:	2300      	movs	r3, #0
 8001152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	USARTPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8001156:	2302      	movs	r3, #2
 8001158:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22


	// TX  -->  PC6
	GPIO_Handle_t USART_TX_Pin = USARTPins;
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	f107 021c 	add.w	r2, r7, #28
 8001164:	ca07      	ldmia	r2, {r0, r1, r2}
 8001166:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	USART_TX_Pin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 800116a:	2306      	movs	r3, #6
 800116c:	753b      	strb	r3, [r7, #20]
	GPIO_Init(&USART_TX_Pin);
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f91e 	bl	80003b4 <GPIO_Init>

	// RX  -->  PC7
	GPIO_Handle_t USART_RX_Pin = USARTPins;
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	f107 021c 	add.w	r2, r7, #28
 800117e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001180:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	USART_RX_Pin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8001184:	2307      	movs	r3, #7
 8001186:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&USART_RX_Pin);
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f912 	bl	80003b4 <GPIO_Init>
//	// CTS -->  PA0
//	GPIO_Handle_t USART_CTS_Pin = USARTPins;
//	USART_CTS_Pin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
//	GPIO_Init(&USART_CTS_Pin);

}
 8001190:	bf00      	nop
 8001192:	3728      	adds	r7, #40	; 0x28
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40020800 	.word	0x40020800

0800119c <USART6_Inits>:


void USART6_Inits(void){
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0

	usart6_handle.pUSARTx = USART6;
 80011a0:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <USART6_Inits+0x3c>)
 80011a2:	4a0e      	ldr	r2, [pc, #56]	; (80011dc <USART6_Inits+0x40>)
 80011a4:	601a      	str	r2, [r3, #0]
	usart6_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <USART6_Inits+0x3c>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011ac:	609a      	str	r2, [r3, #8]
	usart6_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 80011ae:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <USART6_Inits+0x3c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	73da      	strb	r2, [r3, #15]
	usart6_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 80011b4:	4b08      	ldr	r3, [pc, #32]	; (80011d8 <USART6_Inits+0x3c>)
 80011b6:	2202      	movs	r2, #2
 80011b8:	711a      	strb	r2, [r3, #4]
	usart6_handle.USART_Config.USART_NumOfStopBits = USART_STOPBITS_1;
 80011ba:	4b07      	ldr	r3, [pc, #28]	; (80011d8 <USART6_Inits+0x3c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	731a      	strb	r2, [r3, #12]
	usart6_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <USART6_Inits+0x3c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	739a      	strb	r2, [r3, #14]
	usart6_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80011c6:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <USART6_Inits+0x3c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	735a      	strb	r2, [r3, #13]


	USART_Init(&usart6_handle);
 80011cc:	4802      	ldr	r0, [pc, #8]	; (80011d8 <USART6_Inits+0x3c>)
 80011ce:	f7ff fbe1 	bl	8000994 <USART_Init>

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000004c 	.word	0x2000004c
 80011dc:	40011400 	.word	0x40011400

080011e0 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0

	GPIO_Handle_t GpioButton;
	// Configure the Button
	GpioButton.pGPIOx = GPIOC;
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <GPIO_ButtonInit+0x2c>)
 80011e8:	607b      	str	r3, [r7, #4]
	GpioButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80011ea:	230d      	movs	r3, #13
 80011ec:	723b      	strb	r3, [r7, #8]
	GpioButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	727b      	strb	r3, [r7, #9]
	GpioButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80011f2:	2300      	movs	r3, #0
 80011f4:	72fb      	strb	r3, [r7, #11]
	GpioButton.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80011f6:	2302      	movs	r3, #2
 80011f8:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(&GpioButton);
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f8d9 	bl	80003b4 <GPIO_Init>
}
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40020800 	.word	0x40020800

08001210 <main>:



int main(void){
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0


	// GPIO Button
	GPIO_ButtonInit();
 8001216:	f7ff ffe3 	bl	80011e0 <GPIO_ButtonInit>

	// Initialize the GPIO pins
	USART6_GPIOInits();
 800121a:	f7ff ff8b 	bl	8001134 <USART6_GPIOInits>

	// Initialize the USART6 Peripheral
	USART6_Inits();
 800121e:	f7ff ffbd 	bl	800119c <USART6_Inits>

	// USART6 IRQ Configuration
	USART_IRQInterruptConfig(IRQ_NUM_USART6, ENABLE);
 8001222:	2101      	movs	r1, #1
 8001224:	2047      	movs	r0, #71	; 0x47
 8001226:	f7ff fd1b 	bl	8000c60 <USART_IRQInterruptConfig>

	// Enable the USART6 Peripheral
	USART_PeripheralControl(USART6, ENABLE);
 800122a:	2101      	movs	r1, #1
 800122c:	4821      	ldr	r0, [pc, #132]	; (80012b4 <main+0xa4>)
 800122e:	f7ff ff3c 	bl	80010aa <USART_PeripheralControl>


	while(1){
		for(int i=0; i<size_of_msg_array; i++){
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	e036      	b.n	80012a6 <main+0x96>
			// Wait for button press
			while(GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_13) != BUTTON_PRESSED);
 8001238:	bf00      	nop
 800123a:	210d      	movs	r1, #13
 800123c:	481e      	ldr	r0, [pc, #120]	; (80012b8 <main+0xa8>)
 800123e:	f7ff fa65 	bl	800070c <GPIO_ReadFromInputPin>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f8      	bne.n	800123a <main+0x2a>
			// For the De-bouncing of the Button
			delay();
 8001248:	f7ff ff5e 	bl	8001108 <delay>

			// Enable the Reception through Interrupt
			while(USART_ReceiveDataIT(&usart6_handle, rx_buf, strlen(msg[i])));
 800124c:	bf00      	nop
 800124e:	4a1b      	ldr	r2, [pc, #108]	; (80012bc <main+0xac>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001256:	4618      	mov	r0, r3
 8001258:	f7fe ffd4 	bl	8000204 <strlen>
 800125c:	4603      	mov	r3, r0
 800125e:	461a      	mov	r2, r3
 8001260:	4917      	ldr	r1, [pc, #92]	; (80012c0 <main+0xb0>)
 8001262:	4818      	ldr	r0, [pc, #96]	; (80012c4 <main+0xb4>)
 8001264:	f7ff fcd4 	bl	8000c10 <USART_ReceiveDataIT>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1ef      	bne.n	800124e <main+0x3e>

			// Send Message
			USART_SendData(&usart6_handle, (uint8_t*)msg[i], strlen(msg[i]));
 800126e:	4a13      	ldr	r2, [pc, #76]	; (80012bc <main+0xac>)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <main+0xac>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127e:	4618      	mov	r0, r3
 8001280:	f7fe ffc0 	bl	8000204 <strlen>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4621      	mov	r1, r4
 800128a:	480e      	ldr	r0, [pc, #56]	; (80012c4 <main+0xb4>)
 800128c:	f7ff fc72 	bl	8000b74 <USART_SendData>

			while(rxComplete != SET);
 8001290:	bf00      	nop
 8001292:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <main+0xb8>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1fb      	bne.n	8001292 <main+0x82>
			rxComplete = RESET;
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <main+0xb8>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<size_of_msg_array; i++){
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3301      	adds	r3, #1
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <main+0xbc>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4293      	cmp	r3, r2
 80012b0:	dbc2      	blt.n	8001238 <main+0x28>
 80012b2:	e7be      	b.n	8001232 <main+0x22>
 80012b4:	40011400 	.word	0x40011400
 80012b8:	40020800 	.word	0x40020800
 80012bc:	20000024 	.word	0x20000024
 80012c0:	20000070 	.word	0x20000070
 80012c4:	2000004c 	.word	0x2000004c
 80012c8:	20000470 	.word	0x20000470
 80012cc:	20000020 	.word	0x20000020

080012d0 <USART6_IRQHandler>:
	return 0;
}



void USART6_IRQHandler(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	USART_IRQHandling(&usart6_handle);
 80012d4:	4802      	ldr	r0, [pc, #8]	; (80012e0 <USART6_IRQHandler+0x10>)
 80012d6:	f7ff fd47 	bl	8000d68 <USART_IRQHandling>
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	2000004c 	.word	0x2000004c

080012e4 <USART_ApplicationEventCallback>:



void USART_ApplicationEventCallback(USART_Handle_t *pUSARTHandle, uint8_t AppEv){
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]

	if(AppEv == USART_EVENT_RX_CMPLT){
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d102      	bne.n	80012fc <USART_ApplicationEventCallback+0x18>
		rxComplete = SET;
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <USART_ApplicationEventCallback+0x24>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
	}else if(AppEv == USART_EVENT_TX_CMPLT){
		;
	}
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000470 	.word	0x20000470

0800130c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800130e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001310:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001314:	480c      	ldr	r0, [pc, #48]	; (8001348 <LoopForever+0x6>)
  ldr r1, =_edata
 8001316:	490d      	ldr	r1, [pc, #52]	; (800134c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001318:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <LoopForever+0xe>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800131c:	e002      	b.n	8001324 <LoopCopyDataInit>

0800131e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800131e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001322:	3304      	adds	r3, #4

08001324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001328:	d3f9      	bcc.n	800131e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132a:	4a0a      	ldr	r2, [pc, #40]	; (8001354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800132c:	4c0a      	ldr	r4, [pc, #40]	; (8001358 <LoopForever+0x16>)
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001330:	e001      	b.n	8001336 <LoopFillZerobss>

08001332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001334:	3204      	adds	r2, #4

08001336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001338:	d3fb      	bcc.n	8001332 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800133a:	f000 f811 	bl	8001360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800133e:	f7ff ff67 	bl	8001210 <main>

08001342 <LoopForever>:

LoopForever:
  b LoopForever
 8001342:	e7fe      	b.n	8001342 <LoopForever>
  ldr   r0, =_estack
 8001344:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800134c:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001350:	080013f4 	.word	0x080013f4
  ldr r2, =_sbss
 8001354:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001358:	20000474 	.word	0x20000474

0800135c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC_IRQHandler>
	...

08001360 <__libc_init_array>:
 8001360:	b570      	push	{r4, r5, r6, lr}
 8001362:	4d0d      	ldr	r5, [pc, #52]	; (8001398 <__libc_init_array+0x38>)
 8001364:	4c0d      	ldr	r4, [pc, #52]	; (800139c <__libc_init_array+0x3c>)
 8001366:	1b64      	subs	r4, r4, r5
 8001368:	10a4      	asrs	r4, r4, #2
 800136a:	2600      	movs	r6, #0
 800136c:	42a6      	cmp	r6, r4
 800136e:	d109      	bne.n	8001384 <__libc_init_array+0x24>
 8001370:	4d0b      	ldr	r5, [pc, #44]	; (80013a0 <__libc_init_array+0x40>)
 8001372:	4c0c      	ldr	r4, [pc, #48]	; (80013a4 <__libc_init_array+0x44>)
 8001374:	f000 f818 	bl	80013a8 <_init>
 8001378:	1b64      	subs	r4, r4, r5
 800137a:	10a4      	asrs	r4, r4, #2
 800137c:	2600      	movs	r6, #0
 800137e:	42a6      	cmp	r6, r4
 8001380:	d105      	bne.n	800138e <__libc_init_array+0x2e>
 8001382:	bd70      	pop	{r4, r5, r6, pc}
 8001384:	f855 3b04 	ldr.w	r3, [r5], #4
 8001388:	4798      	blx	r3
 800138a:	3601      	adds	r6, #1
 800138c:	e7ee      	b.n	800136c <__libc_init_array+0xc>
 800138e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001392:	4798      	blx	r3
 8001394:	3601      	adds	r6, #1
 8001396:	e7f2      	b.n	800137e <__libc_init_array+0x1e>
 8001398:	080013ec 	.word	0x080013ec
 800139c:	080013ec 	.word	0x080013ec
 80013a0:	080013ec 	.word	0x080013ec
 80013a4:	080013f0 	.word	0x080013f0

080013a8 <_init>:
 80013a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013aa:	bf00      	nop
 80013ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ae:	bc08      	pop	{r3}
 80013b0:	469e      	mov	lr, r3
 80013b2:	4770      	bx	lr

080013b4 <_fini>:
 80013b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013b6:	bf00      	nop
 80013b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ba:	bc08      	pop	{r3}
 80013bc:	469e      	mov	lr, r3
 80013be:	4770      	bx	lr
