Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  6 18:26:03 2025
| Host         : Flyfly running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_LCD_control_sets_placed.rpt
| Design       : traffic_LCD
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      6 |            1 |
|      8 |            1 |
|     10 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              37 |           13 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------+---------------------+------------------+----------------+
|      Clock Signal      |         Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------+---------------------+------------------+----------------+
|  clk_50M_IBUF_BUFG     |                               |                     |                1 |              1 |
| ~reset_btn_IBUF_BUFG   |                               |                     |                1 |              1 |
|  u0/CLK                | u1/UC/E[0]                    | reset_btn_IBUF_BUFG |                2 |              6 |
|  u0/CLK                |                               | reset_btn_IBUF_BUFG |                5 |              8 |
|  u2/clock_div_inst/CLK |                               | reset_btn_IBUF_BUFG |                4 |             10 |
|  u2/clock_div_inst/CLK | u2/dvi_inst/display_inst/sy_1 | reset_btn_IBUF_BUFG |                4 |             10 |
|  clk_50M_IBUF_BUFG     |                               | reset_btn_IBUF_BUFG |                8 |             29 |
+------------------------+-------------------------------+---------------------+------------------+----------------+


