{"vcs1":{"timestamp_begin":1677991717.423314343, "rt":0.37, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1677991717.857316949, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1677991718.322818715, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677991717.079252809}
{"VCS_COMP_START_TIME": 1677991717.079252809}
{"VCS_COMP_END_TIME": 1677991718.605287217}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 238960}}
