 Timing Path to mult/out_reg[63]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0160 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0240 0.0080 0.0050 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0260 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0420 0.0160 0.0120 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0440 0.0020 0.0120          1.8122                                      mFA           | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.2080 0.1640 0.1440 29.1413  30.3889  59.5303           32      65.8538  mFA  K/M      | 
| Data Path:                                                                                                                                 | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.2150 0.0070 0.1440          0.949653                                    MmF           | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.3270 0.1120 0.0130 2.50385  6.51211  9.01597           3       64.7852  MF            | 
|    mult/i_0/m[0]                             Fall  0.3270 0.0000                                                                           | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.3270 0.0000 0.0130          3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3600 0.0330 0.0080 0.739999 2.76208  3.50208           1       65.5357                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3600 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.4320 0.0720 0.0160 1.14918  2.76208  3.91125           1       65.5357                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.4320 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.5070 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.7852                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.5070 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5810 0.0740 0.0150 0.499295 2.76208  3.26137           1       64.7852                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6550 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.7852                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6550 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.7280 0.0730 0.0150 0.501123 2.76208  3.2632            1       65.5357                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.7280 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.8020 0.0740 0.0160 0.706117 2.76208  3.4682            1       65.5357                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.8020 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8750 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.7852                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8750 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9490 0.0740 0.0160 1.02211  2.76208  3.78419           1       64.7852                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9490 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  1.0220 0.0730 0.0150 0.502039 2.76208  3.26412           1       64.7852                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  1.0220 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0970 0.0750 0.0160 1.21612  2.76208  3.9782            1       64.7852                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0970 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1700 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1700 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2450 0.0750 0.0160 1.21521  2.76208  3.97728           1       64.7852                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2450 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.3200 0.0750 0.0160 1.15741  2.76208  3.91949           1       64.7852                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.3200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3930 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3930 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4660 0.0730 0.0150 0.504783 2.76208  3.26686           1       64.7852                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4660 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5390 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5390 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.6120 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.6120 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6870 0.0750 0.0170 1.34073  2.76208  4.1028            1       67.4777                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6870 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7630 0.0760 0.0160 1.18445  2.76208  3.94653           1       67.4777                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7630 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.8360 0.0730 0.0150 0.502954 2.76208  3.26503           1       67.4777                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.8360 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.9090 0.0730 0.0150 0.42588  2.76208  3.18796           1       67.4777                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.9090 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9820 0.0730 0.0150 0.512326 2.76208  3.2744            1       67.4777                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9820 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0590 0.0770 0.0180 1.98612  2.76208  4.7482            1       67.4777                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0590 0.0000 0.0180          2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.1340 0.0750 0.0160 0.664677 2.76208  3.42675           1       67.4777                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.1340 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.2080 0.0740 0.0160 0.767205 2.76208  3.52928           1       67.4777                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.2080 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2810 0.0730 0.0150 0.462384 2.76208  3.22446           1       67.4777                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3540 0.0730 0.0150 0.507527 2.76208  3.26961           1       65.8538                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3540 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.4270 0.0730 0.0150 0.42588  2.76208  3.18796           1       65.8538                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.4270 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.5000 0.0730 0.0150 0.502039 2.76208  3.26412           1       65.8538                | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.5000 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_30/CO            FA_X1         Fall  2.5720 0.0720 0.0150 0.497465 2.57361  3.07107           1       67.4777                | 
|    mult/i_0/i_32/B             XNOR2_X1      Fall  2.5720 0.0000 0.0150          2.36817                                                   | 
|    mult/i_0/i_32/ZN            XNOR2_X1      Fall  2.6140 0.0420 0.0110 0.42588  1.62303  2.04891           1       67.4777                | 
|    mult/i_0/p_0[31]                          Fall  2.6140 0.0000                                                                           | 
|    mult/i_2_95/B2              AOI22_X1      Fall  2.6140 0.0000 0.0110          1.52031                                                   | 
|    mult/i_2_95/ZN              AOI22_X1      Rise  2.6620 0.0480 0.0280 0.42588  1.6642   2.09008           1       67.4777                | 
|    mult/i_2_94/A2              NAND2_X1      Rise  2.6620 0.0000 0.0280          1.6642                                                    | 
|    mult/i_2_94/ZN              NAND2_X1      Fall  2.6790 0.0170 0.0080 0.42588  1.14029  1.56617           1       67.4777                | 
|    mult/out_reg[63]/D          DFF_X1        Fall  2.6790 0.0000 0.0080          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 2.65713  5.81013  8.46726           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 1.26918  5.70005  6.96923           1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0050 7.53849  5.70005  13.2385           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0410 0.0160 0.0120 11.7229  2.91637  14.6393           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0430 0.0020 0.0120          1.42116                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0830 0.0400 0.0160 9.07134  5.70005  14.7714           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0860 0.0030 0.0160          6.25843                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1120 0.0260 0.0170 6.54722  50.6202  57.1675           2       87.5     mF   K/M      | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1140 0.0020 0.0170          5.70005                                     mF            | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1800 0.0660 0.0710 54.0814  54.8122  108.894           64      65.5357  mF   K/M      | 
|    mult/out_reg[63]/CK         DFF_X1    Rise  0.1860 0.0060 0.0710          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1860 3.1860 | 
| library setup check                       | -0.0240 3.1620 | 
| data required time                        |  3.1620        | 
|                                           |                | 
| data required time                        |  3.1620        | 
| data arrival time                         | -2.6790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.4840        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[61]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0160 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0240 0.0080 0.0050 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0260 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0420 0.0160 0.0120 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0440 0.0020 0.0120          1.8122                                      mFA           | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.2080 0.1640 0.1440 29.1413  30.3889  59.5303           32      65.8538  mFA  K/M      | 
| Data Path:                                                                                                                                 | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.2150 0.0070 0.1440          0.949653                                    MmF           | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.3270 0.1120 0.0130 2.50385  6.51211  9.01597           3       64.7852  MF            | 
|    mult/i_0/m[0]                             Fall  0.3270 0.0000                                                                           | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.3270 0.0000 0.0130          3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3600 0.0330 0.0080 0.739999 2.76208  3.50208           1       65.5357                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3600 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.4320 0.0720 0.0160 1.14918  2.76208  3.91125           1       65.5357                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.4320 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.5070 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.7852                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.5070 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5810 0.0740 0.0150 0.499295 2.76208  3.26137           1       64.7852                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6550 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.7852                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6550 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.7280 0.0730 0.0150 0.501123 2.76208  3.2632            1       65.5357                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.7280 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.8020 0.0740 0.0160 0.706117 2.76208  3.4682            1       65.5357                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.8020 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8750 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.7852                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8750 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9490 0.0740 0.0160 1.02211  2.76208  3.78419           1       64.7852                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9490 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  1.0220 0.0730 0.0150 0.502039 2.76208  3.26412           1       64.7852                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  1.0220 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0970 0.0750 0.0160 1.21612  2.76208  3.9782            1       64.7852                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0970 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1700 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1700 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2450 0.0750 0.0160 1.21521  2.76208  3.97728           1       64.7852                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2450 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.3200 0.0750 0.0160 1.15741  2.76208  3.91949           1       64.7852                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.3200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3930 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3930 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4660 0.0730 0.0150 0.504783 2.76208  3.26686           1       64.7852                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4660 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5390 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5390 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.6120 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.6120 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6870 0.0750 0.0170 1.34073  2.76208  4.1028            1       67.4777                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6870 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7630 0.0760 0.0160 1.18445  2.76208  3.94653           1       67.4777                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7630 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.8360 0.0730 0.0150 0.502954 2.76208  3.26503           1       67.4777                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.8360 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.9090 0.0730 0.0150 0.42588  2.76208  3.18796           1       67.4777                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.9090 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9820 0.0730 0.0150 0.512326 2.76208  3.2744            1       67.4777                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9820 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0590 0.0770 0.0180 1.98612  2.76208  4.7482            1       67.4777                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0590 0.0000 0.0180          2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.1340 0.0750 0.0160 0.664677 2.76208  3.42675           1       67.4777                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.1340 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.2080 0.0740 0.0160 0.767205 2.76208  3.52928           1       67.4777                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.2080 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2810 0.0730 0.0150 0.462384 2.76208  3.22446           1       67.4777                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3540 0.0730 0.0150 0.507527 2.76208  3.26961           1       65.8538                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3540 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.4270 0.0730 0.0150 0.42588  2.76208  3.18796           1       65.8538                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.4270 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.5000 0.0730 0.0150 0.502039 2.76208  3.26412           1       65.8538                | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.5000 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_30/S             FA_X1         Rise  2.6140 0.1140 0.0130 0.751374 1.62303  2.3744            1       67.4777                | 
|    mult/i_0/p_0[30]                          Rise  2.6140 0.0000                                                                           | 
|    mult/i_2_93/B2              AOI22_X1      Rise  2.6140 0.0000 0.0130          1.62303                                                   | 
|    mult/i_2_93/ZN              AOI22_X1      Fall  2.6360 0.0220 0.0290 0.42588  1.6642   2.09008           1       65.8538                | 
|    mult/i_2_92/A2              NAND2_X1      Fall  2.6360 0.0000 0.0290          1.50228                                                   | 
|    mult/i_2_92/ZN              NAND2_X1      Rise  2.6610 0.0250 0.0130 0.42588  1.14029  1.56617           1       65.8538                | 
|    mult/out_reg[61]/D          DFF_X1        Rise  2.6610 0.0000 0.0130          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 2.65713  5.81013  8.46726           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 1.26918  5.70005  6.96923           1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0050 7.53849  5.70005  13.2385           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0410 0.0160 0.0120 11.7229  2.91637  14.6393           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0430 0.0020 0.0120          1.42116                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0830 0.0400 0.0160 9.07134  5.70005  14.7714           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0860 0.0030 0.0160          6.25843                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1120 0.0260 0.0170 6.54722  50.6202  57.1675           2       87.5     mF   K/M      | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1140 0.0020 0.0170          5.70005                                     mF            | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1800 0.0660 0.0710 54.0814  54.8122  108.894           64      65.5357  mF   K/M      | 
|    mult/out_reg[61]/CK         DFF_X1    Rise  0.1900 0.0100 0.0710          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1900 3.1900 | 
| library setup check                       | -0.0300 3.1600 | 
| data required time                        |  3.1600        | 
|                                           |                | 
| data required time                        |  3.1600        | 
| data arrival time                         | -2.6610        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5000        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[60]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0160 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0240 0.0080 0.0050 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0260 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0420 0.0160 0.0120 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0440 0.0020 0.0120          1.8122                                      mFA           | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.2080 0.1640 0.1440 29.1413  30.3889  59.5303           32      65.8538  mFA  K/M      | 
| Data Path:                                                                                                                                 | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.2150 0.0070 0.1440          0.949653                                    MmF           | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.3270 0.1120 0.0130 2.50385  6.51211  9.01597           3       64.7852  MF            | 
|    mult/i_0/m[0]                             Fall  0.3270 0.0000                                                                           | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.3270 0.0000 0.0130          3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3600 0.0330 0.0080 0.739999 2.76208  3.50208           1       65.5357                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3600 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.4320 0.0720 0.0160 1.14918  2.76208  3.91125           1       65.5357                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.4320 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.5070 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.7852                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.5070 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5810 0.0740 0.0150 0.499295 2.76208  3.26137           1       64.7852                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6550 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.7852                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6550 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.7280 0.0730 0.0150 0.501123 2.76208  3.2632            1       65.5357                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.7280 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.8020 0.0740 0.0160 0.706117 2.76208  3.4682            1       65.5357                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.8020 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8750 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.7852                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8750 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9490 0.0740 0.0160 1.02211  2.76208  3.78419           1       64.7852                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9490 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  1.0220 0.0730 0.0150 0.502039 2.76208  3.26412           1       64.7852                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  1.0220 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0970 0.0750 0.0160 1.21612  2.76208  3.9782            1       64.7852                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0970 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1700 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1700 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2450 0.0750 0.0160 1.21521  2.76208  3.97728           1       64.7852                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2450 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.3200 0.0750 0.0160 1.15741  2.76208  3.91949           1       64.7852                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.3200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3930 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3930 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4660 0.0730 0.0150 0.504783 2.76208  3.26686           1       64.7852                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4660 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5390 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5390 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.6120 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.6120 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6870 0.0750 0.0170 1.34073  2.76208  4.1028            1       67.4777                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6870 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7630 0.0760 0.0160 1.18445  2.76208  3.94653           1       67.4777                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7630 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.8360 0.0730 0.0150 0.502954 2.76208  3.26503           1       67.4777                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.8360 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.9090 0.0730 0.0150 0.42588  2.76208  3.18796           1       67.4777                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.9090 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9820 0.0730 0.0150 0.512326 2.76208  3.2744            1       67.4777                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9820 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0590 0.0770 0.0180 1.98612  2.76208  4.7482            1       67.4777                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0590 0.0000 0.0180          2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.1340 0.0750 0.0160 0.664677 2.76208  3.42675           1       67.4777                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.1340 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.2080 0.0740 0.0160 0.767205 2.76208  3.52928           1       67.4777                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.2080 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2810 0.0730 0.0150 0.462384 2.76208  3.22446           1       67.4777                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3540 0.0730 0.0150 0.507527 2.76208  3.26961           1       65.8538                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3540 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.4270 0.0730 0.0150 0.42588  2.76208  3.18796           1       65.8538                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.4270 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/S             FA_X1         Fall  2.5170 0.0900 0.0160 1.02211  1.58671  2.60883           1       65.8538                | 
|    mult/i_0/p_0[29]                          Fall  2.5170 0.0000                                                                           | 
|    mult/i_2_91/C2              AOI222_X1     Fall  2.5170 0.0000 0.0160          1.50088                                                   | 
|    mult/i_2_91/ZN              AOI222_X1     Rise  2.6150 0.0980 0.0500 0.42588  1.70023  2.12611           1       65.8538                | 
|    mult/i_2_90/A               INV_X1        Rise  2.6150 0.0000 0.0500          1.70023                                                   | 
|    mult/i_2_90/ZN              INV_X1        Fall  2.6250 0.0100 0.0120 0.617526 1.14029  1.75782           1       65.8538                | 
|    mult/out_reg[60]/D          DFF_X1        Fall  2.6250 0.0000 0.0120          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 2.65713  5.81013  8.46726           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 1.26918  5.70005  6.96923           1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0050 7.53849  5.70005  13.2385           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0410 0.0160 0.0120 11.7229  2.91637  14.6393           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0430 0.0020 0.0120          1.42116                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0830 0.0400 0.0160 9.07134  5.70005  14.7714           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0860 0.0030 0.0160          6.25843                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1120 0.0260 0.0170 6.54722  50.6202  57.1675           2       87.5     mF   K/M      | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1140 0.0020 0.0170          5.70005                                     mF            | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1800 0.0660 0.0710 54.0814  54.8122  108.894           64      65.5357  mF   K/M      | 
|    mult/out_reg[60]/CK         DFF_X1    Rise  0.1930 0.0130 0.0710          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1930 3.1930 | 
| library setup check                       | -0.0260 3.1670 | 
| data required time                        |  3.1670        | 
|                                           |                | 
| data required time                        |  3.1670        | 
| data arrival time                         | -2.6250        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5430        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[59]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0160 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0240 0.0080 0.0050 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0260 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0420 0.0160 0.0120 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0440 0.0020 0.0120          1.8122                                      mFA           | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.2080 0.1640 0.1440 29.1413  30.3889  59.5303           32      65.8538  mFA  K/M      | 
| Data Path:                                                                                                                                 | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.2150 0.0070 0.1440          0.949653                                    MmF           | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.3270 0.1120 0.0130 2.50385  6.51211  9.01597           3       64.7852  MF            | 
|    mult/i_0/m[0]                             Fall  0.3270 0.0000                                                                           | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.3270 0.0000 0.0130          3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3600 0.0330 0.0080 0.739999 2.76208  3.50208           1       65.5357                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3600 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.4320 0.0720 0.0160 1.14918  2.76208  3.91125           1       65.5357                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.4320 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.5070 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.7852                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.5070 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5810 0.0740 0.0150 0.499295 2.76208  3.26137           1       64.7852                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6550 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.7852                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6550 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.7280 0.0730 0.0150 0.501123 2.76208  3.2632            1       65.5357                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.7280 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.8020 0.0740 0.0160 0.706117 2.76208  3.4682            1       65.5357                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.8020 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8750 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.7852                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8750 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9490 0.0740 0.0160 1.02211  2.76208  3.78419           1       64.7852                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9490 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  1.0220 0.0730 0.0150 0.502039 2.76208  3.26412           1       64.7852                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  1.0220 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0970 0.0750 0.0160 1.21612  2.76208  3.9782            1       64.7852                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0970 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1700 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1700 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2450 0.0750 0.0160 1.21521  2.76208  3.97728           1       64.7852                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2450 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.3200 0.0750 0.0160 1.15741  2.76208  3.91949           1       64.7852                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.3200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3930 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3930 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4660 0.0730 0.0150 0.504783 2.76208  3.26686           1       64.7852                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4660 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5390 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5390 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.6120 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.7852                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.6120 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6870 0.0750 0.0170 1.34073  2.76208  4.1028            1       67.4777                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6870 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7630 0.0760 0.0160 1.18445  2.76208  3.94653           1       67.4777                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7630 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.8360 0.0730 0.0150 0.502954 2.76208  3.26503           1       67.4777                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.8360 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.9090 0.0730 0.0150 0.42588  2.76208  3.18796           1       67.4777                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.9090 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9820 0.0730 0.0150 0.512326 2.76208  3.2744            1       67.4777                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9820 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0590 0.0770 0.0180 1.98612  2.76208  4.7482            1       67.4777                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0590 0.0000 0.0180          2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.1340 0.0750 0.0160 0.664677 2.76208  3.42675           1       67.4777                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.1340 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.2080 0.0740 0.0160 0.767205 2.76208  3.52928           1       67.4777                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.2080 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2810 0.0730 0.0150 0.462384 2.76208  3.22446           1       67.4777                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2810 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3540 0.0730 0.0150 0.507527 2.76208  3.26961           1       65.8538                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3540 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/S             FA_X1         Fall  2.4440 0.0900 0.0160 1.13771  1.58671  2.72442           1       65.8538                | 
|    mult/i_0/p_0[28]                          Fall  2.4440 0.0000                                                                           | 
|    mult/i_2_89/C2              AOI222_X1     Fall  2.4440 0.0000 0.0160          1.50088                                                   | 
|    mult/i_2_89/ZN              AOI222_X1     Rise  2.5450 0.1010 0.0520 0.725778 1.70023  2.42601           1       65.8538                | 
|    mult/i_2_88/A               INV_X1        Rise  2.5450 0.0000 0.0520          1.70023                                                   | 
|    mult/i_2_88/ZN              INV_X1        Fall  2.5540 0.0090 0.0120 0.42588  1.14029  1.56617           1       65.8538                | 
|    mult/out_reg[59]/D          DFF_X1        Fall  2.5540 0.0000 0.0120          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 2.65713  5.81013  8.46726           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 1.26918  5.70005  6.96923           1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0050 7.53849  5.70005  13.2385           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0060          5.70005                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0410 0.0160 0.0120 11.7229  2.91637  14.6393           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0430 0.0020 0.0120          1.42116                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0830 0.0400 0.0160 9.07134  5.70005  14.7714           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0860 0.0030 0.0160          6.25843                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1120 0.0260 0.0170 6.54722  50.6202  57.1675           2       87.5     mF   K/M      | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1140 0.0020 0.0170          5.70005                                     mF            | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1800 0.0660 0.0710 54.0814  54.8122  108.894           64      65.5357  mF   K/M      | 
|    mult/out_reg[59]/CK         DFF_X1    Rise  0.2010 0.0210 0.0710          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.2010 3.2010 | 
| library setup check                       | -0.0260 3.1750 | 
| data required time                        |  3.1750        | 
|                                           |                | 
| data required time                        |  3.1750        | 
| data arrival time                         | -2.5540        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6220        | 
--------------------------------------------------------------


 Timing Path to result[63] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6840 0.0100 0.0170          5.70005                                     mF            | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7210 0.0370 0.0320 20.8942  25.6406  46.5349           27      67.4777  mF   K/M      | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7280 0.0070 0.0320          0.949653                                    MmF           | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8440 0.1160 0.0250 0.838053 20       20.8381           2       65.8538  MF            | 
|    outB/out[63]                          Fall  1.8440 0.0000                                                                           | 
|    result[63]                            Fall  1.8450 0.0010 0.0250          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8450        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6550        | 
--------------------------------------------------------------


 Timing Path to result[62] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6840 0.0100 0.0170          5.70005                                     mF            | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7210 0.0370 0.0320 20.8942  25.6406  46.5349           27      67.4777  mF   K/M      | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7280 0.0070 0.0320          0.949653                                    MmF           | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8440 0.1160 0.0250 0.838053 20       20.8381           2       65.8538  MF            | 
|    outB/out[63]                          Fall  1.8440 0.0000                                                                           | 
|    result[62]                            Fall  1.8450 0.0010 0.0250          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8450        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6550        | 
--------------------------------------------------------------


 Timing Path to result[52] 
  
 Path Start Point : outB/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6840 0.0100 0.0170          5.70005                                     mF            | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7210 0.0370 0.0320 20.8942  25.6406  46.5349           27      67.4777  mF   K/M      | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7210 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[52]/CK         DFF_X1    Rise  1.7310 0.0100 0.0320          0.949653                                    MmF           | 
|    outB/out_reg[52]/Q          DFF_X1    Fall  1.8410 0.1100 0.0190 5.45573  10       15.4557           1       67.4777  MF            | 
|    outB/out[52]                          Fall  1.8410 0.0000                                                                           | 
|    result[52]                            Fall  1.8430 0.0020 0.0190          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8430        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6570        | 
--------------------------------------------------------------


 Timing Path to result[33] 
  
 Path Start Point : outB/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6740 0.0000                                                                           | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6740 0.0000                                                                           | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6830 0.0090 0.0170          5.70005                                     mF            | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7300 0.0470 0.0390 23.1782  36.0868  59.2651           38      65.8538  mF   K/M      | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7300 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7300 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[33]/CK         DFF_X1    Rise  1.7350 0.0050 0.0390          0.949653                                    MmF           | 
|    outB/out_reg[33]/Q          DFF_X1    Fall  1.8420 0.1070 0.0160 2.07555  10       12.0755           1       65.8538  MF            | 
|    outB/out[33]                          Fall  1.8420 0.0000                                                                           | 
|    result[33]                            Fall  1.8430 0.0010 0.0160          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8430        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6570        | 
--------------------------------------------------------------


 Timing Path to result[32] 
  
 Path Start Point : outB/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6740 0.0000                                                                           | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6740 0.0000                                                                           | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6830 0.0090 0.0170          5.70005                                     mF            | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7300 0.0470 0.0390 23.1782  36.0868  59.2651           38      65.8538  mF   K/M      | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7300 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7300 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[32]/CK         DFF_X1    Rise  1.7350 0.0050 0.0390          0.949653                                    MmF           | 
|    outB/out_reg[32]/Q          DFF_X1    Fall  1.8420 0.1070 0.0160 2.07555  10       12.0755           1       65.5357  MF            | 
|    outB/out[32]                          Fall  1.8420 0.0000                                                                           | 
|    result[32]                            Fall  1.8430 0.0010 0.0160          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8430        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6570        | 
--------------------------------------------------------------


 Timing Path to result[34] 
  
 Path Start Point : outB/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[34] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 2.65713  6.58518  9.24231           1       87.5     c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050 1.26918  6.25843  7.5276            1       65.8538  mF   K/M      | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     mF            | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5340 0.0150 0.0110 7.53849  6.25843  13.7969           1       65.8538  mF   K/M      | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5360 0.0020 0.0110          6.25843                                     mF            | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5470 0.0110 0.0070 11.7229  3.23336  14.9563           2       67.4777  mF   K/M      | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5490 0.0020 0.0070          1.24879                                     mF            | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5890 0.0400 0.0160 9.07134  6.25843  15.3298           1       64.7852  mF   K/M      | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5920 0.0030 0.0160          5.70005                                     mF            | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6410 0.0490 0.0390 6.54721  55.4499  61.9971           2       87.5     mF   K/M      | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6410 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6410 0.0000                                                                           | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6420 0.0010 0.0390          49.1915                                     mF            | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6490 0.0070 0.0090 0.131132 25.2281  25.3593           1       65.8538  mF   K/M      | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6490 0.0000 0.0090          23.0141                                     mF            | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6590 0.0100 0.0060 7.36597  6.25843  13.6244           1       65.8538  mF   K/M      | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6610 0.0020 0.0060          6.25843                                     mF            | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6740 0.0130 0.0130 21.0927  25.0337  46.1264           4       65.5357  mF   K/M      | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6740 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6740 0.0000                                                                           | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6840 0.0100 0.0170          5.70005                                     mF            | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7290 0.0450 0.0360 21.1637  34.1875  55.3512           36      65.5357  mF   K/M      | 
| Data Path:                                                                                                                             | 
|    outB/out_reg[34]/CK         DFF_X1    Rise  1.7330 0.0040 0.0360          0.949653                                    MmF           | 
|    outB/out_reg[34]/Q          DFF_X1    Fall  1.8400 0.1070 0.0160 2.11187  10       12.1119           1       65.5357  MF            | 
|    outB/out[34]                          Fall  1.8400 0.0000                                                                           | 
|    result[34]                            Fall  1.8410 0.0010 0.0160          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.65713  5.81013 8.46726           1       87.5     c    K/M      | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6590        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1743M, PVMEM - 2263M)
