{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733766144889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733766144890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 14:42:24 2024 " "Processing started: Mon Dec  9 14:42:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733766144890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733766144890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_module_reg -c SAD_module_reg --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_module_reg -c SAD_module_reg --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733766144890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733766144993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/tb_sad.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diferences_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file diferences_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 diferences_layer " "Found entity 1: diferences_layer" {  } { { "diferences_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diferences_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diference.v 1 1 " "Found 1 design units, including 1 entities, in source file diference.v" { { "Info" "ISGN_ENTITY_NAME" "1 diference " "Found entity 1: diference" {  } { { "diference.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_layer " "Found entity 1: absolute_layer" {  } { { "absolute_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A SAD_module_reg.v(10) " "Verilog HDL Declaration information at SAD_module_reg.v(10): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733766145049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_module_reg " "Found entity 1: SAD_module_reg" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733766145049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733766145049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD_module_reg " "Elaborating entity \"SAD_module_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733766145093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diferences_layer diferences_layer:D " "Elaborating entity \"diferences_layer\" for hierarchy \"diferences_layer:D\"" {  } { { "SAD_module_reg.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diference diferences_layer:D\|diference:dif\[0\].d " "Elaborating entity \"diference\" for hierarchy \"diferences_layer:D\|diference:dif\[0\].d\"" {  } { { "diferences_layer.v" "dif\[0\].d" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/diferences_layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_layer absolute_layer:A " "Elaborating entity \"absolute_layer\" for hierarchy \"absolute_layer:A\"" {  } { { "SAD_module_reg.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute absolute_layer:A\|absolute:abs\[0\].a " "Elaborating entity \"absolute\" for hierarchy \"absolute_layer:A\|absolute:abs\[0\].a\"" {  } { { "absolute_layer.v" "abs\[0\].a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute_layer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733766145099 "|SAD_module_reg|absolute_layer:A|absolute:abs[0].a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\"" {  } { { "SAD_module_reg.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/SAD_module_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S\|sum_tree:sum_left " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\|sum_tree:sum_left\"" {  } { { "sum_tree.v" "sum_left" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder sum_tree:S\|sum_tree:sum_left\|adder:a " "Elaborating entity \"adder\" for hierarchy \"sum_tree:S\|sum_tree:sum_left\|adder:a\"" {  } { { "sum_tree.v" "a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder sum_tree:S\|adder:last_sum " "Elaborating entity \"adder\" for hierarchy \"sum_tree:S\|adder:last_sum\"" {  } { { "sum_tree.v" "last_sum" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/sum_tree.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733766145102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.map.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg/output_files/SAD_module_reg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733766145138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733766145143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 14:42:25 2024 " "Processing ended: Mon Dec  9 14:42:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733766145143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733766145143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733766145143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733766145143 ""}
