Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 14 12:03:11 2026
| Host         : DESKTOP-VSR4OFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.811        0.000                      0                  542        0.145        0.000                      0                  542        4.500        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.811        0.000                      0                  542        0.145        0.000                      0                  542        4.500        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[0]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[1]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[2]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[3]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[4]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[5]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[6]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 DEB[3].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.319    DEB[3].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[3].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  DEB[3].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.359     7.134    DEB[3].debounce_inst/D[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.258 r  DEB[3].debounce_inst/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=1, routed)           0.466     7.724    DEB[7].debounce_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.848 r  DEB[7].debounce_inst/FSM_sequential_tx_state[0]_i_3/O
                         net (fo=2, routed)           0.941     8.789    uart_tx_inst/tx_dv
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.913 r  uart_tx_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.332     9.245    uart_tx_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.596    15.019    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[7]/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y83          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_tx_inst/tx_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.053ns (29.741%)  route 2.488ns (70.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.711     5.314    uart_rx_inst/CLK
    SLICE_X4Y79          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.840     6.610    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.734 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.419     7.153    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.118     7.271 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.704     7.976    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.355     8.331 r  uart_rx_inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.524     8.854    uart_rx_inst/rx_shift_reg[0]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.594    15.017    uart_rx_inst/CLK
    SLICE_X3Y80          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.412    14.828    uart_rx_inst/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.016ns (31.502%)  route 2.209ns (68.498%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.711     5.314    uart_rx_inst/CLK
    SLICE_X4Y79          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.840     6.610    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.734 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.419     7.153    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.118     7.271 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.623     7.894    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.318     8.212 r  uart_rx_inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.326     8.539    uart_rx_inst/rx_shift_reg[3]_i_1_n_0
    SLICE_X1Y79          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.594    15.017    uart_rx_inst/CLK
    SLICE_X1Y79          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_CE)      -0.409    14.831    uart_rx_inst/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  6.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DEB[0].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_prev_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.571     1.490    DEB[0].debounce_inst/CLK
    SLICE_X9Y84          FDCE                                         r  DEB[0].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  DEB[0].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           0.079     1.711    debouncedd[0]
    SLICE_X9Y84          FDCE                                         r  sw_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.840     2.005    clock_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  sw_prev_reg[0]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X9Y84          FDCE (Hold_fdce_C_D)         0.075     1.565    sw_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.598     1.517    uart_rx_inst/CLK
    SLICE_X1Y82          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_rx_inst/rx_shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.099     1.758    uart_rx_inst/rx_shift_reg[4]
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     2.033    uart_rx_inst/CLK
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.060     1.590    uart_rx_inst/o_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DEB[4].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.598     1.517    DEB[4].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[4].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  DEB[4].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           0.141     1.800    uart_tx_inst/D[4]
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     2.032    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[4]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.075     1.605    uart_tx_inst/tx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.597     1.516    uart_rx_inst/CLK
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_rx_inst/o_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.093     1.774    o_Rx_Byte[2]
    SLICE_X1Y81          FDCE                                         r  debug_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  debug_led_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.047     1.577    debug_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DEB[7].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.094%)  route 0.123ns (42.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.599     1.518    DEB[7].debounce_inst/CLK
    SLICE_X6Y84          FDCE                                         r  DEB[7].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DEB[7].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           0.123     1.806    uart_tx_inst/D[7]
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     2.032    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[7]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.078     1.609    uart_tx_inst/tx_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.597     1.516    uart_rx_inst/CLK
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_rx_inst/o_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           0.095     1.776    o_Rx_Byte[1]
    SLICE_X1Y81          FDCE                                         r  debug_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  debug_led_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.047     1.577    debug_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DEB[5].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/tx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.508%)  route 0.156ns (52.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.598     1.517    DEB[5].debounce_inst/CLK
    SLICE_X4Y83          FDCE                                         r  DEB[5].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  DEB[5].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           0.156     1.814    uart_tx_inst/D[5]
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     2.032    uart_tx_inst/CLK
    SLICE_X5Y83          FDCE                                         r  uart_tx_inst/tx_shift_reg_reg[5]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.071     1.601    uart_tx_inst/tx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     1.515    uart_tx_inst/CLK
    SLICE_X5Y81          FDCE                                         r  uart_tx_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_tx_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=16, routed)          0.143     1.800    uart_tx_inst/tx_state__0[1]
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.045     1.845 r  uart_tx_inst/baud_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    uart_tx_inst/baud_cnt[5]
    SLICE_X4Y81          FDCE                                         r  uart_tx_inst/baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.865     2.030    uart_tx_inst/CLK
    SLICE_X4Y81          FDCE                                         r  uart_tx_inst/baud_cnt_reg[5]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDCE (Hold_fdce_C_D)         0.091     1.619    uart_tx_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.378%)  route 0.177ns (55.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     1.515    uart_rx_inst/CLK
    SLICE_X3Y80          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_rx_inst/rx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.177     1.833    uart_rx_inst/rx_shift_reg[0]
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     2.033    uart_rx_inst/CLK
    SLICE_X2Y81          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.075     1.605    uart_rx_inst/o_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_rx_inst/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.196%)  route 0.177ns (48.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.594     1.513    uart_rx_inst/CLK
    SLICE_X4Y79          FDCE                                         r  uart_rx_inst/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_rx_inst/baud_cnt_reg[2]/Q
                         net (fo=6, routed)           0.177     1.832    uart_rx_inst/baud_cnt_reg_n_0_[2]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.877 r  uart_rx_inst/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    uart_rx_inst/baud_cnt[4]_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  uart_rx_inst/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.866     2.031    uart_rx_inst/CLK
    SLICE_X3Y79          FDCE                                         r  uart_rx_inst/baud_cnt_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.643    uart_rx_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85    DEB[0].debounce_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85    DEB[0].debounce_inst/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86    DEB[0].debounce_inst/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86    DEB[0].debounce_inst/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86    DEB[0].debounce_inst/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86    DEB[0].debounce_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y90    DEB[0].debounce_inst/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    DEB[0].debounce_inst/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    DEB[0].debounce_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    DEB[1].debounce_inst/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    DEB[1].debounce_inst/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    DEB[1].debounce_inst/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    DEB[1].debounce_inst/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     DEB[6].debounce_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    DEB[1].debounce_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    DEB[1].debounce_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     DEB[2].debounce_inst/sw_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     DEB[3].debounce_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     DEB[3].debounce_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     DEB[4].debounce_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     DEB[4].debounce_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DEB[4].debounce_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DEB[4].debounce_inst/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     DEB[4].debounce_inst/counter_reg[6]/C



