input_sync_memory.v,verilog,xil_defaultlib,../../../../usb_compressor_test.gen/sources_1/ip/input_sync_memory/sim/input_sync_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
