{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 18:14:26 2011 " "Info: Processing started: Mon May 30 18:14:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register AbandonVB:inst\|Buf\[3\]\[1\] AbandonVB:inst\|Buf\[0\]\[0\] 380.08 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 380.08 MHz between source register \"AbandonVB:inst\|Buf\[3\]\[1\]\" and destination register \"AbandonVB:inst\|Buf\[0\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.909 ns + Longest register register " "Info: + Longest register to register delay is 1.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AbandonVB:inst\|Buf\[3\]\[1\] 1 REG LCFF_X1_Y12_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 2; REG Node = 'AbandonVB:inst\|Buf\[3\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AbandonVB:inst|Buf[3][1] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.322 ns) 0.695 ns AbandonVB:inst\|process_0~7 2 COMB LCCOMB_X1_Y12_N26 1 " "Info: 2: + IC(0.373 ns) + CELL(0.322 ns) = 0.695 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'AbandonVB:inst\|process_0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { AbandonVB:inst|Buf[3][1] AbandonVB:inst|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.167 ns AbandonVB:inst\|process_0~5 3 COMB LCCOMB_X1_Y12_N14 2 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.167 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'AbandonVB:inst\|process_0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 1.813 ns AbandonVB:inst\|Buf~14 4 COMB LCCOMB_X1_Y12_N20 1 " "Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 1.813 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'AbandonVB:inst\|Buf~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.909 ns AbandonVB:inst\|Buf\[0\]\[0\] 5 REG LCFF_X1_Y12_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.909 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst\|Buf\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 48.09 % ) " "Info: Total cell delay = 0.918 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 51.91 % ) " "Info: Total interconnect delay = 0.991 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { AbandonVB:inst|Buf[3][1] AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.909 ns" { AbandonVB:inst|Buf[3][1] {} AbandonVB:inst|process_0~7 {} AbandonVB:inst|process_0~5 {} AbandonVB:inst|Buf~14 {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.373ns 0.294ns 0.324ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns AbandonVB:inst\|Buf\[0\]\[0\] 3 REG LCFF_X1_Y12_N21 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst\|Buf\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns AbandonVB:inst\|Buf\[3\]\[1\] 3 REG LCFF_X1_Y12_N17 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 2; REG Node = 'AbandonVB:inst\|Buf\[3\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl AbandonVB:inst|Buf[3][1] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[3][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[3][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { AbandonVB:inst|Buf[3][1] AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.909 ns" { AbandonVB:inst|Buf[3][1] {} AbandonVB:inst|process_0~7 {} AbandonVB:inst|process_0~5 {} AbandonVB:inst|Buf~14 {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.373ns 0.294ns 0.324ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[3][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { AbandonVB:inst|Buf[0][0] {} } {  } {  } "" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AbandonVB:inst\|Buf\[0\]\[0\] Hdb3\[1\] Clk 4.551 ns register " "Info: tsu for register \"AbandonVB:inst\|Buf\[0\]\[0\]\" (data pin = \"Hdb3\[1\]\", clock pin = \"Clk\") is 4.551 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.449 ns + Longest pin register " "Info: + Longest pin to register delay is 7.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Hdb3\[1\] 1 PIN PIN_M6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 6; PIN Node = 'Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hdb3[1] } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 120 24 192 136 "Hdb3\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.856 ns) + CELL(0.545 ns) 6.235 ns AbandonVB:inst\|process_0~7 2 COMB LCCOMB_X1_Y12_N26 1 " "Info: 2: + IC(4.856 ns) + CELL(0.545 ns) = 6.235 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'AbandonVB:inst\|process_0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { Hdb3[1] AbandonVB:inst|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.707 ns AbandonVB:inst\|process_0~5 3 COMB LCCOMB_X1_Y12_N14 2 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 6.707 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'AbandonVB:inst\|process_0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 7.353 ns AbandonVB:inst\|Buf~14 4 COMB LCCOMB_X1_Y12_N20 1 " "Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 7.353 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'AbandonVB:inst\|Buf~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.449 ns AbandonVB:inst\|Buf\[0\]\[0\] 5 REG LCFF_X1_Y12_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 7.449 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst\|Buf\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.975 ns ( 26.51 % ) " "Info: Total cell delay = 1.975 ns ( 26.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.474 ns ( 73.49 % ) " "Info: Total interconnect delay = 5.474 ns ( 73.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { Hdb3[1] AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|process_0~7 {} AbandonVB:inst|process_0~5 {} AbandonVB:inst|Buf~14 {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 4.856ns 0.294ns 0.324ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns AbandonVB:inst\|Buf\[0\]\[0\] 3 REG LCFF_X1_Y12_N21 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst\|Buf\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { Hdb3[1] AbandonVB:inst|process_0~7 AbandonVB:inst|process_0~5 AbandonVB:inst|Buf~14 AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|process_0~7 {} AbandonVB:inst|process_0~5 {} AbandonVB:inst|Buf~14 {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 4.856ns 0.294ns 0.324ns 0.000ns } { 0.000ns 0.834ns 0.545ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Buf[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buf[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk True_Code Polar:inst3\|True_Code 6.797 ns register " "Info: tco from clock \"Clk\" to destination pin \"True_Code\" through register \"Polar:inst3\|True_Code\" is 6.797 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns Polar:inst3\|True_Code 3 REG LCFF_X2_Y12_N17 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 2; REG Node = 'Polar:inst3\|True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Clk~clkctrl Polar:inst3|True_Code } "NODE_NAME" } } { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Polar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl Polar:inst3|True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst3|True_Code {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Polar.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.659 ns + Longest register pin " "Info: + Longest register to pin delay is 3.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Polar:inst3\|True_Code 1 REG LCFF_X2_Y12_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 2; REG Node = 'Polar:inst3\|True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Polar:inst3|True_Code } "NODE_NAME" } } { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Polar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(2.840 ns) 3.659 ns True_Code 2 PIN PIN_N1 0 " "Info: 2: + IC(0.819 ns) + CELL(2.840 ns) = 3.659 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { Polar:inst3|True_Code True_Code } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 56 744 920 72 "True_Code" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 77.62 % ) " "Info: Total cell delay = 2.840 ns ( 77.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 22.38 % ) " "Info: Total interconnect delay = 0.819 ns ( 22.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { Polar:inst3|True_Code True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { Polar:inst3|True_Code {} True_Code {} } { 0.000ns 0.819ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl Polar:inst3|True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst3|True_Code {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { Polar:inst3|True_Code True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { Polar:inst3|True_Code {} True_Code {} } { 0.000ns 0.819ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AbandonVB:inst\|Count_0\[1\] Hdb3\[1\] Clk -2.796 ns register " "Info: th for register \"AbandonVB:inst\|Count_0\[1\]\" (data pin = \"Hdb3\[1\]\", clock pin = \"Clk\") is -2.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 72 24 192 88 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns AbandonVB:inst\|Count_0\[1\] 3 REG LCFF_X1_Y12_N9 4 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 4; REG Node = 'AbandonVB:inst\|Count_0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.942 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Hdb3\[1\] 1 PIN PIN_M6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 6; PIN Node = 'Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hdb3[1] } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/Hdb3.bdf" { { 120 24 192 136 "Hdb3\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.835 ns) + CELL(0.177 ns) 5.846 ns AbandonVB:inst\|Count_0~3 2 COMB LCCOMB_X1_Y12_N8 1 " "Info: 2: + IC(4.835 ns) + CELL(0.177 ns) = 5.846 ns; Loc. = LCCOMB_X1_Y12_N8; Fanout = 1; COMB Node = 'AbandonVB:inst\|Count_0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.942 ns AbandonVB:inst\|Count_0\[1\] 3 REG LCFF_X1_Y12_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.942 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 4; REG Node = 'AbandonVB:inst\|Count_0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "AbandonVB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Decode/AbandonVB.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.107 ns ( 18.63 % ) " "Info: Total cell delay = 1.107 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 81.37 % ) " "Info: Total interconnect delay = 4.835 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.942 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.942 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|Count_0~3 {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 4.835ns 0.000ns } { 0.000ns 0.834ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.942 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.942 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|Count_0~3 {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 4.835ns 0.000ns } { 0.000ns 0.834ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 18:14:29 2011 " "Info: Processing ended: Mon May 30 18:14:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
