Starting ActUnit RTL Simulation Test Suite


Running test with PPU_UNIT = PPU
--- Build stdout for PPU_UNIT=PPU ---
/bin/rm -rf ./catapult_cache
/bin/rm -rf ./*~
/bin/rm -rf ./*.key
/bin/rm -rf ./core*
/bin/rm -rf ./Catapult*
/bin/rm -rf ./catapult*
/bin/rm -rf ./*.log
/bin/rm -rf ./design_checker_*.tcl
/bin/rm -rf ./DVE*
/bin/rm -rf ./verdi*
/bin/rm -rf ./slec*
/bin/rm -rf ./novas*
/bin/rm -rf ./*.fsdb
/bin/rm -rf ./*.saif*
/bin/rm -rf ./*.vpd
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_hls.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:397048 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_hls.tcl
# > source $env(HLS_SCRIPTS)/nvhls_exec.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# > namespace eval nvhls {
# > 
# > }
# > nvhls::run
# ***USER SETTINGS***
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Front End called with arguments: -I. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -- /home/users/code/cs217-lab-2/src/ActUnit/ActUnit.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.6 (CIN-1)
# Warning: Command-line warning #1819-D: "/cad/mentor/2024.2_1/Mgc_home/shared/include" was specified as both a system and non-system include directory -- the non-system entry will be ignored
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# $MGC_HOME/shared/include/ac_std_float.h(192): Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Warning: $MGC_HOME/shared/include/ac_math/ac_shift.h(345): Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# $PROJECT_HOME/../../src/include/PPU.h(34): Pragma 'hls_design<>' detected on routine 'Tanh' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(65): Pragma 'hls_design<>' detected on routine 'Relu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(93): Pragma 'hls_design<>' detected on routine 'Silu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(126): Pragma 'hls_design<>' detected on routine 'Gelu' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 24.63 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# solution design set Tanh -inline (HC-8)
# solution design set Relu -inline (HC-8)
# solution design set Silu -inline (HC-8)
# solution design set Gelu -inline (HC-8)
# solution design set ac::fx_div<8> -inline (HC-8)
# solution design set ActUnit -top (HC-8)
# Info: Starting transformation 'compile' on solution 'ActUnit.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Found top design routine 'ActUnit' specified by directive (CIN-52)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Inlining member function 'ActUnit::ActUnit' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_module.h(122): Inlining member function 'match::Module::Module' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(107): Inlining member function 'match::Tracer::Tracer' on object 'tracer_' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(40): Inlining member function 'match::Flusher::Flusher' on object 'EndT' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<bool, Connections::SYN_PORT>::In' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::InBlocking' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::InBlocking_Ports_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<bool>::InBlocking_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<spec::ActVectorType, Connections::SYN_PORT>::In' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::InBlocking' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::InBlocking_Ports_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<spec::ActVectorType>::InBlocking_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::In' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::InBlocking' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_Ports_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Out' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::OutBlocking' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_Ports_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<spec::StreamType, Connections::SYN_PORT>::Out' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::OutBlocking' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::OutBlocking_Ports_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<spec::StreamType>::OutBlocking_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<bool, Connections::SYN_PORT>::Out' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::OutBlocking' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::OutBlocking_Ports_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<bool>::OutBlocking_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(101): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::mem_array_sep' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(155): Inlining member function 'nvhls::nv_array<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(70): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array_bank_array_no_assert_base' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::FIFO' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::reset' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::FIFO' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::reset' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'write_arbxbar.arbiters' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(87): Inlining member function 'ActConfig::ActConfig' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Inlining member function 'ActUnit::ActUnitRun' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(109): Inlining member function 'ActUnit::Reset' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(116): Inlining member function 'ActUnit::ResetPorts' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::Reset' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'start.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::Reset' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'act_port.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::Reset' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_in.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_out.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::reset_msg' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'rva_out.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'output_port.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::reset_msg' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'output_port.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'done.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::reset_msg' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'done.dat' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(125): Inlining member function 'ActUnit::ResetActRegs' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(126): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/ActUnit::ResetActRegs:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(180): Inlining member function 'ActUnit::Initialize' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(171): Inlining member function 'ActUnit::ResetBufferInputs' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(199): Inlining member function 'ActUnit::DecodeAxi' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<601U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Marshall<601U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(66): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Write::Marshall<601U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 24, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<24, false>, 24>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<24>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<24>, 24>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 64, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<64>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<601U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): INOUT port 'data.addr' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): INOUT port 'data.wstrb' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): INOUT port 'data.rw' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' iterated at most 2 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(149): Inlining member function 'ActUnit::DecodeAxiWrite' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(130): Inlining member function 'ActConfig::ActConfigWrite' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<6U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<5U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(148): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(99): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(100): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(134): Inlining member function 'ActUnit::DecodeAxiRead' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(155): Inlining member function 'ActConfig::ActConfigRead' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(167): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(173): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(215): Inlining member function 'ActUnit::RunInst' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_reg' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(36): Inlining routine 'Tanh' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(45): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Tanh:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h(120): Inlining routine 'ac_math::ac_tanh_pwl<AC_TRN, 32, 8, true, AC_TRN, AC_WRAP, 32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(337): Inlining routine 'ac_math::ac_shift_left<32, 8, AC_TRN, AC_WRAP, 14, 4, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<<32, 8, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1452): Inlining routine 'operator>=<32, 8, false, AC_TRN, AC_WRAP, 2, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(67): Inlining routine 'Relu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(75): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Relu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(95): Inlining routine 'Silu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(103): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Silu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(119): Inlining routine 'ac_math::ac_sigmoid_pwl<AC_TRN, 32, 8, true, AC_TRN, AC_WRAP, 32, 1, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator-<20, 0, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(128): Inlining routine 'Gelu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(137): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Gelu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator*<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator/<64, 40, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(119): Inlining routine 'ac_math::ac_sigmoid_pwl<AC_TRN, 65, 41, true, AC_TRN, AC_WRAP, 32, 1, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<65, 41, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator-<20, 0, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(288): Inlining member function 'ActUnit::BufferAccress' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(253): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(261): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(273): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(117): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankread_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(131): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankwrite_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(138): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<6U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<6U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<6U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<6U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<6U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<6U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<5U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Marshall<5U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<5U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<5U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<5U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<5U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(302): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req_winner.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'input_data.data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<518U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<518U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<518U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<518U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<518U>' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<518U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<517U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Marshall<517U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<517U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<517U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<517U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<517U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(317): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(321): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(148): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::banks_load_store' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(155): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(134): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::write' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(137): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(121): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::read' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.read:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(340): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(345): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(78): Inlining routine 'crossbar<spec::Act::WordType, 1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(88): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(27): Inlining routine 'zero_bits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/t.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(354): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#4' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(358): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(344): Inlining member function 'ActUnit::PushAxiRsp' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(132): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::to_rawbits' on object 'act_port_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(134): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(387): Inlining routine 'nvhls::set_slc<nvhls::nvhls_t<512U>::nvuint_t, spec::ActScalarType>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(84): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Read::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): INOUT port 'm.data' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(189): Inlining member function 'ActUnit::CheckStart' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(322): Inlining member function 'ActUnit::PushOutput' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(89): Inlining member function 'spec::StreamType::StreamType' on object 'output_port_reg' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<522U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::StreamType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::StreamType>::Marshall<522U>' on object 'wm' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(84): Inlining member function 'spec::StreamType::Marshall<522U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<522U, spec::ActVectorType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<522U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 2, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<2, false>, 2>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<2>, 2>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<2>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 8, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<8, false>, 8>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<8>, 8>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<8>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<522U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<522U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'm.data.data' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(79): INOUT port 'm.index' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(80): INOUT port 'm.logical_addr' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(304): Inlining member function 'ActUnit::RunLoad' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(95): Inlining member function 'ActConfig::InstIncr' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<6, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<1U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): INOUT port 'm' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Optimizing block '/ActUnit' ... (CIN-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating instance '/rva_in.PopNB():inst' of ModularIO 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating instance '/act_port.PopNB():inst' of ModularIO 'Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(352): Creating instance '/rva_out.Push():inst' of ModularIO 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating instance '/start.PopNB():inst' of ModularIO 'Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(340): Creating instance '/output_port.Push():inst' of ModularIO 'Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(385): Creating instance '/done.Push():inst' of ModularIO 'Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' (CIN-204)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Partition '/ActUnit/SC_CTOR' is found empty and is optimized away. (OPT-12)
# Warning: $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h(145): Reducing the number of bits used to represent array elements of 'ac_math::ac_tanh_pwl<AC_TRN,32,8,true,AC_TRN,AC_WRAP,32,8,true,AC_TRN,AC_WRAP>:m_lut.rom', from '9' bits to '8' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(142): Reducing the number of bits used to represent array elements of 'ac_math::ac_sigmoid_pwl<AC_TRN,32,8,true,AC_TRN,AC_WRAP,32,1,AC_TRN,AC_WRAP>:m_lut.rom', from '9' bits to '8' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(143): Reducing the number of bits used to represent array elements of 'ac_math::ac_sigmoid_pwl<AC_TRN,32,8,true,AC_TRN,AC_WRAP,32,1,AC_TRN,AC_WRAP>:c_lut.rom', from '10' bits to '9' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(142): Reducing the number of bits used to represent array elements of 'ac_math::ac_sigmoid_pwl<AC_TRN,65,41,true,AC_TRN,AC_WRAP,32,1,AC_TRN,AC_WRAP>:m_lut.rom', from '9' bits to '8' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h(143): Reducing the number of bits used to represent array elements of 'ac_math::ac_sigmoid_pwl<AC_TRN,65,41,true,AC_TRN,AC_WRAP,32,1,AC_TRN,AC_WRAP>:c_lut.rom', from '10' bits to '9' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(46): Loop '/ActUnit/ActUnitRun/Tanh:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(76): Loop '/ActUnit/ActUnitRun/Relu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(104): Loop '/ActUnit/ActUnitRun/Silu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(138): Loop '/ActUnit/ActUnitRun/Gelu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(262): Loop '/ActUnit/ActUnitRun/act_mem.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(124): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(139): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(219): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(244): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(406): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(303): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(322): Loop '/ActUnit/ActUnitRun/act_mem.run#1:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/ActUnit/ActUnitRun/to_sc<32>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(138): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(143): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/ActUnitRun/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(124): Loop '/ActUnit/ActUnitRun/act_mem.banks.read:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(156): Loop '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(341): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/t.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(89): Loop '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(355): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#4' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(359): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::ResetBufferInputs:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#1:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:input_data.data.data.data', optimizing loop 'data.data.Marshall<518U>:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:output_data.data.data', optimizing loop 'val.data.Marshall<517U>:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'act_mem.banks_load_store:for:else:if:nv_scvector:cctor.data#1', optimizing loop 'nv_scvector:cctor.nv_scvector#9:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#11:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'output_port_reg.StreamType:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#12:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::RunLoad:if:if:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#13:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_write_data.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_mem.run#1:bankread_rsp.rdata.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:t.data', optimizing loop 't.operator=:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'ActUnit::PushOutput:if:output_port_reg.data.data', optimizing loop 'output_port_reg.data.operator=:for' (LOOP-12)
# Design 'ActUnit' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'ActUnit.v1': elapsed time 18.56 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1053, Real ops = 128, Vars = 240 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'ActUnit.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.2_1/1143609 or later) and saving the library into the target file. (LIB-82)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_fpga/ccs_fpga_hic.lib' [ccs_fpga_hic]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'ActUnit.v1': elapsed time 0.67 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1053, Real ops = 128, Vars = 240 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' is being fully unrolled (2 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'ActUnit.v1': elapsed time 1.43 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1058, Real ops = 128, Vars = 227 (SOL-21)
# Info: Starting transformation 'loops' on solution 'ActUnit.v1' (SOL-8)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(46): Loop '/ActUnit/ActUnitRun/Tanh:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(76): Loop '/ActUnit/ActUnitRun/Relu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(104): Loop '/ActUnit/ActUnitRun/Silu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(138): Loop '/ActUnit/ActUnitRun/Gelu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Loop '/ActUnit/ActUnitRun/while' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Running transformation 'loops' on solution 'ActUnit.v1': elapsed time 29.99 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'ActUnit.v1': elapsed time 30.87 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 7881, Real ops = 1090, Vars = 524 (SOL-21)
# Info: Starting transformation 'memories' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.addr:rsc' (from var: data.addr) mapped to 'mgc_ioport.mgc_out_dreg' (size: 24). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.wstrb:rsc' (from var: data.wstrb) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.rw:rsc' (from var: data.rw) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/m.data:rsc' (from var: m.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/data:rsc' (from var: data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.data.data:rsc' (from var: m.data.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.index:rsc' (from var: m.index) mapped to 'ccs_ioport.ccs_in' (size: 2). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(80): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.logical_addr:rsc' (from var: m.logical_addr) mapped to 'ccs_ioport.ccs_in' (size: 8). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(126): Writing to register bank 'act_regs.data' with 64 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(148): Writing to register bank 'act_mem.banks.bank.a' with 32 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Info: Completed transformation 'memories' on solution 'ActUnit.v1': elapsed time 26.03 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 10711, Real ops = 2694, Vars = 1464 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'ActUnit.v1' (SOL-8)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0/.sif/solIndex_2_1d224fdb-c441-4bd5-a004-b0a789e39cd6.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0/.sif/solIndex_2_cff199dd-c905-40e8-8939-19139d53f225.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0/.sif/solIndex_2_0bc045e8-e65d-4299-8b5e-558ec26ab372.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0/.sif/solIndex_2_69df745d-7c2a-46ad-a577-f9244333e16f.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0/.sif/solIndex_2_2ea3da1e-97ca-4fc0-b802-49cd5262751b.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0/.sif/solIndex_2_93eb0d71-6517-4136-992e-78fd8242db20.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'ActUnit.v1': elapsed time 7.76 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 10628, Real ops = 2694, Vars = 1410 (SOL-21)
# Info: Starting transformation 'architect' on solution 'ActUnit.v1' (SOL-8)
# Design 'ActUnit' contains '6178' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'ActUnit.v1': elapsed time 25.03 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 17554, Real ops = 6178, Vars = 2754 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Running transformation 'allocate' on solution 'ActUnit.v1': elapsed time 29.98 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Prescheduled LOOP '/ActUnit/ActUnitRun/while' (14 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnitRun:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled SEQUENTIAL '/ActUnit/ActUnitRun' (total length 63 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Initial schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 60, Area (Datapath, Register, Total) = 122537.00, 0.00, 122537.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Final schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 60, Area (Datapath, Register, Total) = 108918.00, 0.00, 108918.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'ActUnit.v1': elapsed time 58.82 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 17554, Real ops = 6178, Vars = 2754 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 29.98 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 59.96 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 89.92 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Report written to file 'cycActUnit.rpt'
# Info: Completed transformation 'schedule' on solution 'ActUnit.v1': elapsed time 106.31 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 22568, Real ops = 4913, Vars = 3680 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'ActUnit.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva' for variables 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva, ActUnit::CheckStart:if:ActUnit::CheckStart:if:and.itm, ActUnit::RunInst:switch-lp:equal.tmp#3, act_config.InstIncr:act_config.InstIncr:if:and.svs' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::CheckStart:start_reg.sva' for variables 'ActUnit::CheckStart:start_reg.sva, act_write_req_valid.lpi#1.dfm#5, while:and#64.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:and.stg_2_7.sva' for variables 'ActUnit::PushOutput:if:for:and.stg_2_7.sva, Gelu:for:and#1.cse.sva, rva_out_reg.data(0).sva.dfm#6' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(3:0), act_regs.data(0)(0).sva#3(3:0), act_regs.data(0)(0).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(3:0), act_regs.data(0)(1).sva#3(3:0), act_regs.data(0)(1).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(3:0), act_regs.data(0)(10).sva#3(3:0), act_regs.data(0)(10).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(3:0), act_regs.data(0)(11).sva#3(3:0), act_regs.data(0)(11).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(3:0), act_regs.data(0)(12).sva#3(3:0), act_regs.data(0)(12).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(3:0), act_regs.data(0)(13).sva#3(3:0), act_regs.data(0)(13).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(3:0), act_regs.data(0)(14).sva#3(3:0), act_regs.data(0)(14).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(3:0), act_regs.data(0)(15).sva#3(3:0), act_regs.data(0)(15).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(3:0), act_regs.data(0)(2).sva#3(3:0), act_regs.data(0)(2).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(3:0), act_regs.data(0)(3).sva#3(3:0), act_regs.data(0)(3).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(3:0), act_regs.data(0)(4).sva#3(3:0), act_regs.data(0)(4).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(3:0), act_regs.data(0)(5).sva#3(3:0), act_regs.data(0)(5).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(3:0), act_regs.data(0)(6).sva#3(3:0), act_regs.data(0)(6).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(3:0), act_regs.data(0)(7).sva#3(3:0), act_regs.data(0)(7).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(3:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(3:0), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(3:0), act_regs.data(0)(8).sva#3(3:0), act_regs.data(0)(8).sva#7(3:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(0).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(0).sva.dfm#2(3:0), act_regs.data(0)(9).sva#3(3:0), act_regs.data(1)(0).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(1).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(1).sva.dfm#2(3:0), act_regs.data(1)(0).sva#3(3:0), act_regs.data(1)(10).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(10).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(10).sva.dfm#2(3:0), act_regs.data(1)(1).sva#3(3:0), act_regs.data(1)(12).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(11).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(11).sva.dfm#2(3:0), act_regs.data(1)(10).sva#3(3:0), act_regs.data(1)(14).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(12).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(12).sva.dfm#2(3:0), act_regs.data(1)(11).sva#3(3:0), act_regs.data(1)(2).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(13).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(13).sva.dfm#2(3:0), act_regs.data(1)(12).sva#3(3:0), act_regs.data(1)(4).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(14).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(14).sva.dfm#2(3:0), act_regs.data(1)(13).sva#3(3:0), act_regs.data(1)(6).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(15).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(15).sva.dfm#2(3:0), act_regs.data(1)(14).sva#3(3:0), act_regs.data(1)(8).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(2).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(2).sva.dfm#2(3:0), act_regs.data(1)(15).sva#3(3:0), act_regs.data(2)(0).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(3).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(3).sva.dfm#2(3:0), act_regs.data(1)(2).sva#3(3:0), act_regs.data(2)(10).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(4).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(4).sva.dfm#2(3:0), act_regs.data(1)(3).sva#3(3:0), act_regs.data(2)(12).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(5).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(5).sva.dfm#2(3:0), act_regs.data(1)(4).sva#3(3:0), act_regs.data(2)(14).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(6).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(6).sva.dfm#2(3:0), act_regs.data(1)(5).sva#3(3:0), act_regs.data(2)(2).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(7).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(7).sva.dfm#2(3:0), act_regs.data(1)(6).sva#3(3:0), act_regs.data(2)(4).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(8).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(8).sva.dfm#2(3:0), act_regs.data(1)(7).sva#3(3:0), act_regs.data(2)(6).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(9).sva.dfm#2(3:0)' for variables 'act_regs.data(0)(9).sva.dfm#2(3:0), act_regs.data(1)(8).sva#3(3:0), act_regs.data(2)(8).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(0).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(0).sva.dfm#2(3:0), act_regs.data(1)(9).sva#3(3:0), act_regs.data(3)(0).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(1).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(1).sva.dfm#2(3:0), act_regs.data(2)(0).sva#3(3:0), act_regs.data(3)(10).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(10).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(10).sva.dfm#2(3:0), act_regs.data(2)(1).sva#3(3:0), act_regs.data(3)(12).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(11).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(11).sva.dfm#2(3:0), act_regs.data(2)(10).sva#3(3:0), act_regs.data(3)(14).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(12).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(12).sva.dfm#2(3:0), act_regs.data(2)(11).sva#3(3:0), act_regs.data(3)(2).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(13).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(13).sva.dfm#2(3:0), act_regs.data(2)(12).sva#3(3:0), act_regs.data(3)(4).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(14).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(14).sva.dfm#2(3:0), act_regs.data(2)(13).sva#3(3:0), act_regs.data(3)(6).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(1)(15).sva.dfm#2(3:0)' for variables 'act_regs.data(1)(15).sva.dfm#2(3:0), act_regs.data(2)(14).sva#3(3:0), act_regs.data(3)(8).sva#7(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0)' for variables 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0), ActUnit::RunInst:case-2:for:i(4:0).sva(3:0), ActUnit::RunLoad:if:else:for:i(4:0).sva(3:0), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#101.itm(21:18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(13:4), act_regs.data(0)(0).sva#7(13:4), Gelu:for-2:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(13:4), act_regs.data(0)(1).sva#7(13:4), Gelu:for-3:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(13:4), act_regs.data(0)(10).sva#7(13:4), Gelu:for-4:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(13:4), act_regs.data(0)(11).sva#7(13:4), Gelu:for-5:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(13:4), act_regs.data(0)(12).sva#7(13:4), Gelu:for-6:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(13:4), act_regs.data(0)(13).sva#7(13:4), Gelu:for-7:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(13:4), act_regs.data(0)(14).sva#7(13:4), Gelu:for-8:operator_<64,40,true,AC_TRN,AC_WRAP>:mul#36.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(13:4), act_regs.data(0)(15).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(13:4), act_regs.data(0)(2).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(13:4), act_regs.data(0)(3).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(13:4), act_regs.data(0)(4).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(13:4), act_regs.data(0)(5).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(13:4), act_regs.data(0)(6).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(13:4), act_regs.data(0)(7).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(13:4)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(13:4), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(13:4), act_regs.data(0)(8).sva#7(13:4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(31:14), act_regs.data(0)(0).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#136.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(31:14), act_regs.data(0)(1).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#170.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(31:14), act_regs.data(0)(10).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#204.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(31:14), act_regs.data(0)(11).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#238.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(31:14), act_regs.data(0)(12).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#272.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(31:14), act_regs.data(0)(13).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#306.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(31:14), act_regs.data(0)(14).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#34.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(31:14), act_regs.data(0)(15).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#340.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(31:14), act_regs.data(0)(2).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#374.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(31:14), act_regs.data(0)(3).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#408.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(31:14), act_regs.data(0)(4).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#442.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(31:14), act_regs.data(0)(5).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#476.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(31:14), act_regs.data(0)(6).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#510.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(31:14), act_regs.data(0)(7).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#544.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(31:14)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(31:14), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(31:14), act_regs.data(0)(8).sva#7(31:14), operator_<64,40,true,AC_TRN,AC_WRAP>:acc#68.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(0).sva' for variables 'act_write_data.data(0)(0).sva, act_write_data.data(0)(0).sva#2, Silu:for-10:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(1).sva' for variables 'act_write_data.data(0)(1).sva, act_write_data.data(0)(1).sva#2, Silu:for-11:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(10).sva' for variables 'act_write_data.data(0)(10).sva, act_write_data.data(0)(10).sva#2, Silu:for-12:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(11).sva' for variables 'act_write_data.data(0)(11).sva, act_write_data.data(0)(11).sva#2, Silu:for-13:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(12).sva' for variables 'act_write_data.data(0)(12).sva, act_write_data.data(0)(12).sva#2, Silu:for-14:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(13).sva' for variables 'act_write_data.data(0)(13).sva, act_write_data.data(0)(13).sva#2, Silu:for-15:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(14).sva' for variables 'act_write_data.data(0)(14).sva, act_write_data.data(0)(14).sva#2, Silu:for-16:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(2).sva' for variables 'act_write_data.data(0)(2).sva, act_write_data.data(0)(2).sva#2, Silu:for-2:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(3).sva' for variables 'act_write_data.data(0)(3).sva, act_write_data.data(0)(3).sva#2, Silu:for-3:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(4).sva' for variables 'act_write_data.data(0)(4).sva, act_write_data.data(0)(4).sva#2, Silu:for-4:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(5).sva' for variables 'act_write_data.data(0)(5).sva, act_write_data.data(0)(5).sva#2, Silu:for-5:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(6).sva' for variables 'act_write_data.data(0)(6).sva, act_write_data.data(0)(6).sva#2, Silu:for-6:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(7).sva' for variables 'act_write_data.data(0)(7).sva, act_write_data.data(0)(7).sva#2, Silu:for-7:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(8).sva' for variables 'act_write_data.data(0)(8).sva, act_write_data.data(0)(8).sva#2, Silu:for-8:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'act_write_data.data(0)(9).sva' for variables 'act_write_data.data(0)(9).sva, act_write_data.data(0)(9).sva#2, Silu:for-9:slc(Silu:for:mul)(51-20).ctmp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::RunInst:case-11:nv_scvector:cctor.data(0).sva' for variables 'ActUnit::RunInst:case-11:nv_scvector:cctor.data(0).sva, ActUnit::RunInst:case-14:nv_scvector:cctor.data(0).sva, ActUnit::RunInst:case-15:nv_scvector:cctor.data(0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(127:96).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(127:96).sva, nv_scvector:cctor.nv_scvector#5:for-10:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-10:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(159:128).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(159:128).sva, nv_scvector:cctor.nv_scvector#5:for-11:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-11:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(191:160).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(191:160).sva, nv_scvector:cctor.nv_scvector#5:for-12:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-12:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(223:192).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(223:192).sva, nv_scvector:cctor.nv_scvector#5:for-13:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-13:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(255:224).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(255:224).sva, nv_scvector:cctor.nv_scvector#5:for-14:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-14:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(287:256).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(287:256).sva, nv_scvector:cctor.nv_scvector#5:for-15:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-15:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(319:288).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(319:288).sva, nv_scvector:cctor.nv_scvector#5:for-16:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-16:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(31:0).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(31:0).sva, nv_scvector:cctor.nv_scvector#5:for-2:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-2:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(351:320).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(351:320).sva, nv_scvector:cctor.nv_scvector#5:for-3:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-3:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(383:352).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(383:352).sva, nv_scvector:cctor.nv_scvector#5:for-4:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-4:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(415:384).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(415:384).sva, nv_scvector:cctor.nv_scvector#5:for-5:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-5:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(447:416).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(447:416).sva, nv_scvector:cctor.nv_scvector#5:for-6:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-6:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(479:448).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(479:448).sva, nv_scvector:cctor.nv_scvector#5:for-7:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-7:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(63:32).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(63:32).sva, nv_scvector:cctor.nv_scvector#5:for-8:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-8:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(95:64).sva' for variables 'nv_scvector:cctor.nv_scvector#3:for-16:nv_scvector:cctor.nv_scvector#3:for:slc(act_regs.data,*32)(31-0)#1.sdt(95:64).sva, nv_scvector:cctor.nv_scvector#5:for-9:nv_scvector:cctor.nv_scvector#5:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva, nv_scvector:cctor.nv_scvector#6:for-9:nv_scvector:cctor.nv_scvector#6:for:slc(act_regs.data,*32)(31-0)#1.ncse.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#106.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#106.itm, operator_<64,40,true,AC_TRN,AC_WRAP>:acc#115.itm(1:0), nvhls::get_slc<2U,NVUINT8>:return#3.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#133.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#133.itm, Gelu:for-10:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(0).sva.dfm#2(31:14), act_regs.data(1)(0).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#167.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#167.itm, Gelu:for-11:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(1).sva.dfm#2(31:14), act_regs.data(1)(10).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#201.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#201.itm, Gelu:for-12:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(10).sva.dfm#2(31:14), act_regs.data(1)(12).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#235.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#235.itm, Gelu:for-13:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(11).sva.dfm#2(31:14), act_regs.data(1)(14).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#269.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#269.itm, Gelu:for-14:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(12).sva.dfm#2(31:14), act_regs.data(1)(2).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#31.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#31.itm, Gelu:for-15:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(13).sva.dfm#2(31:14), act_regs.data(1)(4).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#65.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#65.itm, Gelu:for-16:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(14).sva.dfm#2(31:14), act_regs.data(1)(6).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#99.itm' for variables 'operator_<64,40,true,AC_TRN,AC_WRAP>:acc#99.itm, Gelu:for-1:operator_<64,40,true,AC_TRN,AC_WRAP>:mul.itm, act_regs.data(0)(15).sva.dfm#2(31:14), act_regs.data(1)(8).sva#7(31:14)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 30.01 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 50.27 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 21746, Real ops = 9364, Vars = 4014 (SOL-21)
# Info: Starting transformation 'instance' on solution 'ActUnit.v1' (SOL-8)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 29.99 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 59.96 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 89.94 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 119.79 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'ActUnit.v1': elapsed time 120.68 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 40054, Real ops = 24704, Vars = 39741 (SOL-21)
# Info: Starting transformation 'extract' on solution 'ActUnit.v1' (SOL-8)
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 29.98 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 59.96 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 89.92 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 119.92 seconds, memory usage 1725288kB, peak memory usage 1725288kB (SOL-15)
# Report written to file 'ActUnit.rpt'
# Generating SCVerify ccs_wrapper_ActUnit.v
# Netlist written to file 'ActUnit.v' (NET-4)
# generate concat
# order file name is: ActUnit.v_order.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_ActUnit.v
# order file name is: ActUnit.v_order_sim.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated simulation file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_sim_ActUnit.v
# Generating SCVerify SystemC wrapper
# Info: Wrote wave database file to /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Makefile for ActUnit Verilog written to file './scverify/Verify_ActUnit_v_vcs.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/ActUnit.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_ActUnit.v.xv'
# Makefile for Concat concat_sim_ActUnit Verilog written to file './scverify/Verify_concat_sim_ActUnit_v_vcs.mk'
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 149.28 seconds, memory usage 1856360kB, peak memory usage 1856360kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'ActUnit.v1': elapsed time 154.12 seconds, memory usage 1856360kB, peak memory usage 1856360kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 42526, Real ops = 27696, Vars = 12378 (SOL-21)
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Creating directory 'scverify/concat_sim_ActUnit_v_vcs'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/sysc
# ============================================
# Setting up synopsys_sim.setup file
# echo "WORK > DEFAULT" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# echo "DEFAULT : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating physical library 'scverify/concat_sim_ActUnit_v_vcs/work'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/work
# ============================================
# Mapping logical library 'work' to physical path './scverify/concat_sim_ActUnit_v_vcs/work'
# echo "work : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating VCS-MX wave TCL file 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# /cad/mentor/2024.2_1/Mgc_home/bin/tclsh8.5 /cad/mentor/2024.2_1/Mgc_home/pkgs/sif/userware/En_na/flows/app_vcs.flo create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl  0
# app_vcs.flo - Executing command 'create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl 0'...
# Wrote VCS waveform creation script to 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs  +v2k     concat_sim_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags= -Wl,-E,-rpath /cad/synopsys/vcs/U-2023.03/linux64/lib  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-L/usr/X11R6/lib64 -lX11 -ldl -ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k concat_sim_ActUnit.v +mixedhdl2  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:10:33 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'concat_sim_ActUnit.v'
# CPU time: 2.065 seconds to compile
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs -sysc=233 +v2k -sysc=233 -sc_model ccs_wrapper -sc_portmap ./scverify/dut_v_ports.map    scverify/ccs_wrapper_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# vlogan  '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k'  scverify/ccs_wrapper_ActUnit.v 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags=  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k scverify/ccs_wrapper_ActUnit.v  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:10:35 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'scverify/ccs_wrapper_ActUnit.v'
# CPU time: .201 seconds to compile
# syscan  -full64 -kdb -verilog_file -vlogan   -cpp g++ -sysc=233  -Mdir=scverify/concat_sim_ActUnit_v_vcs -cflags ""   scverify/ccs_wrapper_ActUnit.v:ccs_wrapper   -V -port ./scverify/dut_v_ports.map    -vcs_args '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k' 
# 
# Note-[SC-SYSCAN-USE-CPP] Using C++-compiler
#   Using 'g++' C++-compiler for C++ compilation.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/verilog2vdef /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wrapper_ActUnit.v             -m ccs_wrapper             -o ccs_wrapper             -output_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -f /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/dut_v_ports.map             -osci                                       -work DEFAULT -work_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/work/AN.DB
# /cad/synopsys/vcs/U-2023.03/linux64/bin/ifgen /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.vdef             -output ccs_wrapper             -hdl_output  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -ccss_output /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -sysc 233                                       -direct -osci
# ============================================
# Compiling C++ file: ../../../../src/ActUnit/testbench.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " ../../../../src/ActUnit/testbench.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Compiling C++ file: scverify/sysc_sim.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " scverify/sysc_sim.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -load libnovas.so:FSDBDumpCmd +vcsd +memcbk -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:11:10 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr_elab.daidir -Wl,-rpath=./sc_mainpwr_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_Act
# Unit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .512 seconds to compile + .245 seconds to elab + 5.725 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:11:25 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 24 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 24 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr.daidir -Wl,-rpath=./sc_mainpwr.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0
# H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/s
# ynopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 13.883 seconds to compile + .478 seconds to elab + 1.731 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main to produce Switching Activity File: ./default.fsdb
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:11 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# DUT Instance Path = sc_main.tb.dut.ccs_rtl.dut_inst
# Preparing to write FSDB file ./default.fsdb...
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Running up to VCD start time: '0 ns'
# run 0 ns
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB on
# *Verdi* Loading libsscore_vcs202303.so
# *Verdi* : Loading SystemC dumping library libsscore_vcs202303_sc233_gcc920.so.
# *Verdi* : Env. FSDB_VCS_RD_SC_VALPTR_PROTECT=1(1) was set.
# FSDB Dumper for VCS, Release Verdi_V-2023.12-SP2-4, Linux x86_64/64bit, 11/18/2024
# (C) 1996 - 2024 by Synopsys, Inc.
# *Verdi* : Create FSDB file './default.fsdb'
# *Verdi* : Begin traversing the scopes, layer (0).
# *Verdi* : End of traversing.
# fsdbDumpvars 0 sc_main.tb.dut.ccs_rtl.dut_inst
# *Verdi* : Begin traversing the scope (sc_main.tb.dut.ccs_rtl.dut_inst), layer (0).
# *Verdi* : End of traversing.
# *Verdi* : fsdbDumpon - All FSDB files at 0 ps.
# Continuing to VCD end time: 'end'
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 88 ns output_port data = 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 
# 88 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 9.53674e-05%
# 	MSE %: 9.09495e-11%
# 
# Test Relu
# 146 ns output_port data = 0x6709674D 0x6724693F 0x6E1C376C 0x4E6B58 0x75FEB863 0x4AE8D05F 0x6A1C4194 0x7721EA69 0x4154D428 0x0D0FEA6C 0x5C084A2E 0x74D2C0F1 0x67E60D08 0x79B80CB0 0x75BE3A40 0x463C0DF4 
# 146 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00240155%
# 	MSE %: 1.70856e-06%
# 190 ns output_port data = 0x670960DC 0x672462CC 0x6E1C308A 0x31299C 0x75FEB103 0x4AE8CBB0 0x6A1C3AF2 0x7721E2F6 0x4154D012 0x0D0FE99B 0x5C08446D 0x74D2B9A3 0x67E60689 0x79B80514 0x75BE32E4 0x463C0990 
# 190 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.0111125%
# 	MSE %: 2.25482e-05%
# 234 ns output_port data = 0x670960DC 0x672462CC 0x6E1C308A 0x31299C 0x75FEB103 0x4AE8CBB0 0x6A1C3AF2 0x7721E2F6 0x4154D012 0x0D0FE99B 0x5C08446D 0x74D2B9A3 0x67E60689 0x79B80514 0x75BE32E4 0x463C0990 
# 234 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.0111125%
# 	MSE %: 2.25482e-05%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 20696: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20702: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20707: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20713: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20718: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 236000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB off and flushing
# *Verdi* : Close all FSDB Files at 236,000 ps.
# Completed writing FSDB file ./default.fsdb...
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 236000 ps
# CPU Time:      0.670 seconds;       Data structure size:   9.6Mb
# Thu Jan 29 12:11:48 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'

--- Simulation stdout for PPU_UNIT=PPU ---
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:419217 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_91481262dc1eee908d9c8f4dbba92dee6fe8_0/.sif/solIndex_2_1d224fdb-c441-4bd5-a004-b0a789e39cd6.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_13b52de1ca481d4d86bb625d75ebda258b3d_0/.sif/solIndex_2_cff199dd-c905-40e8-8939-19139d53f225.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_0b23fd0237ee9d84822da260807aceb27743_0/.sif/solIndex_2_0bc045e8-e65d-4299-8b5e-558ec26ab372.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_fc610c03094a31bee9f4c07fbb430dad757b_0/.sif/solIndex_2_69df745d-7c2a-46ad-a577-f9244333e16f.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_269c3d919c5256faaee3180a9ca2e6237f9b_0/.sif/solIndex_2_2ea3da1e-97ca-4fc0-b802-49cd5262751b.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_43479f66ee7fe03d1da839de887b95889276_0/.sif/solIndex_2_93eb0d71-6517-4136-992e-78fd8242db20.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:12:30 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vc
# s/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .520 seconds to compile + .256 seconds to elab + 5.558 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:12:45 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 24 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 24 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0H_d.o obj
# s/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/v
# cs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 13.806 seconds to compile + .455 seconds to elab + 1.704 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:13 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 88 ns output_port data = 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 0x0FFFFF0 
# 88 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 9.53674e-05%
# 	MSE %: 9.09495e-11%
# 
# Test Relu
# 146 ns output_port data = 0x6709674D 0x6724693F 0x6E1C376C 0x4E6B58 0x75FEB863 0x4AE8D05F 0x6A1C4194 0x7721EA69 0x4154D428 0x0D0FEA6C 0x5C084A2E 0x74D2C0F1 0x67E60D08 0x79B80CB0 0x75BE3A40 0x463C0DF4 
# 146 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00240155%
# 	MSE %: 1.70856e-06%
# 190 ns output_port data = 0x670960DC 0x672462CC 0x6E1C308A 0x31299C 0x75FEB103 0x4AE8CBB0 0x6A1C3AF2 0x7721E2F6 0x4154D012 0x0D0FE99B 0x5C08446D 0x74D2B9A3 0x67E60689 0x79B80514 0x75BE32E4 0x463C0990 
# 190 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.0111125%
# 	MSE %: 2.25482e-05%
# 234 ns output_port data = 0x670960DC 0x672462CC 0x6E1C308A 0x31299C 0x75FEB103 0x4AE8CBB0 0x6A1C3AF2 0x7721E2F6 0x4154D012 0x0D0FE99B 0x5C08446D 0x74D2B9A3 0x67E60689 0x79B80514 0x75BE32E4 0x463C0990 
# 234 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.0111125%
# 	MSE %: 2.25482e-05%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 20696: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20702: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20707: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20713: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 20718: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 236000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 236000 ps
# CPU Time:      0.410 seconds;       Data structure size:   9.6Mb
# Thu Jan 29 12:13:07 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# > exit


Running test with PPU_UNIT = PPUPwl
--- Build stdout for PPU_UNIT=PPUPwl ---
/bin/rm -rf ./catapult_cache
/bin/rm -rf ./*~
/bin/rm -rf ./*.key
/bin/rm -rf ./core*
/bin/rm -rf ./Catapult*
/bin/rm -rf ./catapult*
/bin/rm -rf ./*.log
/bin/rm -rf ./design_checker_*.tcl
/bin/rm -rf ./DVE*
/bin/rm -rf ./verdi*
/bin/rm -rf ./slec*
/bin/rm -rf ./novas*
/bin/rm -rf ./*.fsdb
/bin/rm -rf ./*.saif*
/bin/rm -rf ./*.vpd
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_hls.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:426538 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_hls.tcl
# > source $env(HLS_SCRIPTS)/nvhls_exec.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# > namespace eval nvhls {
# > 
# > }
# > nvhls::run
# ***USER SETTINGS***
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Front End called with arguments: -I. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -- /home/users/code/cs217-lab-2/src/ActUnit/ActUnit.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.6 (CIN-1)
# Warning: Command-line warning #1819-D: "/cad/mentor/2024.2_1/Mgc_home/shared/include" was specified as both a system and non-system include directory -- the non-system entry will be ignored
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# $MGC_HOME/shared/include/ac_std_float.h(192): Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(31): Pragma 'hls_design<>' detected on routine 'Tanh' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(65): Pragma 'hls_design<>' detected on routine 'Relu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(91): Pragma 'hls_design<>' detected on routine 'Silu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(132): Pragma 'hls_design<>' detected on routine 'Gelu' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 27.33 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# solution design set Tanh -inline (HC-8)
# solution design set Relu -inline (HC-8)
# solution design set Silu -inline (HC-8)
# solution design set Gelu -inline (HC-8)
# solution design set ac::fx_div<8> -inline (HC-8)
# solution design set ActUnit -top (HC-8)
# Info: Starting transformation 'compile' on solution 'ActUnit.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Found top design routine 'ActUnit' specified by directive (CIN-52)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Inlining member function 'ActUnit::ActUnit' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_module.h(122): Inlining member function 'match::Module::Module' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(107): Inlining member function 'match::Tracer::Tracer' on object 'tracer_' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(40): Inlining member function 'match::Flusher::Flusher' on object 'EndT' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<bool, Connections::SYN_PORT>::In' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::InBlocking' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::InBlocking_Ports_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<bool>::InBlocking_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<spec::ActVectorType, Connections::SYN_PORT>::In' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::InBlocking' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::InBlocking_Ports_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<spec::ActVectorType>::InBlocking_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::In' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::InBlocking' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_Ports_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Out' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::OutBlocking' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_Ports_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<spec::StreamType, Connections::SYN_PORT>::Out' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::OutBlocking' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::OutBlocking_Ports_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<spec::StreamType>::OutBlocking_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<bool, Connections::SYN_PORT>::Out' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::OutBlocking' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::OutBlocking_Ports_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<bool>::OutBlocking_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(101): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::mem_array_sep' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(155): Inlining member function 'nvhls::nv_array<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(70): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array_bank_array_no_assert_base' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::FIFO' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::reset' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::FIFO' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::reset' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'write_arbxbar.arbiters' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(87): Inlining member function 'ActConfig::ActConfig' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Inlining member function 'ActUnit::ActUnitRun' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(109): Inlining member function 'ActUnit::Reset' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(116): Inlining member function 'ActUnit::ResetPorts' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::Reset' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'start.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::Reset' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'act_port.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::Reset' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_in.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_out.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::reset_msg' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'rva_out.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'output_port.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::reset_msg' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'output_port.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'done.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::reset_msg' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'done.dat' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(125): Inlining member function 'ActUnit::ResetActRegs' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(126): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/ActUnit::ResetActRegs:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(180): Inlining member function 'ActUnit::Initialize' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(171): Inlining member function 'ActUnit::ResetBufferInputs' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(199): Inlining member function 'ActUnit::DecodeAxi' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<601U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Marshall<601U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(66): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Write::Marshall<601U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 24, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<24, false>, 24>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<24>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<24>, 24>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 64, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<64>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<601U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): INOUT port 'data.addr' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): INOUT port 'data.wstrb' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): INOUT port 'data.rw' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' iterated at most 2 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(149): Inlining member function 'ActUnit::DecodeAxiWrite' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(130): Inlining member function 'ActConfig::ActConfigWrite' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<6U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<5U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(148): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(99): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(100): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(134): Inlining member function 'ActUnit::DecodeAxiRead' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(155): Inlining member function 'ActConfig::ActConfigRead' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(167): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(173): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(215): Inlining member function 'ActUnit::RunInst' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_reg' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(33): Inlining routine 'Tanh' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(39): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Tanh:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator><32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(67): Inlining routine 'Relu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(73): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Relu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(93): Inlining routine 'Silu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(99): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Silu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(134): Inlining routine 'Gelu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(140): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Gelu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<=<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(288): Inlining member function 'ActUnit::BufferAccress' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(253): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(261): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(273): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(117): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankread_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(131): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankwrite_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(138): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<6U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<6U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<6U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<6U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<6U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<6U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<5U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Marshall<5U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<5U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<5U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<5U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<5U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(302): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req_winner.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'input_data.data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<518U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<518U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<518U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<518U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<518U>' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<518U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<517U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Marshall<517U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<517U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<517U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<517U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<517U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(317): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(321): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(148): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::banks_load_store' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(155): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(134): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::write' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(137): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(121): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::read' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.read:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(340): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(345): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(78): Inlining routine 'crossbar<spec::Act::WordType, 1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(88): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(27): Inlining routine 'zero_bits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/t.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(354): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#4' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(358): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(344): Inlining member function 'ActUnit::PushAxiRsp' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(132): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::to_rawbits' on object 'act_port_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(134): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(387): Inlining routine 'nvhls::set_slc<nvhls::nvhls_t<512U>::nvuint_t, spec::ActScalarType>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(84): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Read::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): INOUT port 'm.data' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(189): Inlining member function 'ActUnit::CheckStart' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(322): Inlining member function 'ActUnit::PushOutput' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(89): Inlining member function 'spec::StreamType::StreamType' on object 'output_port_reg' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<522U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::StreamType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::StreamType>::Marshall<522U>' on object 'wm' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(84): Inlining member function 'spec::StreamType::Marshall<522U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<522U, spec::ActVectorType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<522U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 2, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<2, false>, 2>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<2>, 2>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<2>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 8, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<8, false>, 8>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<8>, 8>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<8>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<522U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<522U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'm.data.data' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(79): INOUT port 'm.index' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(80): INOUT port 'm.logical_addr' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(304): Inlining member function 'ActUnit::RunLoad' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(95): Inlining member function 'ActConfig::InstIncr' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<6, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<1U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): INOUT port 'm' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Optimizing block '/ActUnit' ... (CIN-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating instance '/rva_in.PopNB():inst' of ModularIO 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating instance '/act_port.PopNB():inst' of ModularIO 'Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(352): Creating instance '/rva_out.Push():inst' of ModularIO 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating instance '/start.PopNB():inst' of ModularIO 'Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(340): Creating instance '/output_port.Push():inst' of ModularIO 'Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(385): Creating instance '/done.Push():inst' of ModularIO 'Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' (CIN-204)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Partition '/ActUnit/SC_CTOR' is found empty and is optimized away. (OPT-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(40): Loop '/ActUnit/ActUnitRun/Tanh:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(74): Loop '/ActUnit/ActUnitRun/Relu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(100): Loop '/ActUnit/ActUnitRun/Silu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(141): Loop '/ActUnit/ActUnitRun/Gelu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(262): Loop '/ActUnit/ActUnitRun/act_mem.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(124): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(139): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(219): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(244): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(406): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(303): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(322): Loop '/ActUnit/ActUnitRun/act_mem.run#1:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/ActUnit/ActUnitRun/to_sc<32>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(138): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(143): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/ActUnitRun/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(124): Loop '/ActUnit/ActUnitRun/act_mem.banks.read:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(156): Loop '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(341): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/t.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(89): Loop '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(355): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#4' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(359): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::ResetBufferInputs:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#1:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:input_data.data.data.data', optimizing loop 'data.data.Marshall<518U>:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:output_data.data.data', optimizing loop 'val.data.Marshall<517U>:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'act_mem.banks_load_store:for:else:if:nv_scvector:cctor.data#1', optimizing loop 'nv_scvector:cctor.nv_scvector#9:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#11:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'output_port_reg.StreamType:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#12:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::RunLoad:if:if:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#13:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_write_data.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_mem.run#1:bankread_rsp.rdata.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:t.data', optimizing loop 't.operator=:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'ActUnit::PushOutput:if:output_port_reg.data.data', optimizing loop 'output_port_reg.data.operator=:for' (LOOP-12)
# Design 'ActUnit' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'ActUnit.v1': elapsed time 17.78 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 704, Real ops = 95, Vars = 224 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'ActUnit.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.2_1/1143609 or later) and saving the library into the target file. (LIB-82)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_fpga/ccs_fpga_hic.lib' [ccs_fpga_hic]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'ActUnit.v1': elapsed time 0.68 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 704, Real ops = 95, Vars = 224 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' is being fully unrolled (2 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'ActUnit.v1': elapsed time 1.21 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 709, Real ops = 95, Vars = 211 (SOL-21)
# Info: Starting transformation 'loops' on solution 'ActUnit.v1' (SOL-8)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(40): Loop '/ActUnit/ActUnitRun/Tanh:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(74): Loop '/ActUnit/ActUnitRun/Relu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(100): Loop '/ActUnit/ActUnitRun/Silu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(141): Loop '/ActUnit/ActUnitRun/Gelu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Loop '/ActUnit/ActUnitRun/while' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'ActUnit.v1': elapsed time 10.08 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 2331, Real ops = 562, Vars = 283 (SOL-21)
# Info: Starting transformation 'memories' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.addr:rsc' (from var: data.addr) mapped to 'mgc_ioport.mgc_out_dreg' (size: 24). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.wstrb:rsc' (from var: data.wstrb) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.rw:rsc' (from var: data.rw) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/m.data:rsc' (from var: m.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/data:rsc' (from var: data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.data.data:rsc' (from var: m.data.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.index:rsc' (from var: m.index) mapped to 'ccs_ioport.ccs_in' (size: 2). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(80): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.logical_addr:rsc' (from var: m.logical_addr) mapped to 'ccs_ioport.ccs_in' (size: 8). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(126): Writing to register bank 'act_regs.data' with 64 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(148): Writing to register bank 'act_mem.banks.bank.a' with 32 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Info: Completed transformation 'memories' on solution 'ActUnit.v1': elapsed time 13.87 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5079, Real ops = 2166, Vars = 1176 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'ActUnit.v1' (SOL-8)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0/.sif/solIndex_2_271b9801-cf59-493a-9803-474e685651ce.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0/.sif/solIndex_2_8bab5d6c-59f0-40af-a643-63011af3229b.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0/.sif/solIndex_2_555ee987-6062-46d8-874c-1d69cd62bf91.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0/.sif/solIndex_2_70934318-15b2-44e3-a610-7250ccea079c.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0/.sif/solIndex_2_8befb9fe-5d8c-4622-96d1-f284e8cb3543.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0/.sif/solIndex_2_e1fb0cbf-e38e-4b98-86eb-bef828e62b00.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'ActUnit.v1': elapsed time 5.27 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4996, Real ops = 2166, Vars = 1122 (SOL-21)
# Info: Starting transformation 'architect' on solution 'ActUnit.v1' (SOL-8)
# Design 'ActUnit' contains '5346' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'ActUnit.v1': elapsed time 11.95 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 11702, Real ops = 5346, Vars = 2738 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Prescheduled LOOP '/ActUnit/ActUnitRun/while' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnitRun:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled SEQUENTIAL '/ActUnit/ActUnitRun' (total length 57 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Initial schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 54, Area (Datapath, Register, Total) = 145125.00, 0.00, 145125.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Final schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 54, Area (Datapath, Register, Total) = 102426.00, 0.00, 102426.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'ActUnit.v1': elapsed time 29.89 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Optimized LOOP '/ActUnit/ActUnitRun/while': Latency = 54, Area (Datapath, Register, Total) = 102426.00, 0.00, 102426.00 (CRAAS-18)
# Info: Completed transformation 'allocate' on solution 'ActUnit.v1': elapsed time 31.64 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 11702, Real ops = 5346, Vars = 2738 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 29.99 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 59.97 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 89.95 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Report written to file 'cycActUnit.rpt'
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 119.92 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'ActUnit.v1': elapsed time 122.44 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 16926, Real ops = 4253, Vars = 3602 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'ActUnit.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ActUnit::CheckStart:start_reg.sva' for variables 'ActUnit::CheckStart:start_reg.sva, ActUnit::RunInst:switch-lp:and#48.tmp, while:and#64.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva' for variables 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva, ActUnit::CheckStart:if:ActUnit::CheckStart:if:and.itm, ActUnit::RunInst:switch-lp:and#16.tmp, ActUnit::RunInst:switch-lp:equal.tmp, act_config.InstIncr:act_config.InstIncr:if:and.svs' (4 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:and.stg_2_7.sva' for variables 'ActUnit::PushOutput:if:for:and.stg_2_7.sva, Gelu:for:and#1.cse.sva, rva_out_reg.data(0).sva.dfm#6' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(25:22), act_regs.data(0)(0).sva#7(25:22), Silu:for-12:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(25:22), act_regs.data(0)(1).sva#7(25:22), Silu:for-13:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(25:22), act_regs.data(0)(10).sva#7(25:22), Silu:for-14:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(25:22), act_regs.data(0)(11).sva#7(25:22), Silu:for-15:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(25:22), act_regs.data(0)(12).sva#7(25:22), Silu:for-16:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(25:22), act_regs.data(0)(13).sva#7(25:22), Silu:for-1:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(25:22), act_regs.data(0)(14).sva#7(25:22), Silu:for-2:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(25:22), act_regs.data(0)(15).sva#7(25:22), Silu:for-3:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(25:22), act_regs.data(0)(2).sva#7(25:22), Silu:for-4:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(25:22), act_regs.data(0)(3).sva#7(25:22), Silu:for-5:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(25:22), act_regs.data(0)(4).sva#7(25:22), Silu:for-6:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(25:22), act_regs.data(0)(5).sva#7(25:22), Silu:for-7:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(25:22), act_regs.data(0)(6).sva#7(25:22), Silu:for-8:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(25:22), act_regs.data(0)(7).sva#7(25:22), Silu:for-9:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(25:22)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(25:22), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(25:22), act_regs.data(0)(8).sva#7(25:22)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0)' for variables 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0), ActUnit::RunInst:case-2:for:i(4:0).sva(3:0), ActUnit::RunLoad:if:else:for:i(4:0).sva(3:0), Silu:for-10:else:else:else:else:if:acc.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(21:0), act_regs.data(0)(0).sva#7(21:0), Gelu:for-2:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(21:0), act_regs.data(0)(1).sva#7(21:0), Gelu:for-3:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(21:0), act_regs.data(0)(10).sva#7(21:0), Gelu:for-4:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(21:0), act_regs.data(0)(11).sva#7(21:0), Gelu:for-5:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(21:0), act_regs.data(0)(12).sva#7(21:0), Gelu:for-6:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(21:0), act_regs.data(0)(13).sva#7(21:0), Gelu:for-7:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(21:0), act_regs.data(0)(14).sva#7(21:0), Gelu:for-8:else:if:slc(Gelu:for:else:if:slc(Gelu:for:else:if:Gelu:for:else:if:mul)(47-23).psp)(21-0).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(21:0), act_regs.data(0)(15).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(21:0), act_regs.data(0)(2).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(21:0), act_regs.data(0)(3).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(21:0), act_regs.data(0)(4).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(21:0), act_regs.data(0)(5).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(21:0), act_regs.data(0)(6).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(21:0), act_regs.data(0)(7).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(21:0)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(21:0), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(21:0), act_regs.data(0)(8).sva#7(21:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(30:26), act_regs.data(0)(0).sva#7(30:26), Silu:for:y#2.lpi#1.dfm#4(30:26), rva_out_reg.data(52:48).sva.dfm#6' (4 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(30:26), act_regs.data(0)(1).sva#7(30:26), Silu:for:y#3.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(30:26), act_regs.data(0)(10).sva#7(30:26), Silu:for:y#4.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(30:26), act_regs.data(0)(11).sva#7(30:26), Silu:for:y#5.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(30:26), act_regs.data(0)(12).sva#7(30:26), Silu:for:y#6.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(30:26), act_regs.data(0)(13).sva#7(30:26), Silu:for:y#7.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(30:26), act_regs.data(0)(14).sva#7(30:26), Silu:for:y#8.lpi#1.dfm#4(30:26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(30:26), act_regs.data(0)(15).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(30:26), act_regs.data(0)(2).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(30:26), act_regs.data(0)(3).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(30:26), act_regs.data(0)(4).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(30:26), act_regs.data(0)(5).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(30:26), act_regs.data(0)(6).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(30:26), act_regs.data(0)(7).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(30:26)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(30:26), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(30:26), act_regs.data(0)(8).sva#7(30:26)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:slc(act_regs.data,*32)(31-0)#2.ctmp.sva(30:26)' for variables 'ActUnit::PushOutput:if:for:slc(act_regs.data,*32)(31-0)#2.ctmp.sva(30:26), Silu:for:y#1.lpi#1.dfm#4(30:26), act_read_addrs.sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(0).sva(31), act_regs.data(0)(0).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(1).sva(31), act_regs.data(0)(1).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(10).sva(31), act_regs.data(0)(10).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(11).sva(31), act_regs.data(0)(11).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(12).sva(31), act_regs.data(0)(12).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(13).sva(31), act_regs.data(0)(13).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(14).sva(31), act_regs.data(0)(14).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(2).sva(31), act_regs.data(0)(15).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(3).sva(31), act_regs.data(0)(2).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(4).sva(31), act_regs.data(0)(3).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(5).sva(31), act_regs.data(0)(4).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(6).sva(31), act_regs.data(0)(5).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(7).sva(31), act_regs.data(0)(6).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(8).sva(31), act_regs.data(0)(7).sva#7(31)' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(31)' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1(31), ActUnit::PushOutput:if:output_port_reg.data.data(9).sva(31), act_regs.data(0)(8).sva#7(31)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 30.00 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 40.01 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 15656, Real ops = 8866, Vars = 3861 (SOL-21)
# Info: Starting transformation 'instance' on solution 'ActUnit.v1' (SOL-8)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 29.99 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'ActUnit.v1': elapsed time 59.86 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'ActUnit.v1': elapsed time 60.77 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 23916, Real ops = 18344, Vars = 23640 (SOL-21)
# Info: Starting transformation 'extract' on solution 'ActUnit.v1' (SOL-8)
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 29.96 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Report written to file 'ActUnit.rpt'
# Info: Running transformation 'extract' on solution 'ActUnit.v1': elapsed time 59.35 seconds, memory usage 1659752kB, peak memory usage 1659760kB (SOL-15)
# Generating SCVerify ccs_wrapper_ActUnit.v
# Netlist written to file 'ActUnit.v' (NET-4)
# generate concat
# order file name is: ActUnit.v_order.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_ActUnit.v
# order file name is: ActUnit.v_order_sim.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated simulation file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_sim_ActUnit.v
# Generating SCVerify SystemC wrapper
# Info: Wrote wave database file to /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Makefile for ActUnit Verilog written to file './scverify/Verify_ActUnit_v_vcs.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/ActUnit.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_ActUnit.v.xv'
# Makefile for Concat concat_sim_ActUnit Verilog written to file './scverify/Verify_concat_sim_ActUnit_v_vcs.mk'
# Info: Completed transformation 'extract' on solution 'ActUnit.v1': elapsed time 76.74 seconds, memory usage 1659752kB, peak memory usage 1659760kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 24976, Real ops = 19272, Vars = 9057 (SOL-21)
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Creating directory 'scverify/concat_sim_ActUnit_v_vcs'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/sysc
# ============================================
# Setting up synopsys_sim.setup file
# echo "WORK > DEFAULT" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# echo "DEFAULT : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating physical library 'scverify/concat_sim_ActUnit_v_vcs/work'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/work
# ============================================
# Mapping logical library 'work' to physical path './scverify/concat_sim_ActUnit_v_vcs/work'
# echo "work : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating VCS-MX wave TCL file 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# /cad/mentor/2024.2_1/Mgc_home/bin/tclsh8.5 /cad/mentor/2024.2_1/Mgc_home/pkgs/sif/userware/En_na/flows/app_vcs.flo create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl  0
# app_vcs.flo - Executing command 'create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl 0'...
# Wrote VCS waveform creation script to 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs  +v2k     concat_sim_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags= -Wl,-E,-rpath /cad/synopsys/vcs/U-2023.03/linux64/lib  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-L/usr/X11R6/lib64 -lX11 -ldl -ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k concat_sim_ActUnit.v +mixedhdl2  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:20:42 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'concat_sim_ActUnit.v'
# CPU time: 1.392 seconds to compile
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs -sysc=233 +v2k -sysc=233 -sc_model ccs_wrapper -sc_portmap ./scverify/dut_v_ports.map    scverify/ccs_wrapper_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# vlogan  '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k'  scverify/ccs_wrapper_ActUnit.v 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags=  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k scverify/ccs_wrapper_ActUnit.v  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:20:44 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'scverify/ccs_wrapper_ActUnit.v'
# CPU time: .207 seconds to compile
# syscan  -full64 -kdb -verilog_file -vlogan   -cpp g++ -sysc=233  -Mdir=scverify/concat_sim_ActUnit_v_vcs -cflags ""   scverify/ccs_wrapper_ActUnit.v:ccs_wrapper   -V -port ./scverify/dut_v_ports.map    -vcs_args '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k' 
# 
# Note-[SC-SYSCAN-USE-CPP] Using C++-compiler
#   Using 'g++' C++-compiler for C++ compilation.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/verilog2vdef /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wrapper_ActUnit.v             -m ccs_wrapper             -o ccs_wrapper             -output_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -f /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/dut_v_ports.map             -osci                                       -work DEFAULT -work_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/work/AN.DB
# /cad/synopsys/vcs/U-2023.03/linux64/bin/ifgen /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.vdef             -output ccs_wrapper             -hdl_output  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -ccss_output /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -sysc 233                                       -direct -osci
# ============================================
# Compiling C++ file: ../../../../src/ActUnit/testbench.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " ../../../../src/ActUnit/testbench.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Compiling C++ file: scverify/sysc_sim.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " scverify/sysc_sim.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -load libnovas.so:FSDBDumpCmd +vcsd +memcbk -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:21:19 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr_elab.daidir -Wl,-rpath=./sc_mainpwr_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_Act
# Unit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .514 seconds to compile + .246 seconds to elab + 5.861 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:21:34 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 24 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 24 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr.daidir -Wl,-rpath=./sc_mainpwr.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0
# H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/s
# ynopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 8.544 seconds to compile + .451 seconds to elab + 1.711 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main to produce Switching Activity File: ./default.fsdb
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:21 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# DUT Instance Path = sc_main.tb.dut.ccs_rtl.dut_inst
# Preparing to write FSDB file ./default.fsdb...
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Running up to VCD start time: '0 ns'
# run 0 ns
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB on
# *Verdi* Loading libsscore_vcs202303.so
# *Verdi* : Loading SystemC dumping library libsscore_vcs202303_sc233_gcc920.so.
# *Verdi* : Env. FSDB_VCS_RD_SC_VALPTR_PROTECT=1(1) was set.
# FSDB Dumper for VCS, Release Verdi_V-2023.12-SP2-4, Linux x86_64/64bit, 11/18/2024
# (C) 1996 - 2024 by Synopsys, Inc.
# *Verdi* : Create FSDB file './default.fsdb'
# *Verdi* : Begin traversing the scopes, layer (0).
# *Verdi* : End of traversing.
# fsdbDumpvars 0 sc_main.tb.dut.ccs_rtl.dut_inst
# *Verdi* : Begin traversing the scope (sc_main.tb.dut.ccs_rtl.dut_inst), layer (0).
# *Verdi* : End of traversing.
# *Verdi* : fsdbDumpon - All FSDB files at 0 ps.
# Continuing to VCD end time: 'end'
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 58 ns output_port data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 58 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 0%
# 	MSE %: 0%
# 
# Test Relu
# 98 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x5ED23E 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 98 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.398141%
# 	MSE %: 0.0253609%
# 130 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x50991A 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 130 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.778426%
# 	MSE %: 0.0969483%
# 162 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x50991A 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 162 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.778426%
# 	MSE %: 0.0969483%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 15060: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15066: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15071: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15077: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15082: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 164000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB off and flushing
# *Verdi* : Close all FSDB Files at 164,000 ps.
# Completed writing FSDB file ./default.fsdb...
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 164000 ps
# CPU Time:      0.520 seconds;       Data structure size:   9.0Mb
# Thu Jan 29 12:21:52 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'

--- Simulation stdout for PPU_UNIT=PPUPwl ---
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:444951 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0/.sif/solIndex_2_271b9801-cf59-493a-9803-474e685651ce.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0/.sif/solIndex_2_8bab5d6c-59f0-40af-a643-63011af3229b.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0/.sif/solIndex_2_555ee987-6062-46d8-874c-1d69cd62bf91.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0/.sif/solIndex_2_70934318-15b2-44e3-a610-7250ccea079c.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0/.sif/solIndex_2_8befb9fe-5d8c-4622-96d1-f284e8cb3543.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0/.sif/solIndex_2_e1fb0cbf-e38e-4b98-86eb-bef828e62b00.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:22:26 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vc
# s/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .532 seconds to compile + .246 seconds to elab + 5.735 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:22:41 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 24 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 24 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0H_d.o obj
# s/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/v
# cs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 8.631 seconds to compile + .454 seconds to elab + 1.802 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:22 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 58 ns output_port data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 58 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 0%
# 	MSE %: 0%
# 
# Test Relu
# 98 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x5ED23E 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 98 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.398141%
# 	MSE %: 0.0253609%
# 130 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x50991A 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 130 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.778426%
# 	MSE %: 0.0969483%
# 162 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x50991A 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 162 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.778426%
# 	MSE %: 0.0969483%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 15060: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15066: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15071: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15077: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 15082: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 164000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 164000 ps
# CPU Time:      0.340 seconds;       Data structure size:   9.0Mb
# Thu Jan 29 12:22:58 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# > exit


Running test with PPU_UNIT = PPUTaylor
--- Build stdout for PPU_UNIT=PPUTaylor ---
/bin/rm -rf ./catapult_cache
/bin/rm -rf ./*~
/bin/rm -rf ./*.key
/bin/rm -rf ./core*
/bin/rm -rf ./Catapult*
/bin/rm -rf ./catapult*
/bin/rm -rf ./*.log
/bin/rm -rf ./design_checker_*.tcl
/bin/rm -rf ./DVE*
/bin/rm -rf ./verdi*
/bin/rm -rf ./slec*
/bin/rm -rf ./novas*
/bin/rm -rf ./*.fsdb
/bin/rm -rf ./*.saif*
/bin/rm -rf ./*.vpd
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_hls.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:452076 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_hls.tcl
# > source $env(HLS_SCRIPTS)/nvhls_exec.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# > namespace eval nvhls {
# > 
# > }
# > nvhls::run
# ***USER SETTINGS***
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# Warning: REGISTER_IDLE_SIGNAL directive is deprecated (DIR-58)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Front End called with arguments: -I. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -- /home/users/code/cs217-lab-2/src/ActUnit/ActUnit.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.6 (CIN-1)
# Warning: Command-line warning #1819-D: "/cad/mentor/2024.2_1/Mgc_home/shared/include" was specified as both a system and non-system include directory -- the non-system entry will be ignored
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/hls_globals.h(19): unrecognized GCC pragma (CRD-1675)
# $MGC_HOME/shared/include/ac_std_float.h(192): Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(32): Pragma 'hls_design<>' detected on routine 'Tanh' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(65): Pragma 'hls_design<>' detected on routine 'Relu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(91): Pragma 'hls_design<>' detected on routine 'Silu' (CIN-6)
# $PROJECT_HOME/../../src/include/PPU.h(126): Pragma 'hls_design<>' detected on routine 'Gelu' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 25.76 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# solution design set Tanh -inline (HC-8)
# solution design set Relu -inline (HC-8)
# solution design set Silu -inline (HC-8)
# solution design set Gelu -inline (HC-8)
# solution design set ac::fx_div<8> -inline (HC-8)
# solution design set ActUnit -top (HC-8)
# Info: Starting transformation 'compile' on solution 'ActUnit.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Found top design routine 'ActUnit' specified by directive (CIN-52)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Inlining member function 'ActUnit::ActUnit' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_module.h(122): Inlining member function 'match::Module::Module' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(107): Inlining member function 'match::Tracer::Tracer' on object 'tracer_' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_trace.h(40): Inlining member function 'match::Flusher::Flusher' on object 'EndT' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<bool, Connections::SYN_PORT>::In' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::InBlocking' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::InBlocking_Ports_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<bool>::InBlocking_abs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<spec::ActVectorType, Connections::SYN_PORT>::In' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::InBlocking' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::InBlocking_Ports_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<spec::ActVectorType>::InBlocking_abs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2958): Inlining member function 'Connections::In<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::In' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2360): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::InBlocking' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1741): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_Ports_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1680): Inlining member function 'Connections::InBlocking_abs<RVSink<spec::Axi::rvaCfg>::Write>::InBlocking_abs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Out' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::OutBlocking' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_Ports_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<RVSink<spec::Axi::rvaCfg>::Read>::OutBlocking_abs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<spec::StreamType, Connections::SYN_PORT>::Out' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::OutBlocking' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::OutBlocking_Ports_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<spec::StreamType>::OutBlocking_abs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(4053): Inlining member function 'Connections::Out<bool, Connections::SYN_PORT>::Out' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3385): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::OutBlocking' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3109): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::OutBlocking_Ports_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3057): Inlining member function 'Connections::OutBlocking_abs<bool>::OutBlocking_abs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1632): Inlining member function 'Connections::CollectAllocs::CollectAllocs' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(411): Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(101): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::mem_array_sep' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(155): Inlining member function 'nvhls::nv_array<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(70): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::nv_array_bank_array_no_assert_base' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::FIFO' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'read_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.read_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 0U, 1U>::reset' on object 'read_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(121): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::ArbitratedCrossbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::FIFO' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(210): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::FIFO' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(143): Inlining member function 'Arbiter<1U, Roundrobin>::Arbiter' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'act_mem.write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(124): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::reset' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(125): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest, 0U, 1U>::reset' on object 'write_arbxbar.input_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(129): Pragma 'hls_unroll<yes>' detected on '/ActUnit/SC_CTOR/act_mem.write_arbxbar.reset:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/fifo.h(228): Inlining member function 'FIFO<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 0U, 1U>::reset' on object 'write_arbxbar.output_queues' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(146): Inlining member function 'Arbiter<1U, Roundrobin>::reset' on object 'write_arbxbar.arbiters' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(87): Inlining member function 'ActConfig::ActConfig' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Inlining member function 'ActUnit::ActUnitRun' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(109): Inlining member function 'ActUnit::Reset' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(114): Inlining member function 'ActConfig::Reset' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(116): Inlining member function 'ActUnit::ResetPorts' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::Reset' on object 'start' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'start.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'start.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::Reset' on object 'act_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'act_port.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'act_port.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1754): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::Reset' on object 'rva_in' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_in.read_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1760): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_in.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Reset' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'rva_out.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'rva_out.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::reset_msg' on object 'rva_out' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'rva_out.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Reset' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'output_port.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'output_port.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::reset_msg' on object 'output_port' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'output_port.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3392): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3122): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Reset' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(419): Inlining member function 'Connections::ResetChecker::reset' on object 'done.write_reset_check' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3128): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'done.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3542): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::reset_msg' on object 'done' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3543): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'done.dat' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(125): Inlining member function 'ActUnit::ResetActRegs' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(126): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/ActUnit::ResetActRegs:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(180): Inlining member function 'ActUnit::Initialize' on object '' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(171): Inlining member function 'ActUnit::ResetBufferInputs' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(199): Inlining member function 'ActUnit::DecodeAxi' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Write>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<601U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Write>::Marshall<601U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(66): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Write::Marshall<601U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 24, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<24, false>, 24>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<24>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<24>, 24>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<24, false>, 24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<24>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 64, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<64>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<64>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<601U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<601U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<601U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): INOUT port 'data.addr' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): INOUT port 'data.wstrb' is only used as an output. (OPT-11)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): INOUT port 'data.rw' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<24>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' iterated at most 2 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(149): Inlining member function 'ActUnit::DecodeAxiWrite' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(130): Inlining member function 'ActConfig::ActConfigWrite' on object 'act_config' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(124): Inlining member function 'ActConfig::ResetCounter' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<6U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<5U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(148): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<128U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(99): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(100): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(134): Inlining member function 'ActUnit::DecodeAxiRead' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<8U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(155): Inlining member function 'ActConfig::ActConfigRead' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(167): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<8, false>' (CIN-14)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(173): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<4, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<16U, RVSink<spec::Axi::rvaCfg>::Addr>' (CIN-14)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(215): Inlining member function 'ActUnit::RunInst' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<4U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_write_data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'act_port_reg' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<spec::ActVectorType>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<spec::ActVectorType, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'data.data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(34): Inlining routine 'Tanh' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(40): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Tanh:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator><32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(67): Inlining routine 'Relu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(73): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Relu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(93): Inlining routine 'Silu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(99): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Silu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator><32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' (CIN-203)
# $PROJECT_HOME/../../src/include/PPU.h(128): Inlining routine 'Gelu' (CIN-14)
# $PROJECT_HOME/../../src/include/PPU.h(134): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/Gelu:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(128): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'in' (CIN-64)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator<<32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1383): Inlining routine 'operator><32, 8, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(288): Inlining member function 'ActUnit::BufferAccress' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(253): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(261): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(273): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::run' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(117): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankread_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(131): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::compute_bankwrite_request' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(138): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(226): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetBankIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(234): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::GetLocalIndex' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankwrite_req.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<6U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<6U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<6U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<6U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<6U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<6U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<6U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<6U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<5U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t>::Marshall<5U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(94): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t::Marshall<5U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<5U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<5U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<5U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankread_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.read_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'read_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(302): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankwrite_req_winner.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(313): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::run' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(322): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'input_data.data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(331): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<518U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest>::Marshall<518U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(100): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::DataDest::Marshall<518U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<518U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<518U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<518U>' on object 'data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<518U, 1, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<518U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<1>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<1>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<518U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_data.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(338): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<517U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t>::Marshall<517U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(82): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t::Marshall<517U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<5, false>, 5>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<5>, 5>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<5, false>, 5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<5>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<5>#3:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<517U, spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<517U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<517U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<517U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#1:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<517U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(364): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(380): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(178): Inlining member function 'ArbitratedCrossbar<ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::bankwrite_req_t, 1U, 1U, 0U, 0U>::xbar' on object 'act_mem.write_arbxbar' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(192): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(203): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(205): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(218): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(224): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/Arbiter.h(149): Inlining member function 'Arbiter<1U, Roundrobin>::pick' on object 'write_arbxbar.arbiters' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator!=<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(47): Inlining routine 'one_hot_to_bin<1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(50): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(55): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2973): Inlining member function 'ac_int<1, false>::ac_bitref::operator=' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/one_hot_to_bin.h(65): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/one_hot_to_bin<1U,1U>#1:for:for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3397): Inlining routine 'operator|<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2970): Inlining member function 'ac_int<1, false>::ac_bitref::operator=<1, false>' on object 'bitref' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(243): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(405): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#7' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(432): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(317): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#1' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(321): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:if:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(148): Inlining member function 'ArbitratedScratchpadDP<1U, 1U, 1U, 32U, spec::Act::WordType, false, true>::banks_load_store' on object 'act_mem' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(155): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(134): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::write' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#2:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(137): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(142): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(121): Inlining member function 'mem_array_sep<spec::Act::WordType, 32, 1, 1>::read' on object 'act_mem.banks' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(48): Inlining routine 'TypeToBits<nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining member function 'Wrapped<axi::axi4<spec::Axi::axiCfg>::Data>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(123): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.banks.read:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator*<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+<37, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator<<1, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3404): Inlining routine 'operator<<5, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_array.h(76): Inlining member function 'nvhls::nv_array_bank_array_no_assert_base<mem_array_sep<spec::Act::WordType, 32, 1, 1>::BankType, 1U>::operator[]' on object 'banks.bank' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/TypeToBits.h(81): Inlining routine 'BitsToType<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(202): Inlining member function 'Wrapped<spec::ActVectorType>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::ActVectorType>::Marshall<512U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<512U>' on object 'result.val' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_sc<32>#3:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/ActUnit/ActUnitRun/to_ac<32>#3:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bankread_rsp.rdata' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#8:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(340): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#2' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'bank_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(345): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#3' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(78): Inlining routine 'crossbar<spec::Act::WordType, 1U, 1U>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(88): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'data_in_tmp' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(27): Inlining routine 'zero_bits<spec::Act::WordType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 't' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/t.operator=:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(88): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'return' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(89): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/return.nv_scvector#1:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'port_read_out_local' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(354): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#4' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(358): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/act_mem.run#1:for#5' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' (CIN-203)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(344): Inlining member function 'ActUnit::PushAxiRsp' on object '' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(132): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::to_rawbits' on object 'act_port_read_out' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(134): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(387): Inlining routine 'nvhls::set_slc<nvhls::nvhls_t<512U>::nvuint_t, spec::ActScalarType>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<RVSink<spec::Axi::rvaCfg>::Read>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<512U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<RVSink<spec::Axi::rvaCfg>::Read>::Marshall<512U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(84): Inlining member function 'RVSink<spec::Axi::rvaCfg>::Read::Marshall<512U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<512U, 512, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<512U>::AddField<ac_int<512, false>, 512>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<512>, 512>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<512, false>, 512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<512>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_ac<512>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<512U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<512U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): INOUT port 'm.data' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(189): Inlining member function 'ActUnit::CheckStart' on object '' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Synthesizing method 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(2381): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1816): Inlining member function 'Connections::InBlocking_Ports_abs<bool>::PopNB' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1822): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(1825): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2514): Inlining member function 'Connections::InBlocking<bool, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(150): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'result' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(2381): Optimizing block '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'data' is only used as an output. (OPT-11)
# $MGC_HOME/shared/include/connections/connections.h(2381): INOUT port 'do_wait' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(322): Inlining member function 'ActUnit::PushOutput' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(89): Inlining member function 'spec::StreamType::StreamType' on object 'output_port_reg' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(86): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' (CIN-203)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'output_port_reg.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<spec::StreamType>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<522U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(203): Inlining member function 'Wrapped<spec::StreamType>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(208): Inlining member function 'Wrapped<spec::StreamType>::Marshall<522U>' on object 'wm' (CIN-64)
# $PROJECT_HOME/../../src/include/Spec.h(84): Inlining member function 'spec::StreamType::Marshall<522U>' on object 'wm.val' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(215): Inlining routine 'operator&<522U, spec::ActVectorType>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(149): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::Marshall<522U>' on object 'val.data' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(150): Pragma 'hls_unroll<yes>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 32, true>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<32, true>, 32>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(693): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(83): Inlining routine 'to_sc<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(88): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(96): Inlining routine 'type_to_vector<32>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<32, true>, 32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(676): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(251): Inlining routine 'vector_to_type<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(53): Inlining routine 'to_ac<32>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(58): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<32>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 2, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<2, false>, 2>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<2>, 2>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<2, false>, 2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<2>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<2>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(404): Inlining routine 'operator&<522U, 8, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<522U>::AddField<ac_int<8, false>, 8>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(701): Inlining routine 'type_to_vector<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(98): Inlining routine 'to_sc<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(103): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' (CIN-203)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<sc_dt::sc_biguint<8>, 8>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<ac_int<8, false>, 8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(684): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(264): Inlining routine 'vector_to_type<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(68): Inlining routine 'to_ac<8>' (CIN-14)
# $MGC_HOME/shared/include/ac_sc.h(73): Pragma 'hls_unroll<y>' detected on '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_ac<8>:for' (CIN-203)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<522U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<spec::StreamType, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<522U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): INOUT port 'm.data.data' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(79): INOUT port 'm.index' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/include/Spec.h(80): INOUT port 'm.logical_addr' is only used as an input. (OPT-10)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<2>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/to_sc<8>:for' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(304): Inlining member function 'ActUnit::RunLoad' on object '' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(91): Inlining member function 'ActConfig::InstFetch' on object 'act_config_in' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<2U, NVUINT8>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator==<1, false>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(105): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::nv_scvector' on object 'nv_scvector:cctor' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(107): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_int.h(437): Inlining routine 'nvhls::get_slc<32U, nvhls::nvhls_t<512U>::nvuint_t>' (CIN-14)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(112): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator=' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(114): Pragma 'hls_unroll<yes>' detected on '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' (CIN-203)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_regs' (CIN-64)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(125): Inlining member function 'nvhls::nv_scvector<spec::ActScalarType, 16U>::operator[]' on object 'act_port_read_out' (CIN-64)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(95): Inlining member function 'ActConfig::InstIncr' on object 'act_config' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<6, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator-<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(3403): Inlining routine 'operator+=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/connections/connections.h(3399): Synthesizing method 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' (CIN-13)
# $MGC_HOME/shared/include/connections/connections.h(3399): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3148): Inlining member function 'Connections::OutBlocking_Ports_abs<bool>::Push' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3154): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3546): Inlining member function 'Connections::OutBlocking<bool, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(149): Inlining member function 'Marshaller<1U>::Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Wrapped' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining member function 'Wrapped<bool>::Marshall<1U>' on object 'wm' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(264): Inlining routine 'operator&<1U>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(158): Inlining member function 'Marshaller<1U>::AddField<bool, 1>' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(74): Inlining routine 'connections_cast_type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(211): Inlining routine 'type_to_vector<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(80): Inlining routine 'connections_cast_vector_to_type<bool, 1>' (CIN-14)
# $MGC_HOME/shared/include/mc_typeconv.h(278): Inlining routine 'vector_to_type<1>' (CIN-14)
# $MGC_HOME/shared/include/connections/marshaller.h(173): Inlining member function 'Marshaller<1U>::GetResult' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3551): Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<bool, Connections::SYN_PORT>::MsgBits>::write' on object 'this.dat' (CIN-64)
# $MGC_HOME/shared/include/connections/marshaller.h(137): Inlining member function 'Marshaller<1U>::~Marshaller' on object 'marshaller' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3158): Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.vld' (CIN-64)
# $MGC_HOME/shared/include/connections/connections.h(3399): Optimizing block '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' ... (CIN-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): INOUT port 'm' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(44): Optimizing block '/ActUnit' ... (CIN-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating instance '/rva_in.PopNB():inst' of ModularIO 'Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating instance '/act_port.PopNB():inst' of ModularIO 'Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(352): Creating instance '/rva_out.Push():inst' of ModularIO 'Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating instance '/start.PopNB():inst' of ModularIO 'Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(340): Creating instance '/output_port.Push():inst' of ModularIO 'Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push' (CIN-204)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(385): Creating instance '/done.Push():inst' of ModularIO 'Connections::OutBlocking<bool,Connections::SYN_PORT>::Push' (CIN-204)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(75): Partition '/ActUnit/SC_CTOR' is found empty and is optimized away. (OPT-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(41): Loop '/ActUnit/ActUnitRun/Tanh:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(74): Loop '/ActUnit/ActUnitRun/Relu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(100): Loop '/ActUnit/ActUnitRun/Silu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/include/PPU.h(135): Loop '/ActUnit/ActUnitRun/Gelu:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(262): Loop '/ActUnit/ActUnitRun/act_mem.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(124): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankread_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(139): Loop '/ActUnit/ActUnitRun/act_mem.compute_bankwrite_request:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(219): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(244): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(406): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#7' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.read_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(303): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(323): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/data.data.Marshall<518U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<1>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(332): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/ActUnitRun/to_ac<5>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/val.data.Marshall<517U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(339): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(365): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(381): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(193): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(206): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(204): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#1' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(225): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.xbar:for#3' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/arbitrated_crossbar.h(433): Loop '/ActUnit/ActUnitRun/act_mem.write_arbxbar.run:for#8' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(322): Loop '/ActUnit/ActUnitRun/act_mem.run#1:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(90): Loop '/ActUnit/ActUnitRun/to_sc<32>#2:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(138): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(143): Loop '/ActUnit/ActUnitRun/act_mem.banks.write:if:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/ActUnitRun/to_sc<512>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(124): Loop '/ActUnit/ActUnitRun/act_mem.banks.read:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_sc.h(60): Loop '/ActUnit/ActUnitRun/to_ac<32>#3:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(156): Loop '/ActUnit/ActUnitRun/act_mem.banks_load_store:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(341): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#2' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/t.operator=:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector#1:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#11:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/crossbar.h(89): Loop '/ActUnit/ActUnitRun/crossbar<spec::Act::WordType,1U,1U>:for' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(355): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#4' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/ArbitratedScratchpadDP.h(359): Loop '/ActUnit/ActUnitRun/act_mem.run#1:for#5' iterated at most 1 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#12:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/output_port_reg.data.operator=:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(108): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#13:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' iterated at most 16 times. (LOOP-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::ResetBufferInputs:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#1:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:input_data.data.data.data', optimizing loop 'data.data.Marshall<518U>:for' (LOOP-12)
# $MGC_HOME/shared/include/mc_typeconv.h(680): Detected constant initialization of array 'act_mem.write_arbxbar.run:output_data.data.data', optimizing loop 'val.data.Marshall<517U>:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'act_mem.banks_load_store:for:else:if:nv_scvector:cctor.data#1', optimizing loop 'nv_scvector:cctor.nv_scvector#9:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#11:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'output_port_reg.StreamType:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#12:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(109): Detected constant initialization of array 'ActUnit::RunLoad:if:if:nv_scvector:cctor.data', optimizing loop 'nv_scvector:cctor.nv_scvector#13:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_write_data.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#1:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'act_mem.run#1:bankread_rsp.rdata.data', optimizing loop 'nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#6:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'zero_bits<spec::Act::WordType>:t.data', optimizing loop 't.operator=:for' (LOOP-12)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(116): Detected constant initialization of array 'ActUnit::PushOutput:if:output_port_reg.data.data', optimizing loop 'output_port_reg.data.operator=:for' (LOOP-12)
# Design 'ActUnit' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'ActUnit.v1': elapsed time 17.45 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 657, Real ops = 79, Vars = 222 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'ActUnit.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-VIRTEX-uplus-2_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.2_1/1143609 or later) and saving the library into the target file. (LIB-82)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2025.1/1142114 > 2024.2_1/1143609 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_fpga/ccs_fpga_hic.lib' [ccs_fpga_hic]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'ActUnit.v1': elapsed time 0.65 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 657, Real ops = 79, Vars = 222 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' is being fully unrolled (2 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'ActUnit.v1': elapsed time 1.23 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 662, Real ops = 79, Vars = 209 (SOL-21)
# Info: Starting transformation 'loops' on solution 'ActUnit.v1' (SOL-8)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(143): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(149): Loop '/ActUnit/ActUnitRun/act_config.ActConfigWrite:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(101): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#2:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#2:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(168): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/ActUnitSpec.h(174): Loop '/ActUnit/ActUnitRun/act_config.ActConfigRead:else:else:if:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Loop '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#3:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#4:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#3:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(41): Loop '/ActUnit/ActUnitRun/Tanh:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#4:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(74): Loop '/ActUnit/ActUnitRun/Relu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#5:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(100): Loop '/ActUnit/ActUnitRun/Silu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#6:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/include/PPU.h(135): Loop '/ActUnit/ActUnitRun/Gelu:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#5:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/nv_scvector:cctor.nv_scvector#8:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/wm.val.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/wm.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/ActUnitRun/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(90): Loop '/ActUnit/ActUnitRun/return.nv_scvector:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#7:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#9:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/data_in_tmp.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#10:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#12:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(135): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::to_rawbits:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Loop '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/ActUnitRun/nvhls::nv_scvector<spec::ActScalarType,16U>::operator=#13:for' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Loop '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Loop '/ActUnit/ActUnitRun/while' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/val.data.Marshall<522U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(105): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/to_sc<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(3153): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/this.Push#1:do' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/connections/connections.h(3399): Loop '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(151): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/result.val.Marshall<512U>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(115): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/data.operator=:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_sc.h(75): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/to_ac<512>:for' is being fully unrolled (16 times). (LOOP-7)
# $MGC_HOME/shared/include/connections/connections.h(2381): Loop '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'ActUnit.v1': elapsed time 6.11 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1575, Real ops = 306, Vars = 251 (SOL-21)
# Info: Starting transformation 'memories' on solution 'ActUnit.v1' (SOL-8)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(57): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(58): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.addr:rsc' (from var: data.addr) mapped to 'mgc_ioport.mgc_out_dreg' (size: 24). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(59): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.wstrb:rsc' (from var: data.wstrb) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(60): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/data.rw:rsc' (from var: data.rw) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<RVSink<spec::Axi::rvaCfg>::Write,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/data.data:rsc' (from var: data.data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<spec::ActVectorType,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/axi/AxiSubordinateToReadyValid/testbench/RVSink.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/m.data:rsc' (from var: m.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<RVSink<spec::Axi::rvaCfg>::Read,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/data:rsc' (from var: data) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/do_wait:rsc' (from var: do_wait) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(2381): I/O-Port Resource '/ActUnit/Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.data.data:rsc' (from var: m.data.data) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(79): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.index:rsc' (from var: m.index) mapped to 'ccs_ioport.ccs_in' (size: 2). (MEM-2)
# $PROJECT_HOME/../../src/include/Spec.h(80): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/m.logical_addr:rsc' (from var: m.logical_addr) mapped to 'ccs_ioport.ccs_in' (size: 8). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<spec::StreamType,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $MGC_HOME/shared/include/connections/connections.h(3399): I/O-Port Resource '/ActUnit/Connections::OutBlocking<bool,Connections::SYN_PORT>::Push/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/nvhls_vector.h(126): Writing to register bank 'act_regs.data' with 64 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Warning: $MGC_HOME/shared/pkgs/matchlib/cmod/include/mem_array.h(148): Writing to register bank 'act_mem.banks.bank.a' with 32 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Info: Completed transformation 'memories' on solution 'ActUnit.v1': elapsed time 9.99 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4327, Real ops = 1910, Vars = 1144 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'ActUnit.v1' (SOL-8)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0/.sif/solIndex_2_271b9801-cf59-493a-9803-474e685651ce.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' (TD-3)
# Module for CCORE 'Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0/.sif/solIndex_2_8bab5d6c-59f0-40af-a643-63011af3229b.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' (TD-3)
# Module for CCORE 'Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0/.sif/solIndex_2_555ee987-6062-46d8-874c-1d69cd62bf91.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' (TD-3)
# Module for CCORE 'Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0/.sif/solIndex_2_70934318-15b2-44e3-a610-7250ccea079c.xml' ... (LIB-129)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0' in the cache is valid & accepted for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' (TD-3)
# Module for CCORE 'Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0/.sif/solIndex_2_8befb9fe-5d8c-4622-96d1-f284e8cb3543.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' (TD-3)
# Module for CCORE 'Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0/.sif/solIndex_2_e1fb0cbf-e38e-4b98-86eb-bef828e62b00.xml' ... (LIB-129)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Module 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0' in the cache is valid & accepted for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' (TD-3)
# Module for CCORE 'Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'ActUnit.v1': elapsed time 3.99 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4244, Real ops = 1910, Vars = 1090 (SOL-21)
# Info: Starting transformation 'architect' on solution 'ActUnit.v1' (SOL-8)
# Design 'ActUnit' contains '4786' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'ActUnit.v1': elapsed time 8.34 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 10214, Real ops = 4786, Vars = 2370 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(315): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunLoad:if:else:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(330): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::PushOutput:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(235): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnit::RunInst:case-2:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(359): Prescheduled LOOP '/ActUnit/ActUnitRun/while' (16 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled LOOP '/ActUnit/ActUnitRun/ActUnitRun:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Prescheduled SEQUENTIAL '/ActUnit/ActUnitRun' (total length 65 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Initial schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 62, Area (Datapath, Register, Total) = 209993.00, 0.00, 209993.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(356): Final schedule of SEQUENTIAL '/ActUnit/ActUnitRun': Latency = 62, Area (Datapath, Register, Total) = 155998.00, 0.00, 155998.00 (CRAAS-12)
# Info: Running transformation 'allocate' on solution 'ActUnit.v1': elapsed time 29.98 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Optimized LOOP '/ActUnit/ActUnitRun/while': Latency = 62, Area (Datapath, Register, Total) = 155998.00, 0.00, 155998.00 (CRAAS-18)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'ActUnit.v1': elapsed time 36.79 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 10214, Real ops = 4786, Vars = 2370 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'ActUnit.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/ActUnit/ActUnitRun' (CRAAS-1)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(201): Creating buffer for wait controller for component 'rva_in.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(242): Creating buffer for wait controller for component 'act_port.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: $PROJECT_HOME/../../src/ActUnit/ActUnit.h(191): Creating buffer for wait controller for component 'start.PopNB():mio' (SCHD-46)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 29.97 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 59.96 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 89.94 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 119.92 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'ActUnit.v1': elapsed time 149.90 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Report written to file 'cycActUnit.rpt'
# Info: Completed transformation 'schedule' on solution 'ActUnit.v1': elapsed time 155.94 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 13025, Real ops = 2442, Vars = 2420 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'ActUnit.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva' for variables 'ActUnit::CheckStart:Connections::InBlocking<bool,Connections::SYN_PORT>::PopNB(return).sva, ActUnit::CheckStart:if:ActUnit::CheckStart:if:and.itm, ActUnit::RunInst:switch-lp:equal.tmp#3, act_config.InstIncr:act_config.InstIncr:if:and.svs' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::CheckStart:start_reg.sva' for variables 'ActUnit::CheckStart:start_reg.sva, act_write_req_valid.lpi#1.dfm#5, while:and#64.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:and.stg_2_7.sva' for variables 'ActUnit::PushOutput:if:for:and.stg_2_7.sva, Gelu:for:and#1.cse.sva, rva_out_reg.data(0).sva.dfm#6' (2 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0)' for variables 'ActUnit::PushOutput:if:for:i(4:0).sva(3:0), ActUnit::RunInst:case-2:for:i(4:0).sva(3:0), ActUnit::RunLoad:if:else:for:i(4:0).sva(3:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(0).sva#8' for variables 'act_regs.data(0)(0).sva#8, act_write_data.data(0)(0).sva#2, act_write_data.data(0)(0).sva, act_regs.data(0)(9).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(1).sva#8' for variables 'act_regs.data(0)(1).sva#8, act_write_data.data(0)(1).sva#2, act_write_data.data(0)(1).sva, act_regs.data(1)(0).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(10).sva#8' for variables 'act_regs.data(0)(10).sva#8, act_write_data.data(0)(10).sva#2, act_write_data.data(0)(10).sva, act_regs.data(1)(1).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(11).sva#8' for variables 'act_regs.data(0)(11).sva#8, act_write_data.data(0)(11).sva#2, act_write_data.data(0)(11).sva, act_regs.data(1)(10).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(12).sva#8' for variables 'act_regs.data(0)(12).sva#8, act_write_data.data(0)(12).sva#2, act_write_data.data(0)(12).sva, act_regs.data(1)(11).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(13).sva#8' for variables 'act_regs.data(0)(13).sva#8, act_write_data.data(0)(13).sva#2, act_write_data.data(0)(13).sva, act_regs.data(1)(12).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(14).sva#8' for variables 'act_regs.data(0)(14).sva#8, act_write_data.data(0)(14).sva#2, act_write_data.data(0)(14).sva, act_regs.data(1)(13).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(15).sva#8' for variables 'act_regs.data(0)(15).sva#8, act_write_data.data(0)(2).sva#2, act_write_data.data(0)(2).sva, act_regs.data(1)(14).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(2).sva#8' for variables 'act_regs.data(0)(2).sva#8, act_write_data.data(0)(3).sva#2, act_write_data.data(0)(3).sva, act_regs.data(1)(15).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(3).sva#8' for variables 'act_regs.data(0)(3).sva#8, act_write_data.data(0)(4).sva#2, act_write_data.data(0)(4).sva, act_regs.data(1)(2).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(4).sva#8' for variables 'act_regs.data(0)(4).sva#8, act_write_data.data(0)(5).sva#2, act_write_data.data(0)(5).sva, act_regs.data(1)(3).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(5).sva#8' for variables 'act_regs.data(0)(5).sva#8, act_write_data.data(0)(6).sva#2, act_write_data.data(0)(6).sva, act_regs.data(1)(4).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(6).sva#8' for variables 'act_regs.data(0)(6).sva#8, act_write_data.data(0)(7).sva#2, act_write_data.data(0)(7).sva, act_regs.data(1)(5).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(7).sva#8' for variables 'act_regs.data(0)(7).sva#8, act_write_data.data(0)(8).sva#2, act_write_data.data(0)(8).sva, act_regs.data(1)(6).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'act_regs.data(0)(8).sva#8' for variables 'act_regs.data(0)(8).sva#8, act_write_data.data(0)(9).sva#2, act_write_data.data(0)(9).sva, act_regs.data(1)(7).sva#7' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(0).sva, ActUnit::PushOutput:if:output_port_reg.data.data(0).sva#1, act_regs.data(0)(0).sva#7, act_write_data.data(0)(15).sva#2, Gelu:for:y#12.lpi#1.dfm#1' (4 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(1).sva, ActUnit::PushOutput:if:output_port_reg.data.data(1).sva#1, act_regs.data(0)(1).sva#7, Gelu:for:y#13.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(10).sva, ActUnit::PushOutput:if:output_port_reg.data.data(10).sva#1, act_regs.data(0)(10).sva#7, Gelu:for:y#14.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(11).sva, ActUnit::PushOutput:if:output_port_reg.data.data(11).sva#1, act_regs.data(0)(11).sva#7, Gelu:for:y#15.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(12).sva, ActUnit::PushOutput:if:output_port_reg.data.data(12).sva#1, act_regs.data(0)(12).sva#7, Gelu:for:y#2.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(13).sva, ActUnit::PushOutput:if:output_port_reg.data.data(13).sva#1, act_regs.data(0)(13).sva#7, Gelu:for:y#3.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(14).sva, ActUnit::PushOutput:if:output_port_reg.data.data(14).sva#1, act_regs.data(0)(14).sva#7, Gelu:for:y#4.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(2).sva, ActUnit::PushOutput:if:output_port_reg.data.data(2).sva#1, act_regs.data(0)(15).sva#7, Gelu:for:y#5.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(3).sva, ActUnit::PushOutput:if:output_port_reg.data.data(3).sva#1, act_regs.data(0)(2).sva#7, Gelu:for:y#6.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(4).sva, ActUnit::PushOutput:if:output_port_reg.data.data(4).sva#1, act_regs.data(0)(3).sva#7, Gelu:for:y#7.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(5).sva, ActUnit::PushOutput:if:output_port_reg.data.data(5).sva#1, act_regs.data(0)(4).sva#7, Gelu:for:y#8.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(6).sva, ActUnit::PushOutput:if:output_port_reg.data.data(6).sva#1, act_regs.data(0)(5).sva#7, Gelu:for:y#9.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(7).sva, ActUnit::PushOutput:if:output_port_reg.data.data(7).sva#1, act_regs.data(0)(6).sva#7, Silu:for:y#1.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(8).sva, ActUnit::PushOutput:if:output_port_reg.data.data(8).sva#1, act_regs.data(0)(7).sva#7, Silu:for:y#10.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva' for variables 'ActUnit::PushOutput:if:output_port_reg.data.data(9).sva, ActUnit::PushOutput:if:output_port_reg.data.data(9).sva#1, act_regs.data(0)(8).sva#7, Silu:for:y#11.lpi#1.dfm#1' (3 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 29.98 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'ActUnit.v1': elapsed time 34.30 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 8828, Real ops = 5229, Vars = 2452 (SOL-21)
# Info: Starting transformation 'instance' on solution 'ActUnit.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'ActUnit.v1': elapsed time 25.44 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 12368, Real ops = 8555, Vars = 12024 (SOL-21)
# Info: Starting transformation 'extract' on solution 'ActUnit.v1' (SOL-8)
# Report written to file 'ActUnit.rpt'
# Generating SCVerify ccs_wrapper_ActUnit.v
# Netlist written to file 'ActUnit.v' (NET-4)
# generate concat
# order file name is: ActUnit.v_order.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_ActUnit.v
# order file name is: ActUnit.v_order_sim.txt
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1.v
# Add dependent file: ./ActUnit_Connections_OutBlockingless_boolcomma_Connections_SYN_PORTgreater_Push.v
# Add dependent file: ./ActUnit_mgc_mul_pipe_beh.v
# Add dependent file: ./ActUnit.v
# Finished writing concatenated simulation file: /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/concat_sim_ActUnit.v
# Generating SCVerify SystemC wrapper
# Info: Wrote wave database file to /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Makefile for ActUnit Verilog written to file './scverify/Verify_ActUnit_v_vcs.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/ActUnit.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_ActUnit.v.xv'
# Makefile for Concat concat_sim_ActUnit Verilog written to file './scverify/Verify_concat_sim_ActUnit_v_vcs.mk'
# Info: Completed transformation 'extract' on solution 'ActUnit.v1': elapsed time 26.73 seconds, memory usage 1659752kB, peak memory usage 1659752kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 12349, Real ops = 8565, Vars = 4107 (SOL-21)
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Creating directory 'scverify/concat_sim_ActUnit_v_vcs'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/sysc
# ============================================
# Setting up synopsys_sim.setup file
# echo "WORK > DEFAULT" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# echo "DEFAULT : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating physical library 'scverify/concat_sim_ActUnit_v_vcs/work'
# mkdir -p scverify/concat_sim_ActUnit_v_vcs/work
# ============================================
# Mapping logical library 'work' to physical path './scverify/concat_sim_ActUnit_v_vcs/work'
# echo "work : ./scverify/concat_sim_ActUnit_v_vcs/work" >>scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# ============================================
# Creating VCS-MX wave TCL file 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# /cad/mentor/2024.2_1/Mgc_home/bin/tclsh8.5 /cad/mentor/2024.2_1/Mgc_home/pkgs/sif/userware/En_na/flows/app_vcs.flo create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl  0
# app_vcs.flo - Executing command 'create_vcs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl ./Catapult/ActUnit.v1/.dut_inst_info.tcl 0'...
# Wrote VCS waveform creation script to 'scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs  +v2k     concat_sim_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags= -Wl,-E,-rpath /cad/synopsys/vcs/U-2023.03/linux64/lib  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-L/usr/X11R6/lib64 -lX11 -ldl -ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k concat_sim_ActUnit.v +mixedhdl2  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:29:20 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'concat_sim_ActUnit.v'
# CPU time: .715 seconds to compile
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_ActUnit.v
# vlogan -kdb -full64  -psl -verbose  -Mdir=scverify/concat_sim_ActUnit_v_vcs -sysc=233 +v2k -sysc=233 -sc_model ccs_wrapper -sc_portmap ./scverify/dut_v_ports.map    scverify/ccs_wrapper_ActUnit.v
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# vlogan  '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k'  scverify/ccs_wrapper_ActUnit.v 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/vcs1 -Mdir=scverify/concat_sim_ActUnit_v_vcs -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/cad/synopsys/vcs/U-2023.03/include  -Mldflags=  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" -Mcsrc="" -Mdir=scverify/concat_sim_ActUnit_v_vcs -Msyslibs=-ldl  -Xvlogan=0x1 -kdb -full64 -psl +v2k scverify/ccs_wrapper_ActUnit.v  
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:29:22 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Parsing design file 'scverify/ccs_wrapper_ActUnit.v'
# CPU time: .202 seconds to compile
# syscan  -full64 -kdb -verilog_file -vlogan   -cpp g++ -sysc=233  -Mdir=scverify/concat_sim_ActUnit_v_vcs -cflags ""   scverify/ccs_wrapper_ActUnit.v:ccs_wrapper   -V -port ./scverify/dut_v_ports.map    -vcs_args '-kdb' '-full64' '-psl' '-verbose' '-Mdir=scverify/concat_sim_ActUnit_v_vcs' '+v2k' 
# 
# Note-[SC-SYSCAN-USE-CPP] Using C++-compiler
#   Using 'g++' C++-compiler for C++ compilation.
# 
# /cad/synopsys/vcs/U-2023.03/linux64/bin/verilog2vdef /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/ccs_wrapper_ActUnit.v             -m ccs_wrapper             -o ccs_wrapper             -output_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -f /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/dut_v_ports.map             -osci                                       -work DEFAULT -work_dir /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/work/AN.DB
# /cad/synopsys/vcs/U-2023.03/linux64/bin/ifgen /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.vdef             -output ccs_wrapper             -hdl_output  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -ccss_output /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper             -sysc 233                                       -direct -osci
# ============================================
# Compiling C++ file: ../../../../src/ActUnit/testbench.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " ../../../../src/ActUnit/testbench.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Compiling C++ file: scverify/sysc_sim.cpp
# syscan -kdb -full64 -sysc=233 -Mdir=scverify/concat_sim_ActUnit_v_vcs -debug_acc+all -cflags "-DCCS_DUT_RTL -DCCS_DUT_VERILOG -D_SYNTHESIS_ -DHLS_CATAPULT -DHLS_ALGORITHMICC -DCONNECTIONS_ACCURATE_SIM -DSC_INCLUDE_DYNAMIC_PROCESSES  -DSC_INCLUDE_DYNAMIC_PROCESSES -DCCS_SYSC -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=ActUnit -DDEADLOCK_DETECTION -std=gnu++11 -g -Wall -Wno-unknown-pragmas -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/synopsys/vcs/U-2023.03/include/systemc233 -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include -I/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/xilinx/
# vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 -I/home/users/code/cs217-lab-2/src/include -I./scverify -I. -I../.. -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/shared/include -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2024.2_1/Mgc_home/pkgs/siflibs -I/cad/mentor/2024.2_1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING " scverify/sysc_sim.cpp
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -load libnovas.so:FSDBDumpCmd +vcsd +memcbk -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:29:57 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr_elab.daidir -Wl,-rpath=./sc_mainpwr_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_Act
# Unit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .513 seconds to compile + .242 seconds to elab + 5.629 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:30:11 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# 
# Warning-[VPI-CT-NS] VPI function is not supported
#   The VPI function 'vpi_register_cb' is not supported in the compiler.
#   Please fix the code being referred to by the '-load' compile option.
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 25 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_mgc_mul_pipe
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 25 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_mainpwr.daidir -Wl,-rpath=./sc_mainpwr.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0
# H_d.o objs/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o objs/E2IpS_d.o objs/aF3b1_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o     
#      _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 3.890 seconds to compile + .439 seconds to elab + 1.713 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim INVOKE_ARGS= CCS_VCD_FILE=./default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main to produce Switching Activity File: ./default.fsdb
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_mainpwr -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:30 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# DUT Instance Path = sc_main.tb.dut.ccs_rtl.dut_inst
# Preparing to write FSDB file ./default.fsdb...
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Running up to VCD start time: '0 ns'
# run 0 ns
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB on
# *Verdi* Loading libsscore_vcs202303.so
# *Verdi* : Loading SystemC dumping library libsscore_vcs202303_sc233_gcc920.so.
# *Verdi* : Env. FSDB_VCS_RD_SC_VALPTR_PROTECT=1(1) was set.
# FSDB Dumper for VCS, Release Verdi_V-2023.12-SP2-4, Linux x86_64/64bit, 11/18/2024
# (C) 1996 - 2024 by Synopsys, Inc.
# *Verdi* : Create FSDB file './default.fsdb'
# *Verdi* : Begin traversing the scopes, layer (0).
# *Verdi* : End of traversing.
# fsdbDumpvars 0 sc_main.tb.dut.ccs_rtl.dut_inst
# *Verdi* : Begin traversing the scope (sc_main.tb.dut.ccs_rtl.dut_inst), layer (0).
# *Verdi* : End of traversing.
# *Verdi* : fsdbDumpon - All FSDB files at 0 ps.
# Continuing to VCD end time: 'end'
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 98 ns output_port data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 98 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 0%
# 	MSE %: 0%
# 
# Test Relu
# 162 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x4ED2DC 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 162 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00757445%
# 	MSE %: 9.15231e-06%
# 210 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x311820 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 210 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00929032%
# 	MSE %: 1.37751e-05%
# 258 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x311820 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 258 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00929032%
# 	MSE %: 1.37751e-05%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 9320: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9326: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9331: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9337: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9342: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 260000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
# Turning FSDB off and flushing
# *Verdi* : Close all FSDB Files at 260,000 ps.
# Completed writing FSDB file ./default.fsdb...
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 260000 ps
# CPU Time:      0.470 seconds;       Data structure size:   8.5Mb
# Thu Jan 29 12:30:24 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'

--- Simulation stdout for PPU_UNIT=PPUTaylor ---
export NOVAS_INST_DIR=/cad/synopsys/verdi/V-2023.12-SP2-4; \
        export LIBRARY_PATH=/usr/lib64:IBRARY_PATH; \
	catapult -shell -product ultra -file /home/users/code/cs217-lab-2/scripts/hls/go_vcs.tcl
//  Catapult Ultra Synthesis 2024.2_1/1143609 (Production Release) Wed Nov 13 18:57:31 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux code@iron-06:469614 6.14.0-37-generic x86_64 aol
//  
//  Package information: SIFLIBS v27.2_1.0, HLS_PKGS v27.2_1.0, 
//                       SIF_TOOLKITS v27.2_1.0, SIF_XILINX v27.2_1.0, 
//                       SIF_ALTERA v27.2_1.0, CCS_LIBS v27.2_1.0, 
//                       CDS_PPRO v2024.1_3, CDS_DesignChecker v2024.2_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v24.1_0.20, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.2/1130210
//  
# Connected to license server 1717@cadlic0.stanford.edu (LIC-13)
# Catapult product license successfully checked out, elapsed time 00:01 (LIC-14)
dofile ../../scripts/hls/go_vcs.tcl
# > source Catapult.ccs
# Creating project directory '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/users/code/cs217-lab-2/hls/ActUnit/catapult.log"
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_bool_Connections__SYN_PORT___Push_1a5ec060cdfc584b7f23bfdac40977446fe8_0/.sif/solIndex_2_271b9801-cf59-493a-9803-474e685651ce.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_spec__StreamType_Connections__SYN--_35ca07f1859c5781f231e529817341ce8b3d_0/.sif/solIndex_2_8bab5d6c-59f0-40af-a643-63011af3229b.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_bool_Connections__SYN_PORT___PopNB_df9eddc624d4320a49ce03ea3de33d3a7743_0/.sif/solIndex_2_555ee987-6062-46d8-874c-1d69cd62bf91.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__OutBlocking_RVSink_spec__Axi__rvaCfg___Read_C--_09092831256d816ea8257834b73a0c9e757b_0/.sif/solIndex_2_70934318-15b2-44e3-a610-7250ccea079c.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_spec__ActVectorType_Connections__S--_854a70eb8fc08a944ed4de6ed8ceeeef7f9b_0/.sif/solIndex_2_8befb9fe-5d8c-4622-96d1-f284e8cb3543.xml' ... (LIB-129)
# Reading solution library '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/td_ccore_solutions/Connections__InBlocking_RVSink_spec__Axi__rvaCfg___Write_C--_9c71c71d3b6d7667bc15addd802dacc19276_0/.sif/solIndex_2_e1fb0cbf-e38e-4b98-86eb-bef828e62b00.xml' ... (LIB-129)
# > global env
# > set USER_VARS {TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER}
# TOP_NAME CLK_PERIOD SRC_PATH SEARCH_PATH HLS_CATAPULT RUN_SCVERIFY COMPILER_FLAGS SYSTEMC_DESIGN RUN_CDESIGN_CHECKER
# > echo "***USER SETTINGS***"
# ***USER SETTINGS***
# >         foreach var $USER_VARS {
# >             if [info exists env($var)] {
# >                 echo "$var = $env($var)"
# >                 set $var $env($var)
# >             } else { 
# >                 echo "Warning: $var not set by user"
# >                 set $var ""
# >             }
# >         }
# TOP_NAME = ActUnit
# CLK_PERIOD = 4.0 
# SRC_PATH = ../../src/
# SEARCH_PATH = /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib/cmod/include /cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include /cad/mentor/2024.2_1/Mgc_home/shared/include /cad/xilinx/vitis/2020.1/Vitis/2020.1/cardano/tps/boost_1_64_0 /home/users/code/cs217-lab-2/src/include
# HLS_CATAPULT = 1
# RUN_SCVERIFY = 0
# COMPILER_FLAGS = HLS_ALGORITHMICC CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
# SYSTEMC_DESIGN = 1
# RUN_CDESIGN_CHECKER = 0
# > flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_${TOP_NAME}_v_vcs.mk SIMTOOL=vcs sim
# Making './scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim'
# Make utility invoked from '/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Elaborating design
# SYNOPSYS_SIM_SETUP: scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# vcs -full64 +libverbose -lca -psl -cm assert -assert enable_diag  -Mdir=scverify/concat_sim_ActUnit_v_vcs -timescale=1ps/1ps -sysc=blocksync -debug_acc+all -debug_region+cell+encrypt -sysc=show_sc_main -sysc=233 sc_main -kdb=sysc_elab -o scverify/concat_sim_ActUnit_v_vcs/sc_main -LDFLAGS "" -l scverify/concat_sim_ActUnit_v_vcs/elab.log
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:30:51 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 1 module and 0 UDP read.
# recompiling module sc_main
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# 
# Warning-[SC-SYSCAN-IDIR] Ignoring nonexistent include dir
#   Ignoring nonexistent include dir 
#   '/cad/mentor/2024.2_1/Mgc_home/shared/pkgs/matchlib_connections/include'.
#   Make sure the directory specified with the '-I <dir>' option is available 
#   and readable.
# 
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main_elab.daidir -Wl,-rpath=./sc_main_elab.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/GdI28_d.o objs/reYIK_d.o amcQwB.o objs/amcQw_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vc
# s/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs_pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main_elab up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: .517 seconds to compile + .243 seconds to elab + 5.563 seconds to link
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# 
# Warning-[LCA_FEATURES_ENABLED] Usage warning
#   LCA features enabled by '-lca' argument on the command line.  For more 
#   information regarding list of LCA features please refer to Chapter "LCA 
#   features" in the VCS Release Notes
# 
# Doing common elaboration 
# 
# Warning-[LNX_OS_VERUN] Unsupported Linux version
#   Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
#   on 'x86_64' officially, assuming linux compatibility by default. Set 
#   VCS_ARCH_OVERRIDE to linux or suse32 to override.
#   Please refer to release notes for information on supported platforms.
# 
# 
# Warning-[LINX_KRNL] Unsupported Linux kernel
#   Linux kernel '6.14.0-37-generic' is not supported.
#   Supported versions are 2.4* or 2.6*.
# 
# *** Using c compiler gcc instead of cc ...
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
#                          Chronologic VCS (TM)
#          Version U-2023.03_Full64 -- Thu Jan 29 12:31:05 2026
# 
#                     Copyright (c) 1991 - 2023 Synopsys, Inc.
#    This software and the associated documentation are proprietary to Synopsys,
#  Inc. This software may only be used in accordance with the terms and conditions
#  of a written license agreement with Synopsys, Inc. All other use, reproduction,
#    or distribution of this software is strictly prohibited.  Licensed Products
#      communicate with Synopsys servers for the purpose of providing software
#     updates, detecting software piracy and verifying that customers are using
#     Licensed Products in conformity with the applicable License Key for such
#   Licensed Products. Synopsys will use information gathered in connection with
#     this process to deliver software updates and pursue software pirates and
#                                    infringers.
# 
#  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
#             Inclusivity and Diversity" (Refer to article 000036315 at
#                         https://solvnetplus.synopsys.com)
# 
# Top Level Modules:
#        sc_main
# TimeScale is 1 ps / 1 ps
# Starting vcs inline pass...
# 
# 25 modules and 0 UDP read.
# recompiling module sc_main
# recompiling module sysc$testbench
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>
# recompiling module sysc$Connections::Combinational<nvhls::nv_scvector<ac_int<32,...>,...>,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Write,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>
# recompiling module sysc$Connections::Combinational<RVSink<spec::Axi::rvaCfg>::Read,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>
# recompiling module sysc$Connections::Combinational<spec::StreamType,...>::DummyPortManager
# recompiling module sysc$Connections::Combinational<bool,...>
# recompiling module sysc$Connections::Combinational<bool,...>::DummyPortManager
# recompiling module sysc$CCS_RTL::sysc_sim_wrapper
# recompiling module ActUnit_mgc_mul_pipe
# recompiling module ActUnit_ActUnit_ActUnitRun_rva_in_PopNB_mioi
# recompiling module ActUnit_ActUnit_ActUnitRun_wait_dp
# recompiling module ActUnit_ActUnit_ActUnitRun_ActUnitRun_fsm
# recompiling module sysc$Source
# recompiling module sysc$Dest
# recompiling module sysc$Connections::DirectToMarshalledInPort<nvhls::nv_scvector<ac_int<32,...>,...>>
# recompiling module sysc$Connections::DirectToMarshalledInPort<RVSink<spec::Axi::rvaCfg>::Write>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<RVSink<spec::Axi::rvaCfg>::Read>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<spec::StreamType>
# recompiling module sysc$Connections::DirectToMarshalledInPort<bool>
# recompiling module sysc$Connections::MarshalledToDirectOutPort<bool>
# All of 25 modules done
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# make[2]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# if [ -x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main ]; then chmod a-x /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main; fi
# g++  -o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main    -Wl,--whole-archive  -Wl,--no-whole-archive -Wl,-rpath,/cad/synopsys/vcs_gnu_package/S-2021.09/gnu_9/linux/gcc-9.2.0_64-shared/lib64 -rdynamic -Wl,-rpath='$ORIGIN'/sc_main.daidir -Wl,-rpath=./sc_main.daidir -Wl,-rpath=/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib -L/cad/synopsys/vcs/U-2023.03/linux64/lib/cosim/sysc233-gcc9 -L/cad/synopsys/vcs/U-2023.03/linux64/lib -rdynamic -Wl,-E   -Wl,-whole-archive     -lvcsucli     -Wl,-no-whole-archive  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_globals.o /cad/synopsys/vcs/U-2023.03/linux64/lib/ucli_sysc.o   objs/qa2ez_d.o objs/EDnNr_d.o objs/hUDmy_d.o objs/y1jUq_d.o objs/jmrsW_d.o objs/UrwZf_d.o objs/v71SV_d.o objs/CYMgp_d.o objs/GdI28_d.o objs/W7xp7_d.o objs/K1yb7_d.o objs/rnMJf_d.o objs/reYIK_d.o objs/gjf0U_d.o objs/H9Z7T_d.o objs/G4Ndq_d.o objs/eny0H_d.o obj
# s/SGzzD_d.o objs/jiHxa_d.o objs/iKtzy_d.o objs/EP2Zj_d.o amcQwB.o objs/amcQw_d.o objs/R42QI_d.o objs/r76Hy_d.o objs/vG4qw_d.o objs/EhGrC_d.o objs/E2IpS_d.o objs/aF3b1_d.o    SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o       /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/ccs_wrapper/ccs_wrapper.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/testbench.o /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/sysc_sim.o  /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sysc/libconcat_sim_ActUnit_v_vcs_sysc_stubs.a   -lerrorinf -lsnpsmalloc -lvfs -lsysctli -lbfSim -lbfCbug -lsystemc233-gcc9-64 -lvirsim     -lvcsnew -lvcsucli -lsimprofile -lreader_common /cad/synopsys/vcs/U-2023.03/linux64/lib/libBA.a -luclinative /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_tls.o          _vcs
# _pli_stub_.o   /cad/synopsys/vcs/U-2023.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/V-2023.12-SP2-4/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
# /home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main up to date
# make[2]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs'
# CPU time: 3.861 seconds to compile + .434 seconds to elab + 1.725 seconds to link
# 
# Note-[SC-UFE-1] Elaborating KDB
#   The simulation contains SystemC. VCS will now try elaborating KDB, because 
#   '-kdb=sysc_elab' is specified.
#   To disable this step, please stop adding '-kdb=sysc_elab' switch.
# 
# Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
#     /cad/mentor/2024.2_1/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_ActUnit_v_vcs.mk SIMTOOL=vcs sim (BASIC-14)
# make[1]: Entering directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# Warning: /cad/mentor/2024.2_1/Mgc_home/shared/include/mkfiles/ccs_vcs.mk:277: Warning: Applying the gcc option for the C++11 language standard
# ============================================
# Simulating design entity: sc_main
# SYNOPSYS_SIM_SETUP: ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/synopsys_sim.setup
# cd ../..; ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sc_main -systemcrun   -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/ActUnit.v1/scverify/concat_sim_ActUnit_v_vcs/sim.log 
# Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
# Please use '-no_save' simv switch to avoid this.
# ================================
# SETTING RANDOM SEED = 19650218
# ================================
# Chronologic VCS simulator copyright 1991-2023
# Contains Synopsys proprietary information.
# Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 29 12:31 2026
# Connections Clock: tb.clk Period: 1 ns
# ucli% # Source static function file
# ucli% global env
# ucli% # Source the common TCL file (that also reads the wave database file)
# ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
# ucli% read_ccs_wave ./Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat
# Reading SCVerify waveform database './Catapult/ActUnit.v1/scverify/ccs_wave_signals.dat'
# ucli% setup_vcd_file ./Catapult/ActUnit.v1/.dut_inst_info.tcl
# ucli% populate_wave_window
# ucli% if { ("0" != {}) && [file exists "0"] } {
#    source "0"
# }
# ucli% # If not running in GUI mode, run the entire simulation
# ucli% if { ![gui_is_active] } {
#    do_simulation_run
# }
# Full simulation run
# run -all
# @2 ns Asserting reset
# @4 ns De-Asserting reset
# 
# Test Tanh
# 
# Test Silu
# 
# Test Gelu
# 98 ns output_port data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 98 ns expected_output data = 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 0x1000000 
# 	Average % Difference: 0%
# 	MSE %: 0%
# 
# Test Relu
# 162 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x4ED2DC 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 162 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x4E8393 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00757445%
# 	MSE %: 9.15231e-06%
# 210 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x311820 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 210 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00929032%
# 	MSE %: 1.37751e-05%
# 258 ns output_port data = 0x67096DBE 0x67246FB2 0x6E1C3E4E 0x311820 0x75FEBFC3 0x4AE8D50E 0x6A1C4836 0x7721F1DC 0x4154D83E 0x0D0FEB3D 0x5C084FEF 0x74D2C83F 0x67E61387 0x79B8144C 0x75BE419C 0x463C1258 
# 258 ns expected_output data = 0x67096D80 0x67246F80 0x6E1C3E80 0x30B6D9 0x75FEC000 0x4AE8D500 0x6A1C4800 0x7721F200 0x4154D800 0x0D0FE970 0x5C085000 0x74D2C800 0x67E61380 0x79B81480 0x75BE4180 0x463C1280 
# 	Average % Difference: 0.00929032%
# 	MSE %: 1.37751e-05%
# 
# 
# SIMULATION DONE
# Matches: 4
# Mismatches: 0
# TEST PASSED
# TESTBENCH PASS
# "concat_sim_ActUnit.v", 9320: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln146_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9326: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln147_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9331: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_ArbitratedScratchpadDP_h_ln196_assert_bankread_req_validOS_bank_CS_eq_false_and_Bankreadandwritevalidcannotbetruesimultaneouslyforsingle_m_portRAM: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9337: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln126_assert_bank_sel_lt_NumBanks_and_bankindexoutofbounds: Antecedent of the implication never satisfied.
# "concat_sim_ActUnit.v", 9342: sc_main.tb.dut.ccs_rtl.dut_inst.ActUnit_ActUnitRun_inst.ActUnit_ActUnitRun_mem_array_h_ln127_assert_idx_lt_NumEntriesPerBank_and_localindexoutofbounds: Antecedent of the implication never satisfied.
# Simulation complete, time is 260000 ps.
# sysc_skeleton.v, 471 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
#            V C S   S i m u l a t i o n   R e p o r t 
# Time: 260000 ps
# CPU Time:      0.290 seconds;       Data structure size:   8.5Mb
# Thu Jan 29 12:31:16 2026
# make[1]: Leaving directory `/home/users/code/cs217-lab-2/hls/ActUnit/Catapult/ActUnit.v1'
# > exit


======================================================================
                         TEST SUITE SUMMARY                         
======================================================================
Test Name  |                 PPU                  |                PPUPwl                |              PPUTaylor              
           | Status   | Avg Diff (%) | MSE (%)      | Status   | Avg Diff (%) | MSE (%)      | Status   | Avg Diff (%) | MSE (%)     
-------------------------------------------------------------------------------------------------------------------------------------
GeLu       | PASSED   | 0.011113     | 0.000023     | PASSED   | 0.778426     | 0.096948     | PASSED   | 0.009290     | 0.000014    
ReLu       | PASSED   | 0.011113     | 0.000023     | PASSED   | 0.778426     | 0.096948     | PASSED   | 0.009290     | 0.000014    
SiLu       | PASSED   | 0.002402     | 0.000002     | PASSED   | 0.398141     | 0.025361     | PASSED   | 0.007574     | 0.000009    
Tanh       | PASSED   | 0.000095     | 0.000000     | PASSED   | 0.000000     | 0.000000     | PASSED   | 0.000000     | 0.000000    

TEST SUITE PASSED
