Version 3.2 HI-TECH Software Intermediate Code
"119 RobotLib.h
[v _initOutputs `(v ~T0 @X0 0 ef ]
"126
[v _initADC `(v ~T0 @X0 0 ef ]
"133
[v _initLCD `(v ~T0 @X0 0 ef ]
"539 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f4525.h
[s S22 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S22 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"549
[s S23 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S23 . PSP0 PSP1 PSP2 PSP3 PSP4 PSP5 PSP6 PSP7 ]
"559
[s S24 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . . P1B P1C P1D ]
"565
[s S25 :7 `uc 1 :1 `uc 1 ]
[n S25 . . SS2 ]
"538
[u S21 `S22 1 `S23 1 `S24 1 `S25 1 ]
[n S21 . . . . . ]
"570
[v _PORTDbits `VS21 ~T0 @X0 0 e@3971 ]
[v F2919 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF2919 ~T0 @X0 0 e ]
[p i __delay ]
"1214 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f4525.h
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"2044
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"120 RobotLib.h
[v _pinMode `(v ~T0 @X0 0 ef2`uc`uc ]
"121
[v _digitalWrite `(v ~T0 @X0 0 ef2`uc`uc ]
"7846 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f4525.h
[v _TRISA0 `Vb ~T0 @X0 0 e@31888 ]
"7848
[v _TRISA1 `Vb ~T0 @X0 0 e@31889 ]
"7850
[v _TRISA2 `Vb ~T0 @X0 0 e@31890 ]
"7852
[v _TRISA3 `Vb ~T0 @X0 0 e@31891 ]
"7856
[v _TRISA5 `Vb ~T0 @X0 0 e@31893 ]
"7910
[v _TRISE0 `Vb ~T0 @X0 0 e@31920 ]
"7912
[v _TRISE1 `Vb ~T0 @X0 0 e@31921 ]
"7914
[v _TRISE2 `Vb ~T0 @X0 0 e@31922 ]
"7888
[v _TRISC5 `Vb ~T0 @X0 0 e@31909 ]
"7870
[v _TRISB4 `Vb ~T0 @X0 0 e@31900 ]
"7872
[v _TRISB5 `Vb ~T0 @X0 0 e@31901 ]
"7862
[v _TRISB0 `Vb ~T0 @X0 0 e@31896 ]
"7892
[v _TRISC7 `Vb ~T0 @X0 0 e@31911 ]
"7890
[v _TRISC6 `Vb ~T0 @X0 0 e@31910 ]
"7886
[v _TRISC4 `Vb ~T0 @X0 0 e@31908 ]
"7884
[v _TRISC3 `Vb ~T0 @X0 0 e@31907 ]
"7854
[v _TRISA4 `Vb ~T0 @X0 0 e@31892 ]
"7878
[v _TRISC0 `Vb ~T0 @X0 0 e@31904 ]
"7868
[v _TRISB3 `Vb ~T0 @X0 0 e@31899 ]
"7894
[v _TRISD0 `Vb ~T0 @X0 0 e@31912 ]
"7896
[v _TRISD1 `Vb ~T0 @X0 0 e@31913 ]
"7864
[v _TRISB1 `Vb ~T0 @X0 0 e@31897 ]
"7866
[v _TRISB2 `Vb ~T0 @X0 0 e@31898 ]
"884
[s S38 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"894
[s S39 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S39 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"883
[u S37 `S38 1 `S39 1 ]
[n S37 . . . ]
"905
[v _LATAbits `VS37 ~T0 @X0 0 e@3977 ]
"1332
[s S50 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S50 . LATE0 LATE1 LATE2 ]
"1337
[s S51 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S51 . LE0 LE1 LE2 ]
"1331
[u S49 `S50 1 `S51 1 ]
[n S49 . . . ]
"1343
[v _LATEbits `VS49 ~T0 @X0 0 e@3981 ]
"1108
[s S44 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S44 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"1118
[s S45 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S45 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"1107
[u S43 `S44 1 `S45 1 ]
[n S43 . . . ]
"1129
[v _LATCbits `VS43 ~T0 @X0 0 e@3979 ]
"996
[s S41 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S41 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"1006
[s S42 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S42 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"995
[u S40 `S41 1 `S42 1 ]
[n S40 . . . ]
"1017
[v _LATBbits `VS40 ~T0 @X0 0 e@3978 ]
"1220
[s S47 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S47 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"1230
[s S48 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S48 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"1219
[u S46 `S47 1 `S48 1 ]
[n S46 . . . ]
"1241
[v _LATDbits `VS46 ~T0 @X0 0 e@3980 ]
"56
[s S2 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"66
[s S3 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S3 . . T0CKI AN4 ]
"71
[s S4 :5 `uc 1 :1 `uc 1 ]
[n S4 . . SS ]
"75
[s S5 :5 `uc 1 :1 `uc 1 ]
[n S5 . . NOT_SS ]
"79
[s S6 :5 `uc 1 :1 `uc 1 ]
[n S6 . . nSS ]
"83
[s S7 :5 `uc 1 :1 `uc 1 ]
[n S7 . . LVDIN ]
"87
[s S8 :5 `uc 1 :1 `uc 1 ]
[n S8 . . HLVDIN ]
"91
[s S9 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S9 . ULPWUIN . RJPU ]
"55
[u S1 `S2 1 `S3 1 `S4 1 `S5 1 `S6 1 `S7 1 `S8 1 `S9 1 ]
[n S1 . . . . . . . . . ]
"97
[v _PORTAbits `VS1 ~T0 @X0 0 e@3968 ]
"681
[s S27 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S27 . RE0 RE1 RE2 RE3 ]
"687
[s S28 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S28 . RD WR CS MCLR ]
"693
[s S29 :1 `uc 1 ]
[n S29 . NOT_RD ]
"696
[s S30 :1 `uc 1 :1 `uc 1 ]
[n S30 . . NOT_WR ]
"700
[s S31 :2 `uc 1 :1 `uc 1 ]
[n S31 . . NOT_CS ]
"704
[s S32 :3 `uc 1 :1 `uc 1 ]
[n S32 . . NOT_MCLR ]
"708
[s S33 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S33 . nRD nWR nCS nMCLR ]
"714
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . AN5 AN6 AN7 VPP ]
"720
[s S35 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S35 . PD2 PC2 CCP10 CCP9E ]
"726
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . RDE WRE PB2 PC3E ]
"680
[u S26 `S27 1 `S28 1 `S29 1 `S30 1 `S31 1 `S32 1 `S33 1 `S34 1 `S35 1 `S36 1 ]
[n S26 . . . . . . . . . . . ]
"733
[v _PORTEbits `VS26 ~T0 @X0 0 e@3972 ]
"364
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"374
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"384
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . T13CKI CCP2 . SCL SDA . CK DT ]
"394
[s S19 :1 `uc 1 ]
[n S19 . T1CKI ]
"397
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . . PA2 PA1 ]
"363
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 ]
[n S15 . . . . . . ]
"403
[v _PORTCbits `VS15 ~T0 @X0 0 e@3970 ]
"193
[s S11 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S11 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"203
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"213
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"223
[s S14 :3 `uc 1 :1 `uc 1 ]
[n S14 . . CCP2_PA2 ]
"192
[u S10 `S11 1 `S12 1 `S13 1 `S14 1 ]
[n S10 . . . . . ]
"228
[v _PORTBbits `VS10 ~T0 @X0 0 e@3969 ]
"4528
[s S173 :4 `uc 1 :2 `uc 1 ]
[n S173 . PCFG VCFG ]
"4532
[s S174 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S174 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 VCFG1 ]
"4540
[s S175 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S175 . . CHSN3 VCFG01 VCFG11 ]
"4527
[u S172 `S173 1 `S174 1 `S175 1 ]
[n S172 . . . . ]
"4547
[v _ADCON1bits `VS172 ~T0 @X0 0 e@4033 ]
"4457
[s S170 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S170 . ADCS ACQT . ADFM ]
"4463
[s S171 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S171 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"4456
[u S169 `S170 1 `S171 1 ]
[n S169 . . . ]
"4472
[v _ADCON2bits `VS169 ~T0 @X0 0 e@4032 ]
"4613
[s S177 :1 `uc 1 :1 `uc 1 ]
[n S177 . . GO_NOT_DONE ]
"4617
[s S178 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S178 . ADON GO_nDONE CHS ]
"4622
[s S179 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S179 . . GO CHS0 CHS1 CHS2 CHS3 ]
"4630
[s S180 :1 `uc 1 :1 `uc 1 ]
[n S180 . . DONE ]
"4634
[s S181 :1 `uc 1 :1 `uc 1 ]
[n S181 . . NOT_DONE ]
"4638
[s S182 :1 `uc 1 :1 `uc 1 ]
[n S182 . . nDONE ]
"4642
[s S183 :1 `uc 1 :1 `uc 1 ]
[n S183 . . GO_DONE ]
"4646
[s S184 :1 `uc 1 :1 `uc 1 ]
[n S184 . . GODONE ]
"4612
[u S176 `S177 1 `S178 1 `S179 1 `S180 1 `S181 1 `S182 1 `S183 1 `S184 1 ]
[n S176 . . . . . . . . . ]
"4651
[v _ADCON0bits `VS176 ~T0 @X0 0 e@4034 ]
"4740
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"4733
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"6 RobotLib.h
[p x OSC=HSPLL ]
"7
[p x FCMEN=OFF ]
"8
[p x IESO=OFF ]
"11
[p x PWRT=OFF ]
"12
[p x BOREN=ON ]
"13
[p x BORV=3 ]
"16
[p x WDT=ON ]
"17
[p x WDTPS=32768 ]
"20
[p x CCP2MX=PORTC ]
"21
[p x PBADEN=OFF ]
"22
[p x LPT1OSC=OFF ]
"23
[p x MCLRE=ON ]
"26
[p x STVREN=ON ]
"27
[p x LVP=OFF ]
"28
[p x XINST=OFF ]
"31
[p x CP0=OFF ]
"32
[p x CP1=OFF ]
"33
[p x CP2=OFF ]
"36
[p x CPB=OFF ]
"37
[p x CPD=OFF ]
"40
[p x WRT0=OFF ]
"41
[p x WRT1=OFF ]
"42
[p x WRT2=OFF ]
"45
[p x WRTC=OFF ]
"46
[p x WRTB=OFF ]
"47
[p x WRTD=OFF ]
"50
[p x EBTR0=OFF ]
"51
[p x EBTR1=OFF ]
"52
[p x EBTR2=OFF ]
"55
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4525.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f4525.h
[; ;pic18f4525.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4525.h: 55: typedef union {
[; ;pic18f4525.h: 56: struct {
[; ;pic18f4525.h: 57: unsigned RA0 :1;
[; ;pic18f4525.h: 58: unsigned RA1 :1;
[; ;pic18f4525.h: 59: unsigned RA2 :1;
[; ;pic18f4525.h: 60: unsigned RA3 :1;
[; ;pic18f4525.h: 61: unsigned RA4 :1;
[; ;pic18f4525.h: 62: unsigned RA5 :1;
[; ;pic18f4525.h: 63: unsigned RA6 :1;
[; ;pic18f4525.h: 64: unsigned RA7 :1;
[; ;pic18f4525.h: 65: };
[; ;pic18f4525.h: 66: struct {
[; ;pic18f4525.h: 67: unsigned :4;
[; ;pic18f4525.h: 68: unsigned T0CKI :1;
[; ;pic18f4525.h: 69: unsigned AN4 :1;
[; ;pic18f4525.h: 70: };
[; ;pic18f4525.h: 71: struct {
[; ;pic18f4525.h: 72: unsigned :5;
[; ;pic18f4525.h: 73: unsigned SS :1;
[; ;pic18f4525.h: 74: };
[; ;pic18f4525.h: 75: struct {
[; ;pic18f4525.h: 76: unsigned :5;
[; ;pic18f4525.h: 77: unsigned NOT_SS :1;
[; ;pic18f4525.h: 78: };
[; ;pic18f4525.h: 79: struct {
[; ;pic18f4525.h: 80: unsigned :5;
[; ;pic18f4525.h: 81: unsigned nSS :1;
[; ;pic18f4525.h: 82: };
[; ;pic18f4525.h: 83: struct {
[; ;pic18f4525.h: 84: unsigned :5;
[; ;pic18f4525.h: 85: unsigned LVDIN :1;
[; ;pic18f4525.h: 86: };
[; ;pic18f4525.h: 87: struct {
[; ;pic18f4525.h: 88: unsigned :5;
[; ;pic18f4525.h: 89: unsigned HLVDIN :1;
[; ;pic18f4525.h: 90: };
[; ;pic18f4525.h: 91: struct {
[; ;pic18f4525.h: 92: unsigned ULPWUIN :1;
[; ;pic18f4525.h: 93: unsigned :6;
[; ;pic18f4525.h: 94: unsigned RJPU :1;
[; ;pic18f4525.h: 95: };
[; ;pic18f4525.h: 96: } PORTAbits_t;
[; ;pic18f4525.h: 97: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4525.h: 187: extern volatile unsigned char PORTB @ 0xF81;
"189
[; ;pic18f4525.h: 189: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4525.h: 192: typedef union {
[; ;pic18f4525.h: 193: struct {
[; ;pic18f4525.h: 194: unsigned RB0 :1;
[; ;pic18f4525.h: 195: unsigned RB1 :1;
[; ;pic18f4525.h: 196: unsigned RB2 :1;
[; ;pic18f4525.h: 197: unsigned RB3 :1;
[; ;pic18f4525.h: 198: unsigned RB4 :1;
[; ;pic18f4525.h: 199: unsigned RB5 :1;
[; ;pic18f4525.h: 200: unsigned RB6 :1;
[; ;pic18f4525.h: 201: unsigned RB7 :1;
[; ;pic18f4525.h: 202: };
[; ;pic18f4525.h: 203: struct {
[; ;pic18f4525.h: 204: unsigned INT0 :1;
[; ;pic18f4525.h: 205: unsigned INT1 :1;
[; ;pic18f4525.h: 206: unsigned INT2 :1;
[; ;pic18f4525.h: 207: unsigned CCP2 :1;
[; ;pic18f4525.h: 208: unsigned KBI0 :1;
[; ;pic18f4525.h: 209: unsigned KBI1 :1;
[; ;pic18f4525.h: 210: unsigned KBI2 :1;
[; ;pic18f4525.h: 211: unsigned KBI3 :1;
[; ;pic18f4525.h: 212: };
[; ;pic18f4525.h: 213: struct {
[; ;pic18f4525.h: 214: unsigned AN12 :1;
[; ;pic18f4525.h: 215: unsigned AN10 :1;
[; ;pic18f4525.h: 216: unsigned AN8 :1;
[; ;pic18f4525.h: 217: unsigned AN9 :1;
[; ;pic18f4525.h: 218: unsigned AN11 :1;
[; ;pic18f4525.h: 219: unsigned PGM :1;
[; ;pic18f4525.h: 220: unsigned PGC :1;
[; ;pic18f4525.h: 221: unsigned PGD :1;
[; ;pic18f4525.h: 222: };
[; ;pic18f4525.h: 223: struct {
[; ;pic18f4525.h: 224: unsigned :3;
[; ;pic18f4525.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f4525.h: 226: };
[; ;pic18f4525.h: 227: } PORTBbits_t;
[; ;pic18f4525.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4525.h: 358: extern volatile unsigned char PORTC @ 0xF82;
"360
[; ;pic18f4525.h: 360: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4525.h: 363: typedef union {
[; ;pic18f4525.h: 364: struct {
[; ;pic18f4525.h: 365: unsigned RC0 :1;
[; ;pic18f4525.h: 366: unsigned RC1 :1;
[; ;pic18f4525.h: 367: unsigned RC2 :1;
[; ;pic18f4525.h: 368: unsigned RC3 :1;
[; ;pic18f4525.h: 369: unsigned RC4 :1;
[; ;pic18f4525.h: 370: unsigned RC5 :1;
[; ;pic18f4525.h: 371: unsigned RC6 :1;
[; ;pic18f4525.h: 372: unsigned RC7 :1;
[; ;pic18f4525.h: 373: };
[; ;pic18f4525.h: 374: struct {
[; ;pic18f4525.h: 375: unsigned T1OSO :1;
[; ;pic18f4525.h: 376: unsigned T1OSI :1;
[; ;pic18f4525.h: 377: unsigned CCP1 :1;
[; ;pic18f4525.h: 378: unsigned SCK :1;
[; ;pic18f4525.h: 379: unsigned SDI :1;
[; ;pic18f4525.h: 380: unsigned SDO :1;
[; ;pic18f4525.h: 381: unsigned TX :1;
[; ;pic18f4525.h: 382: unsigned RX :1;
[; ;pic18f4525.h: 383: };
[; ;pic18f4525.h: 384: struct {
[; ;pic18f4525.h: 385: unsigned T13CKI :1;
[; ;pic18f4525.h: 386: unsigned CCP2 :1;
[; ;pic18f4525.h: 387: unsigned :1;
[; ;pic18f4525.h: 388: unsigned SCL :1;
[; ;pic18f4525.h: 389: unsigned SDA :1;
[; ;pic18f4525.h: 390: unsigned :1;
[; ;pic18f4525.h: 391: unsigned CK :1;
[; ;pic18f4525.h: 392: unsigned DT :1;
[; ;pic18f4525.h: 393: };
[; ;pic18f4525.h: 394: struct {
[; ;pic18f4525.h: 395: unsigned T1CKI :1;
[; ;pic18f4525.h: 396: };
[; ;pic18f4525.h: 397: struct {
[; ;pic18f4525.h: 398: unsigned :1;
[; ;pic18f4525.h: 399: unsigned PA2 :1;
[; ;pic18f4525.h: 400: unsigned PA1 :1;
[; ;pic18f4525.h: 401: };
[; ;pic18f4525.h: 402: } PORTCbits_t;
[; ;pic18f4525.h: 403: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4525.h: 533: extern volatile unsigned char PORTD @ 0xF83;
"535
[; ;pic18f4525.h: 535: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4525.h: 538: typedef union {
[; ;pic18f4525.h: 539: struct {
[; ;pic18f4525.h: 540: unsigned RD0 :1;
[; ;pic18f4525.h: 541: unsigned RD1 :1;
[; ;pic18f4525.h: 542: unsigned RD2 :1;
[; ;pic18f4525.h: 543: unsigned RD3 :1;
[; ;pic18f4525.h: 544: unsigned RD4 :1;
[; ;pic18f4525.h: 545: unsigned RD5 :1;
[; ;pic18f4525.h: 546: unsigned RD6 :1;
[; ;pic18f4525.h: 547: unsigned RD7 :1;
[; ;pic18f4525.h: 548: };
[; ;pic18f4525.h: 549: struct {
[; ;pic18f4525.h: 550: unsigned PSP0 :1;
[; ;pic18f4525.h: 551: unsigned PSP1 :1;
[; ;pic18f4525.h: 552: unsigned PSP2 :1;
[; ;pic18f4525.h: 553: unsigned PSP3 :1;
[; ;pic18f4525.h: 554: unsigned PSP4 :1;
[; ;pic18f4525.h: 555: unsigned PSP5 :1;
[; ;pic18f4525.h: 556: unsigned PSP6 :1;
[; ;pic18f4525.h: 557: unsigned PSP7 :1;
[; ;pic18f4525.h: 558: };
[; ;pic18f4525.h: 559: struct {
[; ;pic18f4525.h: 560: unsigned :5;
[; ;pic18f4525.h: 561: unsigned P1B :1;
[; ;pic18f4525.h: 562: unsigned P1C :1;
[; ;pic18f4525.h: 563: unsigned P1D :1;
[; ;pic18f4525.h: 564: };
[; ;pic18f4525.h: 565: struct {
[; ;pic18f4525.h: 566: unsigned :7;
[; ;pic18f4525.h: 567: unsigned SS2 :1;
[; ;pic18f4525.h: 568: };
[; ;pic18f4525.h: 569: } PORTDbits_t;
[; ;pic18f4525.h: 570: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4525.h: 675: extern volatile unsigned char PORTE @ 0xF84;
"677
[; ;pic18f4525.h: 677: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4525.h: 680: typedef union {
[; ;pic18f4525.h: 681: struct {
[; ;pic18f4525.h: 682: unsigned RE0 :1;
[; ;pic18f4525.h: 683: unsigned RE1 :1;
[; ;pic18f4525.h: 684: unsigned RE2 :1;
[; ;pic18f4525.h: 685: unsigned RE3 :1;
[; ;pic18f4525.h: 686: };
[; ;pic18f4525.h: 687: struct {
[; ;pic18f4525.h: 688: unsigned RD :1;
[; ;pic18f4525.h: 689: unsigned WR :1;
[; ;pic18f4525.h: 690: unsigned CS :1;
[; ;pic18f4525.h: 691: unsigned MCLR :1;
[; ;pic18f4525.h: 692: };
[; ;pic18f4525.h: 693: struct {
[; ;pic18f4525.h: 694: unsigned NOT_RD :1;
[; ;pic18f4525.h: 695: };
[; ;pic18f4525.h: 696: struct {
[; ;pic18f4525.h: 697: unsigned :1;
[; ;pic18f4525.h: 698: unsigned NOT_WR :1;
[; ;pic18f4525.h: 699: };
[; ;pic18f4525.h: 700: struct {
[; ;pic18f4525.h: 701: unsigned :2;
[; ;pic18f4525.h: 702: unsigned NOT_CS :1;
[; ;pic18f4525.h: 703: };
[; ;pic18f4525.h: 704: struct {
[; ;pic18f4525.h: 705: unsigned :3;
[; ;pic18f4525.h: 706: unsigned NOT_MCLR :1;
[; ;pic18f4525.h: 707: };
[; ;pic18f4525.h: 708: struct {
[; ;pic18f4525.h: 709: unsigned nRD :1;
[; ;pic18f4525.h: 710: unsigned nWR :1;
[; ;pic18f4525.h: 711: unsigned nCS :1;
[; ;pic18f4525.h: 712: unsigned nMCLR :1;
[; ;pic18f4525.h: 713: };
[; ;pic18f4525.h: 714: struct {
[; ;pic18f4525.h: 715: unsigned AN5 :1;
[; ;pic18f4525.h: 716: unsigned AN6 :1;
[; ;pic18f4525.h: 717: unsigned AN7 :1;
[; ;pic18f4525.h: 718: unsigned VPP :1;
[; ;pic18f4525.h: 719: };
[; ;pic18f4525.h: 720: struct {
[; ;pic18f4525.h: 721: unsigned PD2 :1;
[; ;pic18f4525.h: 722: unsigned PC2 :1;
[; ;pic18f4525.h: 723: unsigned CCP10 :1;
[; ;pic18f4525.h: 724: unsigned CCP9E :1;
[; ;pic18f4525.h: 725: };
[; ;pic18f4525.h: 726: struct {
[; ;pic18f4525.h: 727: unsigned RDE :1;
[; ;pic18f4525.h: 728: unsigned WRE :1;
[; ;pic18f4525.h: 729: unsigned PB2 :1;
[; ;pic18f4525.h: 730: unsigned PC3E :1;
[; ;pic18f4525.h: 731: };
[; ;pic18f4525.h: 732: } PORTEbits_t;
[; ;pic18f4525.h: 733: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4525.h: 878: extern volatile unsigned char LATA @ 0xF89;
"880
[; ;pic18f4525.h: 880: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4525.h: 883: typedef union {
[; ;pic18f4525.h: 884: struct {
[; ;pic18f4525.h: 885: unsigned LATA0 :1;
[; ;pic18f4525.h: 886: unsigned LATA1 :1;
[; ;pic18f4525.h: 887: unsigned LATA2 :1;
[; ;pic18f4525.h: 888: unsigned LATA3 :1;
[; ;pic18f4525.h: 889: unsigned LATA4 :1;
[; ;pic18f4525.h: 890: unsigned LATA5 :1;
[; ;pic18f4525.h: 891: unsigned LATA6 :1;
[; ;pic18f4525.h: 892: unsigned LATA7 :1;
[; ;pic18f4525.h: 893: };
[; ;pic18f4525.h: 894: struct {
[; ;pic18f4525.h: 895: unsigned LA0 :1;
[; ;pic18f4525.h: 896: unsigned LA1 :1;
[; ;pic18f4525.h: 897: unsigned LA2 :1;
[; ;pic18f4525.h: 898: unsigned LA3 :1;
[; ;pic18f4525.h: 899: unsigned LA4 :1;
[; ;pic18f4525.h: 900: unsigned LA5 :1;
[; ;pic18f4525.h: 901: unsigned LA6 :1;
[; ;pic18f4525.h: 902: unsigned LA7 :1;
[; ;pic18f4525.h: 903: };
[; ;pic18f4525.h: 904: } LATAbits_t;
[; ;pic18f4525.h: 905: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4525.h: 990: extern volatile unsigned char LATB @ 0xF8A;
"992
[; ;pic18f4525.h: 992: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4525.h: 995: typedef union {
[; ;pic18f4525.h: 996: struct {
[; ;pic18f4525.h: 997: unsigned LATB0 :1;
[; ;pic18f4525.h: 998: unsigned LATB1 :1;
[; ;pic18f4525.h: 999: unsigned LATB2 :1;
[; ;pic18f4525.h: 1000: unsigned LATB3 :1;
[; ;pic18f4525.h: 1001: unsigned LATB4 :1;
[; ;pic18f4525.h: 1002: unsigned LATB5 :1;
[; ;pic18f4525.h: 1003: unsigned LATB6 :1;
[; ;pic18f4525.h: 1004: unsigned LATB7 :1;
[; ;pic18f4525.h: 1005: };
[; ;pic18f4525.h: 1006: struct {
[; ;pic18f4525.h: 1007: unsigned LB0 :1;
[; ;pic18f4525.h: 1008: unsigned LB1 :1;
[; ;pic18f4525.h: 1009: unsigned LB2 :1;
[; ;pic18f4525.h: 1010: unsigned LB3 :1;
[; ;pic18f4525.h: 1011: unsigned LB4 :1;
[; ;pic18f4525.h: 1012: unsigned LB5 :1;
[; ;pic18f4525.h: 1013: unsigned LB6 :1;
[; ;pic18f4525.h: 1014: unsigned LB7 :1;
[; ;pic18f4525.h: 1015: };
[; ;pic18f4525.h: 1016: } LATBbits_t;
[; ;pic18f4525.h: 1017: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4525.h: 1102: extern volatile unsigned char LATC @ 0xF8B;
"1104
[; ;pic18f4525.h: 1104: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4525.h: 1107: typedef union {
[; ;pic18f4525.h: 1108: struct {
[; ;pic18f4525.h: 1109: unsigned LATC0 :1;
[; ;pic18f4525.h: 1110: unsigned LATC1 :1;
[; ;pic18f4525.h: 1111: unsigned LATC2 :1;
[; ;pic18f4525.h: 1112: unsigned LATC3 :1;
[; ;pic18f4525.h: 1113: unsigned LATC4 :1;
[; ;pic18f4525.h: 1114: unsigned LATC5 :1;
[; ;pic18f4525.h: 1115: unsigned LATC6 :1;
[; ;pic18f4525.h: 1116: unsigned LATC7 :1;
[; ;pic18f4525.h: 1117: };
[; ;pic18f4525.h: 1118: struct {
[; ;pic18f4525.h: 1119: unsigned LC0 :1;
[; ;pic18f4525.h: 1120: unsigned LC1 :1;
[; ;pic18f4525.h: 1121: unsigned LC2 :1;
[; ;pic18f4525.h: 1122: unsigned LC3 :1;
[; ;pic18f4525.h: 1123: unsigned LC4 :1;
[; ;pic18f4525.h: 1124: unsigned LC5 :1;
[; ;pic18f4525.h: 1125: unsigned LC6 :1;
[; ;pic18f4525.h: 1126: unsigned LC7 :1;
[; ;pic18f4525.h: 1127: };
[; ;pic18f4525.h: 1128: } LATCbits_t;
[; ;pic18f4525.h: 1129: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4525.h: 1214: extern volatile unsigned char LATD @ 0xF8C;
"1216
[; ;pic18f4525.h: 1216: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4525.h: 1219: typedef union {
[; ;pic18f4525.h: 1220: struct {
[; ;pic18f4525.h: 1221: unsigned LATD0 :1;
[; ;pic18f4525.h: 1222: unsigned LATD1 :1;
[; ;pic18f4525.h: 1223: unsigned LATD2 :1;
[; ;pic18f4525.h: 1224: unsigned LATD3 :1;
[; ;pic18f4525.h: 1225: unsigned LATD4 :1;
[; ;pic18f4525.h: 1226: unsigned LATD5 :1;
[; ;pic18f4525.h: 1227: unsigned LATD6 :1;
[; ;pic18f4525.h: 1228: unsigned LATD7 :1;
[; ;pic18f4525.h: 1229: };
[; ;pic18f4525.h: 1230: struct {
[; ;pic18f4525.h: 1231: unsigned LD0 :1;
[; ;pic18f4525.h: 1232: unsigned LD1 :1;
[; ;pic18f4525.h: 1233: unsigned LD2 :1;
[; ;pic18f4525.h: 1234: unsigned LD3 :1;
[; ;pic18f4525.h: 1235: unsigned LD4 :1;
[; ;pic18f4525.h: 1236: unsigned LD5 :1;
[; ;pic18f4525.h: 1237: unsigned LD6 :1;
[; ;pic18f4525.h: 1238: unsigned LD7 :1;
[; ;pic18f4525.h: 1239: };
[; ;pic18f4525.h: 1240: } LATDbits_t;
[; ;pic18f4525.h: 1241: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4525.h: 1326: extern volatile unsigned char LATE @ 0xF8D;
"1328
[; ;pic18f4525.h: 1328: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4525.h: 1331: typedef union {
[; ;pic18f4525.h: 1332: struct {
[; ;pic18f4525.h: 1333: unsigned LATE0 :1;
[; ;pic18f4525.h: 1334: unsigned LATE1 :1;
[; ;pic18f4525.h: 1335: unsigned LATE2 :1;
[; ;pic18f4525.h: 1336: };
[; ;pic18f4525.h: 1337: struct {
[; ;pic18f4525.h: 1338: unsigned LE0 :1;
[; ;pic18f4525.h: 1339: unsigned LE1 :1;
[; ;pic18f4525.h: 1340: unsigned LE2 :1;
[; ;pic18f4525.h: 1341: };
[; ;pic18f4525.h: 1342: } LATEbits_t;
[; ;pic18f4525.h: 1343: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4525.h: 1378: extern volatile unsigned char TRISA @ 0xF92;
"1380
[; ;pic18f4525.h: 1380: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4525.h: 1383: extern volatile unsigned char DDRA @ 0xF92;
"1385
[; ;pic18f4525.h: 1385: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4525.h: 1388: typedef union {
[; ;pic18f4525.h: 1389: struct {
[; ;pic18f4525.h: 1390: unsigned TRISA0 :1;
[; ;pic18f4525.h: 1391: unsigned TRISA1 :1;
[; ;pic18f4525.h: 1392: unsigned TRISA2 :1;
[; ;pic18f4525.h: 1393: unsigned TRISA3 :1;
[; ;pic18f4525.h: 1394: unsigned TRISA4 :1;
[; ;pic18f4525.h: 1395: unsigned TRISA5 :1;
[; ;pic18f4525.h: 1396: unsigned TRISA6 :1;
[; ;pic18f4525.h: 1397: unsigned TRISA7 :1;
[; ;pic18f4525.h: 1398: };
[; ;pic18f4525.h: 1399: struct {
[; ;pic18f4525.h: 1400: unsigned RA0 :1;
[; ;pic18f4525.h: 1401: unsigned RA1 :1;
[; ;pic18f4525.h: 1402: unsigned RA2 :1;
[; ;pic18f4525.h: 1403: unsigned RA3 :1;
[; ;pic18f4525.h: 1404: unsigned RA4 :1;
[; ;pic18f4525.h: 1405: unsigned RA5 :1;
[; ;pic18f4525.h: 1406: unsigned RA6 :1;
[; ;pic18f4525.h: 1407: unsigned RA7 :1;
[; ;pic18f4525.h: 1408: };
[; ;pic18f4525.h: 1409: } TRISAbits_t;
[; ;pic18f4525.h: 1410: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4525.h: 1493: typedef union {
[; ;pic18f4525.h: 1494: struct {
[; ;pic18f4525.h: 1495: unsigned TRISA0 :1;
[; ;pic18f4525.h: 1496: unsigned TRISA1 :1;
[; ;pic18f4525.h: 1497: unsigned TRISA2 :1;
[; ;pic18f4525.h: 1498: unsigned TRISA3 :1;
[; ;pic18f4525.h: 1499: unsigned TRISA4 :1;
[; ;pic18f4525.h: 1500: unsigned TRISA5 :1;
[; ;pic18f4525.h: 1501: unsigned TRISA6 :1;
[; ;pic18f4525.h: 1502: unsigned TRISA7 :1;
[; ;pic18f4525.h: 1503: };
[; ;pic18f4525.h: 1504: struct {
[; ;pic18f4525.h: 1505: unsigned RA0 :1;
[; ;pic18f4525.h: 1506: unsigned RA1 :1;
[; ;pic18f4525.h: 1507: unsigned RA2 :1;
[; ;pic18f4525.h: 1508: unsigned RA3 :1;
[; ;pic18f4525.h: 1509: unsigned RA4 :1;
[; ;pic18f4525.h: 1510: unsigned RA5 :1;
[; ;pic18f4525.h: 1511: unsigned RA6 :1;
[; ;pic18f4525.h: 1512: unsigned RA7 :1;
[; ;pic18f4525.h: 1513: };
[; ;pic18f4525.h: 1514: } DDRAbits_t;
[; ;pic18f4525.h: 1515: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4525.h: 1600: extern volatile unsigned char TRISB @ 0xF93;
"1602
[; ;pic18f4525.h: 1602: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4525.h: 1605: extern volatile unsigned char DDRB @ 0xF93;
"1607
[; ;pic18f4525.h: 1607: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4525.h: 1610: typedef union {
[; ;pic18f4525.h: 1611: struct {
[; ;pic18f4525.h: 1612: unsigned TRISB0 :1;
[; ;pic18f4525.h: 1613: unsigned TRISB1 :1;
[; ;pic18f4525.h: 1614: unsigned TRISB2 :1;
[; ;pic18f4525.h: 1615: unsigned TRISB3 :1;
[; ;pic18f4525.h: 1616: unsigned TRISB4 :1;
[; ;pic18f4525.h: 1617: unsigned TRISB5 :1;
[; ;pic18f4525.h: 1618: unsigned TRISB6 :1;
[; ;pic18f4525.h: 1619: unsigned TRISB7 :1;
[; ;pic18f4525.h: 1620: };
[; ;pic18f4525.h: 1621: struct {
[; ;pic18f4525.h: 1622: unsigned RB0 :1;
[; ;pic18f4525.h: 1623: unsigned RB1 :1;
[; ;pic18f4525.h: 1624: unsigned RB2 :1;
[; ;pic18f4525.h: 1625: unsigned RB3 :1;
[; ;pic18f4525.h: 1626: unsigned RB4 :1;
[; ;pic18f4525.h: 1627: unsigned RB5 :1;
[; ;pic18f4525.h: 1628: unsigned RB6 :1;
[; ;pic18f4525.h: 1629: unsigned RB7 :1;
[; ;pic18f4525.h: 1630: };
[; ;pic18f4525.h: 1631: } TRISBbits_t;
[; ;pic18f4525.h: 1632: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4525.h: 1715: typedef union {
[; ;pic18f4525.h: 1716: struct {
[; ;pic18f4525.h: 1717: unsigned TRISB0 :1;
[; ;pic18f4525.h: 1718: unsigned TRISB1 :1;
[; ;pic18f4525.h: 1719: unsigned TRISB2 :1;
[; ;pic18f4525.h: 1720: unsigned TRISB3 :1;
[; ;pic18f4525.h: 1721: unsigned TRISB4 :1;
[; ;pic18f4525.h: 1722: unsigned TRISB5 :1;
[; ;pic18f4525.h: 1723: unsigned TRISB6 :1;
[; ;pic18f4525.h: 1724: unsigned TRISB7 :1;
[; ;pic18f4525.h: 1725: };
[; ;pic18f4525.h: 1726: struct {
[; ;pic18f4525.h: 1727: unsigned RB0 :1;
[; ;pic18f4525.h: 1728: unsigned RB1 :1;
[; ;pic18f4525.h: 1729: unsigned RB2 :1;
[; ;pic18f4525.h: 1730: unsigned RB3 :1;
[; ;pic18f4525.h: 1731: unsigned RB4 :1;
[; ;pic18f4525.h: 1732: unsigned RB5 :1;
[; ;pic18f4525.h: 1733: unsigned RB6 :1;
[; ;pic18f4525.h: 1734: unsigned RB7 :1;
[; ;pic18f4525.h: 1735: };
[; ;pic18f4525.h: 1736: } DDRBbits_t;
[; ;pic18f4525.h: 1737: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4525.h: 1822: extern volatile unsigned char TRISC @ 0xF94;
"1824
[; ;pic18f4525.h: 1824: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4525.h: 1827: extern volatile unsigned char DDRC @ 0xF94;
"1829
[; ;pic18f4525.h: 1829: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4525.h: 1832: typedef union {
[; ;pic18f4525.h: 1833: struct {
[; ;pic18f4525.h: 1834: unsigned TRISC0 :1;
[; ;pic18f4525.h: 1835: unsigned TRISC1 :1;
[; ;pic18f4525.h: 1836: unsigned TRISC2 :1;
[; ;pic18f4525.h: 1837: unsigned TRISC3 :1;
[; ;pic18f4525.h: 1838: unsigned TRISC4 :1;
[; ;pic18f4525.h: 1839: unsigned TRISC5 :1;
[; ;pic18f4525.h: 1840: unsigned TRISC6 :1;
[; ;pic18f4525.h: 1841: unsigned TRISC7 :1;
[; ;pic18f4525.h: 1842: };
[; ;pic18f4525.h: 1843: struct {
[; ;pic18f4525.h: 1844: unsigned RC0 :1;
[; ;pic18f4525.h: 1845: unsigned RC1 :1;
[; ;pic18f4525.h: 1846: unsigned RC2 :1;
[; ;pic18f4525.h: 1847: unsigned RC3 :1;
[; ;pic18f4525.h: 1848: unsigned RC4 :1;
[; ;pic18f4525.h: 1849: unsigned RC5 :1;
[; ;pic18f4525.h: 1850: unsigned RC6 :1;
[; ;pic18f4525.h: 1851: unsigned RC7 :1;
[; ;pic18f4525.h: 1852: };
[; ;pic18f4525.h: 1853: } TRISCbits_t;
[; ;pic18f4525.h: 1854: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4525.h: 1937: typedef union {
[; ;pic18f4525.h: 1938: struct {
[; ;pic18f4525.h: 1939: unsigned TRISC0 :1;
[; ;pic18f4525.h: 1940: unsigned TRISC1 :1;
[; ;pic18f4525.h: 1941: unsigned TRISC2 :1;
[; ;pic18f4525.h: 1942: unsigned TRISC3 :1;
[; ;pic18f4525.h: 1943: unsigned TRISC4 :1;
[; ;pic18f4525.h: 1944: unsigned TRISC5 :1;
[; ;pic18f4525.h: 1945: unsigned TRISC6 :1;
[; ;pic18f4525.h: 1946: unsigned TRISC7 :1;
[; ;pic18f4525.h: 1947: };
[; ;pic18f4525.h: 1948: struct {
[; ;pic18f4525.h: 1949: unsigned RC0 :1;
[; ;pic18f4525.h: 1950: unsigned RC1 :1;
[; ;pic18f4525.h: 1951: unsigned RC2 :1;
[; ;pic18f4525.h: 1952: unsigned RC3 :1;
[; ;pic18f4525.h: 1953: unsigned RC4 :1;
[; ;pic18f4525.h: 1954: unsigned RC5 :1;
[; ;pic18f4525.h: 1955: unsigned RC6 :1;
[; ;pic18f4525.h: 1956: unsigned RC7 :1;
[; ;pic18f4525.h: 1957: };
[; ;pic18f4525.h: 1958: } DDRCbits_t;
[; ;pic18f4525.h: 1959: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4525.h: 2044: extern volatile unsigned char TRISD @ 0xF95;
"2046
[; ;pic18f4525.h: 2046: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4525.h: 2049: extern volatile unsigned char DDRD @ 0xF95;
"2051
[; ;pic18f4525.h: 2051: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4525.h: 2054: typedef union {
[; ;pic18f4525.h: 2055: struct {
[; ;pic18f4525.h: 2056: unsigned TRISD0 :1;
[; ;pic18f4525.h: 2057: unsigned TRISD1 :1;
[; ;pic18f4525.h: 2058: unsigned TRISD2 :1;
[; ;pic18f4525.h: 2059: unsigned TRISD3 :1;
[; ;pic18f4525.h: 2060: unsigned TRISD4 :1;
[; ;pic18f4525.h: 2061: unsigned TRISD5 :1;
[; ;pic18f4525.h: 2062: unsigned TRISD6 :1;
[; ;pic18f4525.h: 2063: unsigned TRISD7 :1;
[; ;pic18f4525.h: 2064: };
[; ;pic18f4525.h: 2065: struct {
[; ;pic18f4525.h: 2066: unsigned RD0 :1;
[; ;pic18f4525.h: 2067: unsigned RD1 :1;
[; ;pic18f4525.h: 2068: unsigned RD2 :1;
[; ;pic18f4525.h: 2069: unsigned RD3 :1;
[; ;pic18f4525.h: 2070: unsigned RD4 :1;
[; ;pic18f4525.h: 2071: unsigned RD5 :1;
[; ;pic18f4525.h: 2072: unsigned RD6 :1;
[; ;pic18f4525.h: 2073: unsigned RD7 :1;
[; ;pic18f4525.h: 2074: };
[; ;pic18f4525.h: 2075: } TRISDbits_t;
[; ;pic18f4525.h: 2076: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4525.h: 2159: typedef union {
[; ;pic18f4525.h: 2160: struct {
[; ;pic18f4525.h: 2161: unsigned TRISD0 :1;
[; ;pic18f4525.h: 2162: unsigned TRISD1 :1;
[; ;pic18f4525.h: 2163: unsigned TRISD2 :1;
[; ;pic18f4525.h: 2164: unsigned TRISD3 :1;
[; ;pic18f4525.h: 2165: unsigned TRISD4 :1;
[; ;pic18f4525.h: 2166: unsigned TRISD5 :1;
[; ;pic18f4525.h: 2167: unsigned TRISD6 :1;
[; ;pic18f4525.h: 2168: unsigned TRISD7 :1;
[; ;pic18f4525.h: 2169: };
[; ;pic18f4525.h: 2170: struct {
[; ;pic18f4525.h: 2171: unsigned RD0 :1;
[; ;pic18f4525.h: 2172: unsigned RD1 :1;
[; ;pic18f4525.h: 2173: unsigned RD2 :1;
[; ;pic18f4525.h: 2174: unsigned RD3 :1;
[; ;pic18f4525.h: 2175: unsigned RD4 :1;
[; ;pic18f4525.h: 2176: unsigned RD5 :1;
[; ;pic18f4525.h: 2177: unsigned RD6 :1;
[; ;pic18f4525.h: 2178: unsigned RD7 :1;
[; ;pic18f4525.h: 2179: };
[; ;pic18f4525.h: 2180: } DDRDbits_t;
[; ;pic18f4525.h: 2181: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4525.h: 2266: extern volatile unsigned char TRISE @ 0xF96;
"2268
[; ;pic18f4525.h: 2268: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4525.h: 2271: extern volatile unsigned char DDRE @ 0xF96;
"2273
[; ;pic18f4525.h: 2273: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4525.h: 2276: typedef union {
[; ;pic18f4525.h: 2277: struct {
[; ;pic18f4525.h: 2278: unsigned TRISE0 :1;
[; ;pic18f4525.h: 2279: unsigned TRISE1 :1;
[; ;pic18f4525.h: 2280: unsigned TRISE2 :1;
[; ;pic18f4525.h: 2281: unsigned :1;
[; ;pic18f4525.h: 2282: unsigned PSPMODE :1;
[; ;pic18f4525.h: 2283: unsigned IBOV :1;
[; ;pic18f4525.h: 2284: unsigned OBF :1;
[; ;pic18f4525.h: 2285: unsigned IBF :1;
[; ;pic18f4525.h: 2286: };
[; ;pic18f4525.h: 2287: struct {
[; ;pic18f4525.h: 2288: unsigned RE0 :1;
[; ;pic18f4525.h: 2289: unsigned RE1 :1;
[; ;pic18f4525.h: 2290: unsigned RE2 :1;
[; ;pic18f4525.h: 2291: unsigned RE3 :1;
[; ;pic18f4525.h: 2292: };
[; ;pic18f4525.h: 2293: } TRISEbits_t;
[; ;pic18f4525.h: 2294: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4525.h: 2352: typedef union {
[; ;pic18f4525.h: 2353: struct {
[; ;pic18f4525.h: 2354: unsigned TRISE0 :1;
[; ;pic18f4525.h: 2355: unsigned TRISE1 :1;
[; ;pic18f4525.h: 2356: unsigned TRISE2 :1;
[; ;pic18f4525.h: 2357: unsigned :1;
[; ;pic18f4525.h: 2358: unsigned PSPMODE :1;
[; ;pic18f4525.h: 2359: unsigned IBOV :1;
[; ;pic18f4525.h: 2360: unsigned OBF :1;
[; ;pic18f4525.h: 2361: unsigned IBF :1;
[; ;pic18f4525.h: 2362: };
[; ;pic18f4525.h: 2363: struct {
[; ;pic18f4525.h: 2364: unsigned RE0 :1;
[; ;pic18f4525.h: 2365: unsigned RE1 :1;
[; ;pic18f4525.h: 2366: unsigned RE2 :1;
[; ;pic18f4525.h: 2367: unsigned RE3 :1;
[; ;pic18f4525.h: 2368: };
[; ;pic18f4525.h: 2369: } DDREbits_t;
[; ;pic18f4525.h: 2370: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4525.h: 2430: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2432
[; ;pic18f4525.h: 2432: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4525.h: 2435: typedef union {
[; ;pic18f4525.h: 2436: struct {
[; ;pic18f4525.h: 2437: unsigned TUN :5;
[; ;pic18f4525.h: 2438: unsigned :1;
[; ;pic18f4525.h: 2439: unsigned PLLEN :1;
[; ;pic18f4525.h: 2440: unsigned INTSRC :1;
[; ;pic18f4525.h: 2441: };
[; ;pic18f4525.h: 2442: struct {
[; ;pic18f4525.h: 2443: unsigned TUN0 :1;
[; ;pic18f4525.h: 2444: unsigned TUN1 :1;
[; ;pic18f4525.h: 2445: unsigned TUN2 :1;
[; ;pic18f4525.h: 2446: unsigned TUN3 :1;
[; ;pic18f4525.h: 2447: unsigned TUN4 :1;
[; ;pic18f4525.h: 2448: };
[; ;pic18f4525.h: 2449: } OSCTUNEbits_t;
[; ;pic18f4525.h: 2450: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4525.h: 2495: extern volatile unsigned char PIE1 @ 0xF9D;
"2497
[; ;pic18f4525.h: 2497: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4525.h: 2500: typedef union {
[; ;pic18f4525.h: 2501: struct {
[; ;pic18f4525.h: 2502: unsigned TMR1IE :1;
[; ;pic18f4525.h: 2503: unsigned TMR2IE :1;
[; ;pic18f4525.h: 2504: unsigned CCP1IE :1;
[; ;pic18f4525.h: 2505: unsigned SSPIE :1;
[; ;pic18f4525.h: 2506: unsigned TXIE :1;
[; ;pic18f4525.h: 2507: unsigned RCIE :1;
[; ;pic18f4525.h: 2508: unsigned ADIE :1;
[; ;pic18f4525.h: 2509: unsigned PSPIE :1;
[; ;pic18f4525.h: 2510: };
[; ;pic18f4525.h: 2511: struct {
[; ;pic18f4525.h: 2512: unsigned :4;
[; ;pic18f4525.h: 2513: unsigned TX1IE :1;
[; ;pic18f4525.h: 2514: unsigned RC1IE :1;
[; ;pic18f4525.h: 2515: };
[; ;pic18f4525.h: 2516: } PIE1bits_t;
[; ;pic18f4525.h: 2517: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4525.h: 2572: extern volatile unsigned char PIR1 @ 0xF9E;
"2574
[; ;pic18f4525.h: 2574: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4525.h: 2577: typedef union {
[; ;pic18f4525.h: 2578: struct {
[; ;pic18f4525.h: 2579: unsigned TMR1IF :1;
[; ;pic18f4525.h: 2580: unsigned TMR2IF :1;
[; ;pic18f4525.h: 2581: unsigned CCP1IF :1;
[; ;pic18f4525.h: 2582: unsigned SSPIF :1;
[; ;pic18f4525.h: 2583: unsigned TXIF :1;
[; ;pic18f4525.h: 2584: unsigned RCIF :1;
[; ;pic18f4525.h: 2585: unsigned ADIF :1;
[; ;pic18f4525.h: 2586: unsigned PSPIF :1;
[; ;pic18f4525.h: 2587: };
[; ;pic18f4525.h: 2588: struct {
[; ;pic18f4525.h: 2589: unsigned :4;
[; ;pic18f4525.h: 2590: unsigned TX1IF :1;
[; ;pic18f4525.h: 2591: unsigned RC1IF :1;
[; ;pic18f4525.h: 2592: };
[; ;pic18f4525.h: 2593: } PIR1bits_t;
[; ;pic18f4525.h: 2594: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4525.h: 2649: extern volatile unsigned char IPR1 @ 0xF9F;
"2651
[; ;pic18f4525.h: 2651: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4525.h: 2654: typedef union {
[; ;pic18f4525.h: 2655: struct {
[; ;pic18f4525.h: 2656: unsigned TMR1IP :1;
[; ;pic18f4525.h: 2657: unsigned TMR2IP :1;
[; ;pic18f4525.h: 2658: unsigned CCP1IP :1;
[; ;pic18f4525.h: 2659: unsigned SSPIP :1;
[; ;pic18f4525.h: 2660: unsigned TXIP :1;
[; ;pic18f4525.h: 2661: unsigned RCIP :1;
[; ;pic18f4525.h: 2662: unsigned ADIP :1;
[; ;pic18f4525.h: 2663: unsigned PSPIP :1;
[; ;pic18f4525.h: 2664: };
[; ;pic18f4525.h: 2665: struct {
[; ;pic18f4525.h: 2666: unsigned :4;
[; ;pic18f4525.h: 2667: unsigned TX1IP :1;
[; ;pic18f4525.h: 2668: unsigned RC1IP :1;
[; ;pic18f4525.h: 2669: };
[; ;pic18f4525.h: 2670: } IPR1bits_t;
[; ;pic18f4525.h: 2671: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4525.h: 2726: extern volatile unsigned char PIE2 @ 0xFA0;
"2728
[; ;pic18f4525.h: 2728: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4525.h: 2731: typedef union {
[; ;pic18f4525.h: 2732: struct {
[; ;pic18f4525.h: 2733: unsigned CCP2IE :1;
[; ;pic18f4525.h: 2734: unsigned TMR3IE :1;
[; ;pic18f4525.h: 2735: unsigned HLVDIE :1;
[; ;pic18f4525.h: 2736: unsigned BCLIE :1;
[; ;pic18f4525.h: 2737: unsigned EEIE :1;
[; ;pic18f4525.h: 2738: unsigned :1;
[; ;pic18f4525.h: 2739: unsigned CMIE :1;
[; ;pic18f4525.h: 2740: unsigned OSCFIE :1;
[; ;pic18f4525.h: 2741: };
[; ;pic18f4525.h: 2742: struct {
[; ;pic18f4525.h: 2743: unsigned :2;
[; ;pic18f4525.h: 2744: unsigned LVDIE :1;
[; ;pic18f4525.h: 2745: };
[; ;pic18f4525.h: 2746: } PIE2bits_t;
[; ;pic18f4525.h: 2747: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4525.h: 2792: extern volatile unsigned char PIR2 @ 0xFA1;
"2794
[; ;pic18f4525.h: 2794: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4525.h: 2797: typedef union {
[; ;pic18f4525.h: 2798: struct {
[; ;pic18f4525.h: 2799: unsigned CCP2IF :1;
[; ;pic18f4525.h: 2800: unsigned TMR3IF :1;
[; ;pic18f4525.h: 2801: unsigned HLVDIF :1;
[; ;pic18f4525.h: 2802: unsigned BCLIF :1;
[; ;pic18f4525.h: 2803: unsigned EEIF :1;
[; ;pic18f4525.h: 2804: unsigned :1;
[; ;pic18f4525.h: 2805: unsigned CMIF :1;
[; ;pic18f4525.h: 2806: unsigned OSCFIF :1;
[; ;pic18f4525.h: 2807: };
[; ;pic18f4525.h: 2808: struct {
[; ;pic18f4525.h: 2809: unsigned :2;
[; ;pic18f4525.h: 2810: unsigned LVDIF :1;
[; ;pic18f4525.h: 2811: };
[; ;pic18f4525.h: 2812: } PIR2bits_t;
[; ;pic18f4525.h: 2813: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4525.h: 2858: extern volatile unsigned char IPR2 @ 0xFA2;
"2860
[; ;pic18f4525.h: 2860: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4525.h: 2863: typedef union {
[; ;pic18f4525.h: 2864: struct {
[; ;pic18f4525.h: 2865: unsigned CCP2IP :1;
[; ;pic18f4525.h: 2866: unsigned TMR3IP :1;
[; ;pic18f4525.h: 2867: unsigned HLVDIP :1;
[; ;pic18f4525.h: 2868: unsigned BCLIP :1;
[; ;pic18f4525.h: 2869: unsigned EEIP :1;
[; ;pic18f4525.h: 2870: unsigned :1;
[; ;pic18f4525.h: 2871: unsigned CMIP :1;
[; ;pic18f4525.h: 2872: unsigned OSCFIP :1;
[; ;pic18f4525.h: 2873: };
[; ;pic18f4525.h: 2874: struct {
[; ;pic18f4525.h: 2875: unsigned :2;
[; ;pic18f4525.h: 2876: unsigned LVDIP :1;
[; ;pic18f4525.h: 2877: };
[; ;pic18f4525.h: 2878: } IPR2bits_t;
[; ;pic18f4525.h: 2879: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4525.h: 2924: extern volatile unsigned char EECON1 @ 0xFA6;
"2926
[; ;pic18f4525.h: 2926: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4525.h: 2929: typedef union {
[; ;pic18f4525.h: 2930: struct {
[; ;pic18f4525.h: 2931: unsigned RD :1;
[; ;pic18f4525.h: 2932: unsigned WR :1;
[; ;pic18f4525.h: 2933: unsigned WREN :1;
[; ;pic18f4525.h: 2934: unsigned WRERR :1;
[; ;pic18f4525.h: 2935: unsigned FREE :1;
[; ;pic18f4525.h: 2936: unsigned :1;
[; ;pic18f4525.h: 2937: unsigned CFGS :1;
[; ;pic18f4525.h: 2938: unsigned EEPGD :1;
[; ;pic18f4525.h: 2939: };
[; ;pic18f4525.h: 2940: struct {
[; ;pic18f4525.h: 2941: unsigned :6;
[; ;pic18f4525.h: 2942: unsigned EEFS :1;
[; ;pic18f4525.h: 2943: };
[; ;pic18f4525.h: 2944: } EECON1bits_t;
[; ;pic18f4525.h: 2945: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4525.h: 2990: extern volatile unsigned char EECON2 @ 0xFA7;
"2992
[; ;pic18f4525.h: 2992: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4525.h: 2997: extern volatile unsigned char EEDATA @ 0xFA8;
"2999
[; ;pic18f4525.h: 2999: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4525.h: 3004: extern volatile unsigned char EEADR @ 0xFA9;
"3006
[; ;pic18f4525.h: 3006: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4525.h: 3011: extern volatile unsigned char EEADRH @ 0xFAA;
"3013
[; ;pic18f4525.h: 3013: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f4525.h: 3018: extern volatile unsigned char RCSTA @ 0xFAB;
"3020
[; ;pic18f4525.h: 3020: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4525.h: 3023: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3025
[; ;pic18f4525.h: 3025: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4525.h: 3028: typedef union {
[; ;pic18f4525.h: 3029: struct {
[; ;pic18f4525.h: 3030: unsigned RX9D :1;
[; ;pic18f4525.h: 3031: unsigned OERR :1;
[; ;pic18f4525.h: 3032: unsigned FERR :1;
[; ;pic18f4525.h: 3033: unsigned ADDEN :1;
[; ;pic18f4525.h: 3034: unsigned CREN :1;
[; ;pic18f4525.h: 3035: unsigned SREN :1;
[; ;pic18f4525.h: 3036: unsigned RX9 :1;
[; ;pic18f4525.h: 3037: unsigned SPEN :1;
[; ;pic18f4525.h: 3038: };
[; ;pic18f4525.h: 3039: struct {
[; ;pic18f4525.h: 3040: unsigned :3;
[; ;pic18f4525.h: 3041: unsigned ADEN :1;
[; ;pic18f4525.h: 3042: };
[; ;pic18f4525.h: 3043: struct {
[; ;pic18f4525.h: 3044: unsigned :5;
[; ;pic18f4525.h: 3045: unsigned SRENA :1;
[; ;pic18f4525.h: 3046: };
[; ;pic18f4525.h: 3047: struct {
[; ;pic18f4525.h: 3048: unsigned :6;
[; ;pic18f4525.h: 3049: unsigned RC8_9 :1;
[; ;pic18f4525.h: 3050: };
[; ;pic18f4525.h: 3051: struct {
[; ;pic18f4525.h: 3052: unsigned :6;
[; ;pic18f4525.h: 3053: unsigned RC9 :1;
[; ;pic18f4525.h: 3054: };
[; ;pic18f4525.h: 3055: struct {
[; ;pic18f4525.h: 3056: unsigned RCD8 :1;
[; ;pic18f4525.h: 3057: };
[; ;pic18f4525.h: 3058: } RCSTAbits_t;
[; ;pic18f4525.h: 3059: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4525.h: 3127: typedef union {
[; ;pic18f4525.h: 3128: struct {
[; ;pic18f4525.h: 3129: unsigned RX9D :1;
[; ;pic18f4525.h: 3130: unsigned OERR :1;
[; ;pic18f4525.h: 3131: unsigned FERR :1;
[; ;pic18f4525.h: 3132: unsigned ADDEN :1;
[; ;pic18f4525.h: 3133: unsigned CREN :1;
[; ;pic18f4525.h: 3134: unsigned SREN :1;
[; ;pic18f4525.h: 3135: unsigned RX9 :1;
[; ;pic18f4525.h: 3136: unsigned SPEN :1;
[; ;pic18f4525.h: 3137: };
[; ;pic18f4525.h: 3138: struct {
[; ;pic18f4525.h: 3139: unsigned :3;
[; ;pic18f4525.h: 3140: unsigned ADEN :1;
[; ;pic18f4525.h: 3141: };
[; ;pic18f4525.h: 3142: struct {
[; ;pic18f4525.h: 3143: unsigned :5;
[; ;pic18f4525.h: 3144: unsigned SRENA :1;
[; ;pic18f4525.h: 3145: };
[; ;pic18f4525.h: 3146: struct {
[; ;pic18f4525.h: 3147: unsigned :6;
[; ;pic18f4525.h: 3148: unsigned RC8_9 :1;
[; ;pic18f4525.h: 3149: };
[; ;pic18f4525.h: 3150: struct {
[; ;pic18f4525.h: 3151: unsigned :6;
[; ;pic18f4525.h: 3152: unsigned RC9 :1;
[; ;pic18f4525.h: 3153: };
[; ;pic18f4525.h: 3154: struct {
[; ;pic18f4525.h: 3155: unsigned RCD8 :1;
[; ;pic18f4525.h: 3156: };
[; ;pic18f4525.h: 3157: } RCSTA1bits_t;
[; ;pic18f4525.h: 3158: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4525.h: 3228: extern volatile unsigned char TXSTA @ 0xFAC;
"3230
[; ;pic18f4525.h: 3230: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4525.h: 3233: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3235
[; ;pic18f4525.h: 3235: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4525.h: 3238: typedef union {
[; ;pic18f4525.h: 3239: struct {
[; ;pic18f4525.h: 3240: unsigned TX9D :1;
[; ;pic18f4525.h: 3241: unsigned TRMT :1;
[; ;pic18f4525.h: 3242: unsigned BRGH :1;
[; ;pic18f4525.h: 3243: unsigned SENDB :1;
[; ;pic18f4525.h: 3244: unsigned SYNC :1;
[; ;pic18f4525.h: 3245: unsigned TXEN :1;
[; ;pic18f4525.h: 3246: unsigned TX9 :1;
[; ;pic18f4525.h: 3247: unsigned CSRC :1;
[; ;pic18f4525.h: 3248: };
[; ;pic18f4525.h: 3249: struct {
[; ;pic18f4525.h: 3250: unsigned TX9D1 :1;
[; ;pic18f4525.h: 3251: unsigned TRMT1 :1;
[; ;pic18f4525.h: 3252: unsigned BRGH1 :1;
[; ;pic18f4525.h: 3253: unsigned SENDB1 :1;
[; ;pic18f4525.h: 3254: unsigned SYNC1 :1;
[; ;pic18f4525.h: 3255: unsigned TXEN1 :1;
[; ;pic18f4525.h: 3256: unsigned TX91 :1;
[; ;pic18f4525.h: 3257: unsigned CSRC1 :1;
[; ;pic18f4525.h: 3258: };
[; ;pic18f4525.h: 3259: struct {
[; ;pic18f4525.h: 3260: unsigned :6;
[; ;pic18f4525.h: 3261: unsigned TX8_9 :1;
[; ;pic18f4525.h: 3262: };
[; ;pic18f4525.h: 3263: struct {
[; ;pic18f4525.h: 3264: unsigned TXD8 :1;
[; ;pic18f4525.h: 3265: };
[; ;pic18f4525.h: 3266: } TXSTAbits_t;
[; ;pic18f4525.h: 3267: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4525.h: 3360: typedef union {
[; ;pic18f4525.h: 3361: struct {
[; ;pic18f4525.h: 3362: unsigned TX9D :1;
[; ;pic18f4525.h: 3363: unsigned TRMT :1;
[; ;pic18f4525.h: 3364: unsigned BRGH :1;
[; ;pic18f4525.h: 3365: unsigned SENDB :1;
[; ;pic18f4525.h: 3366: unsigned SYNC :1;
[; ;pic18f4525.h: 3367: unsigned TXEN :1;
[; ;pic18f4525.h: 3368: unsigned TX9 :1;
[; ;pic18f4525.h: 3369: unsigned CSRC :1;
[; ;pic18f4525.h: 3370: };
[; ;pic18f4525.h: 3371: struct {
[; ;pic18f4525.h: 3372: unsigned TX9D1 :1;
[; ;pic18f4525.h: 3373: unsigned TRMT1 :1;
[; ;pic18f4525.h: 3374: unsigned BRGH1 :1;
[; ;pic18f4525.h: 3375: unsigned SENDB1 :1;
[; ;pic18f4525.h: 3376: unsigned SYNC1 :1;
[; ;pic18f4525.h: 3377: unsigned TXEN1 :1;
[; ;pic18f4525.h: 3378: unsigned TX91 :1;
[; ;pic18f4525.h: 3379: unsigned CSRC1 :1;
[; ;pic18f4525.h: 3380: };
[; ;pic18f4525.h: 3381: struct {
[; ;pic18f4525.h: 3382: unsigned :6;
[; ;pic18f4525.h: 3383: unsigned TX8_9 :1;
[; ;pic18f4525.h: 3384: };
[; ;pic18f4525.h: 3385: struct {
[; ;pic18f4525.h: 3386: unsigned TXD8 :1;
[; ;pic18f4525.h: 3387: };
[; ;pic18f4525.h: 3388: } TXSTA1bits_t;
[; ;pic18f4525.h: 3389: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4525.h: 3484: extern volatile unsigned char TXREG @ 0xFAD;
"3486
[; ;pic18f4525.h: 3486: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4525.h: 3489: extern volatile unsigned char TXREG1 @ 0xFAD;
"3491
[; ;pic18f4525.h: 3491: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4525.h: 3496: extern volatile unsigned char RCREG @ 0xFAE;
"3498
[; ;pic18f4525.h: 3498: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4525.h: 3501: extern volatile unsigned char RCREG1 @ 0xFAE;
"3503
[; ;pic18f4525.h: 3503: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4525.h: 3508: extern volatile unsigned char SPBRG @ 0xFAF;
"3510
[; ;pic18f4525.h: 3510: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4525.h: 3513: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3515
[; ;pic18f4525.h: 3515: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4525.h: 3520: extern volatile unsigned char SPBRGH @ 0xFB0;
"3522
[; ;pic18f4525.h: 3522: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4525.h: 3527: extern volatile unsigned char T3CON @ 0xFB1;
"3529
[; ;pic18f4525.h: 3529: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4525.h: 3532: typedef union {
[; ;pic18f4525.h: 3533: struct {
[; ;pic18f4525.h: 3534: unsigned :2;
[; ;pic18f4525.h: 3535: unsigned NOT_T3SYNC :1;
[; ;pic18f4525.h: 3536: };
[; ;pic18f4525.h: 3537: struct {
[; ;pic18f4525.h: 3538: unsigned TMR3ON :1;
[; ;pic18f4525.h: 3539: unsigned TMR3CS :1;
[; ;pic18f4525.h: 3540: unsigned nT3SYNC :1;
[; ;pic18f4525.h: 3541: unsigned T3CCP1 :1;
[; ;pic18f4525.h: 3542: unsigned T3CKPS :2;
[; ;pic18f4525.h: 3543: unsigned T3CCP2 :1;
[; ;pic18f4525.h: 3544: unsigned RD16 :1;
[; ;pic18f4525.h: 3545: };
[; ;pic18f4525.h: 3546: struct {
[; ;pic18f4525.h: 3547: unsigned :2;
[; ;pic18f4525.h: 3548: unsigned T3SYNC :1;
[; ;pic18f4525.h: 3549: unsigned :1;
[; ;pic18f4525.h: 3550: unsigned T3CKPS0 :1;
[; ;pic18f4525.h: 3551: unsigned T3CKPS1 :1;
[; ;pic18f4525.h: 3552: };
[; ;pic18f4525.h: 3553: struct {
[; ;pic18f4525.h: 3554: unsigned :3;
[; ;pic18f4525.h: 3555: unsigned SOSCEN3 :1;
[; ;pic18f4525.h: 3556: unsigned :3;
[; ;pic18f4525.h: 3557: unsigned RD163 :1;
[; ;pic18f4525.h: 3558: };
[; ;pic18f4525.h: 3559: struct {
[; ;pic18f4525.h: 3560: unsigned :7;
[; ;pic18f4525.h: 3561: unsigned T3RD16 :1;
[; ;pic18f4525.h: 3562: };
[; ;pic18f4525.h: 3563: } T3CONbits_t;
[; ;pic18f4525.h: 3564: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4525.h: 3639: extern volatile unsigned short TMR3 @ 0xFB2;
"3641
[; ;pic18f4525.h: 3641: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4525.h: 3646: extern volatile unsigned char TMR3L @ 0xFB2;
"3648
[; ;pic18f4525.h: 3648: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4525.h: 3653: extern volatile unsigned char TMR3H @ 0xFB3;
"3655
[; ;pic18f4525.h: 3655: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4525.h: 3660: extern volatile unsigned char CMCON @ 0xFB4;
"3662
[; ;pic18f4525.h: 3662: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4525.h: 3665: typedef union {
[; ;pic18f4525.h: 3666: struct {
[; ;pic18f4525.h: 3667: unsigned CM :3;
[; ;pic18f4525.h: 3668: unsigned CIS :1;
[; ;pic18f4525.h: 3669: unsigned C1INV :1;
[; ;pic18f4525.h: 3670: unsigned C2INV :1;
[; ;pic18f4525.h: 3671: unsigned C1OUT :1;
[; ;pic18f4525.h: 3672: unsigned C2OUT :1;
[; ;pic18f4525.h: 3673: };
[; ;pic18f4525.h: 3674: struct {
[; ;pic18f4525.h: 3675: unsigned CM0 :1;
[; ;pic18f4525.h: 3676: unsigned CM1 :1;
[; ;pic18f4525.h: 3677: unsigned CM2 :1;
[; ;pic18f4525.h: 3678: };
[; ;pic18f4525.h: 3679: struct {
[; ;pic18f4525.h: 3680: unsigned CMEN0 :1;
[; ;pic18f4525.h: 3681: unsigned CMEN1 :1;
[; ;pic18f4525.h: 3682: unsigned CMEN2 :1;
[; ;pic18f4525.h: 3683: };
[; ;pic18f4525.h: 3684: } CMCONbits_t;
[; ;pic18f4525.h: 3685: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4525.h: 3750: extern volatile unsigned char CVRCON @ 0xFB5;
"3752
[; ;pic18f4525.h: 3752: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4525.h: 3755: typedef union {
[; ;pic18f4525.h: 3756: struct {
[; ;pic18f4525.h: 3757: unsigned CVR :4;
[; ;pic18f4525.h: 3758: unsigned CVRSS :1;
[; ;pic18f4525.h: 3759: unsigned CVRR :1;
[; ;pic18f4525.h: 3760: unsigned CVROE :1;
[; ;pic18f4525.h: 3761: unsigned CVREN :1;
[; ;pic18f4525.h: 3762: };
[; ;pic18f4525.h: 3763: struct {
[; ;pic18f4525.h: 3764: unsigned CVR0 :1;
[; ;pic18f4525.h: 3765: unsigned CVR1 :1;
[; ;pic18f4525.h: 3766: unsigned CVR2 :1;
[; ;pic18f4525.h: 3767: unsigned CVR3 :1;
[; ;pic18f4525.h: 3768: };
[; ;pic18f4525.h: 3769: struct {
[; ;pic18f4525.h: 3770: unsigned :6;
[; ;pic18f4525.h: 3771: unsigned CVROEN :1;
[; ;pic18f4525.h: 3772: };
[; ;pic18f4525.h: 3773: } CVRCONbits_t;
[; ;pic18f4525.h: 3774: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4525.h: 3829: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3831
[; ;pic18f4525.h: 3831: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4525.h: 3834: extern volatile unsigned char ECCPAS @ 0xFB6;
"3836
[; ;pic18f4525.h: 3836: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4525.h: 3839: typedef union {
[; ;pic18f4525.h: 3840: struct {
[; ;pic18f4525.h: 3841: unsigned PSSBD :2;
[; ;pic18f4525.h: 3842: unsigned PSSAC :2;
[; ;pic18f4525.h: 3843: unsigned ECCPAS :3;
[; ;pic18f4525.h: 3844: unsigned ECCPASE :1;
[; ;pic18f4525.h: 3845: };
[; ;pic18f4525.h: 3846: struct {
[; ;pic18f4525.h: 3847: unsigned PSSBD0 :1;
[; ;pic18f4525.h: 3848: unsigned PSSBD1 :1;
[; ;pic18f4525.h: 3849: unsigned PSSAC0 :1;
[; ;pic18f4525.h: 3850: unsigned PSSAC1 :1;
[; ;pic18f4525.h: 3851: unsigned ECCPAS0 :1;
[; ;pic18f4525.h: 3852: unsigned ECCPAS1 :1;
[; ;pic18f4525.h: 3853: unsigned ECCPAS2 :1;
[; ;pic18f4525.h: 3854: };
[; ;pic18f4525.h: 3855: } ECCP1ASbits_t;
[; ;pic18f4525.h: 3856: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4525.h: 3914: typedef union {
[; ;pic18f4525.h: 3915: struct {
[; ;pic18f4525.h: 3916: unsigned PSSBD :2;
[; ;pic18f4525.h: 3917: unsigned PSSAC :2;
[; ;pic18f4525.h: 3918: unsigned ECCPAS :3;
[; ;pic18f4525.h: 3919: unsigned ECCPASE :1;
[; ;pic18f4525.h: 3920: };
[; ;pic18f4525.h: 3921: struct {
[; ;pic18f4525.h: 3922: unsigned PSSBD0 :1;
[; ;pic18f4525.h: 3923: unsigned PSSBD1 :1;
[; ;pic18f4525.h: 3924: unsigned PSSAC0 :1;
[; ;pic18f4525.h: 3925: unsigned PSSAC1 :1;
[; ;pic18f4525.h: 3926: unsigned ECCPAS0 :1;
[; ;pic18f4525.h: 3927: unsigned ECCPAS1 :1;
[; ;pic18f4525.h: 3928: unsigned ECCPAS2 :1;
[; ;pic18f4525.h: 3929: };
[; ;pic18f4525.h: 3930: } ECCPASbits_t;
[; ;pic18f4525.h: 3931: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f4525.h: 3991: extern volatile unsigned char PWM1CON @ 0xFB7;
"3993
[; ;pic18f4525.h: 3993: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4525.h: 3996: typedef union {
[; ;pic18f4525.h: 3997: struct {
[; ;pic18f4525.h: 3998: unsigned PDC :7;
[; ;pic18f4525.h: 3999: unsigned PRSEN :1;
[; ;pic18f4525.h: 4000: };
[; ;pic18f4525.h: 4001: struct {
[; ;pic18f4525.h: 4002: unsigned PDC0 :1;
[; ;pic18f4525.h: 4003: unsigned PDC1 :1;
[; ;pic18f4525.h: 4004: unsigned PDC2 :1;
[; ;pic18f4525.h: 4005: unsigned PDC3 :1;
[; ;pic18f4525.h: 4006: unsigned PDC4 :1;
[; ;pic18f4525.h: 4007: unsigned PDC5 :1;
[; ;pic18f4525.h: 4008: unsigned PDC6 :1;
[; ;pic18f4525.h: 4009: };
[; ;pic18f4525.h: 4010: } PWM1CONbits_t;
[; ;pic18f4525.h: 4011: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f4525.h: 4061: extern volatile unsigned char BAUDCON @ 0xFB8;
"4063
[; ;pic18f4525.h: 4063: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4525.h: 4066: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4068
[; ;pic18f4525.h: 4068: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4525.h: 4071: typedef union {
[; ;pic18f4525.h: 4072: struct {
[; ;pic18f4525.h: 4073: unsigned ABDEN :1;
[; ;pic18f4525.h: 4074: unsigned WUE :1;
[; ;pic18f4525.h: 4075: unsigned :1;
[; ;pic18f4525.h: 4076: unsigned BRG16 :1;
[; ;pic18f4525.h: 4077: unsigned TXCKP :1;
[; ;pic18f4525.h: 4078: unsigned RXDTP :1;
[; ;pic18f4525.h: 4079: unsigned RCIDL :1;
[; ;pic18f4525.h: 4080: unsigned ABDOVF :1;
[; ;pic18f4525.h: 4081: };
[; ;pic18f4525.h: 4082: struct {
[; ;pic18f4525.h: 4083: unsigned :4;
[; ;pic18f4525.h: 4084: unsigned SCKP :1;
[; ;pic18f4525.h: 4085: unsigned RXCKP :1;
[; ;pic18f4525.h: 4086: unsigned RCMT :1;
[; ;pic18f4525.h: 4087: };
[; ;pic18f4525.h: 4088: struct {
[; ;pic18f4525.h: 4089: unsigned :1;
[; ;pic18f4525.h: 4090: unsigned W4E :1;
[; ;pic18f4525.h: 4091: };
[; ;pic18f4525.h: 4092: } BAUDCONbits_t;
[; ;pic18f4525.h: 4093: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4525.h: 4151: typedef union {
[; ;pic18f4525.h: 4152: struct {
[; ;pic18f4525.h: 4153: unsigned ABDEN :1;
[; ;pic18f4525.h: 4154: unsigned WUE :1;
[; ;pic18f4525.h: 4155: unsigned :1;
[; ;pic18f4525.h: 4156: unsigned BRG16 :1;
[; ;pic18f4525.h: 4157: unsigned TXCKP :1;
[; ;pic18f4525.h: 4158: unsigned RXDTP :1;
[; ;pic18f4525.h: 4159: unsigned RCIDL :1;
[; ;pic18f4525.h: 4160: unsigned ABDOVF :1;
[; ;pic18f4525.h: 4161: };
[; ;pic18f4525.h: 4162: struct {
[; ;pic18f4525.h: 4163: unsigned :4;
[; ;pic18f4525.h: 4164: unsigned SCKP :1;
[; ;pic18f4525.h: 4165: unsigned RXCKP :1;
[; ;pic18f4525.h: 4166: unsigned RCMT :1;
[; ;pic18f4525.h: 4167: };
[; ;pic18f4525.h: 4168: struct {
[; ;pic18f4525.h: 4169: unsigned :1;
[; ;pic18f4525.h: 4170: unsigned W4E :1;
[; ;pic18f4525.h: 4171: };
[; ;pic18f4525.h: 4172: } BAUDCTLbits_t;
[; ;pic18f4525.h: 4173: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4525.h: 4233: extern volatile unsigned char CCP2CON @ 0xFBA;
"4235
[; ;pic18f4525.h: 4235: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4525.h: 4238: typedef union {
[; ;pic18f4525.h: 4239: struct {
[; ;pic18f4525.h: 4240: unsigned CCP2M :4;
[; ;pic18f4525.h: 4241: unsigned DC2B :2;
[; ;pic18f4525.h: 4242: };
[; ;pic18f4525.h: 4243: struct {
[; ;pic18f4525.h: 4244: unsigned CCP2M0 :1;
[; ;pic18f4525.h: 4245: unsigned CCP2M1 :1;
[; ;pic18f4525.h: 4246: unsigned CCP2M2 :1;
[; ;pic18f4525.h: 4247: unsigned CCP2M3 :1;
[; ;pic18f4525.h: 4248: unsigned CCP2Y :1;
[; ;pic18f4525.h: 4249: unsigned CCP2X :1;
[; ;pic18f4525.h: 4250: };
[; ;pic18f4525.h: 4251: struct {
[; ;pic18f4525.h: 4252: unsigned :4;
[; ;pic18f4525.h: 4253: unsigned DC2B0 :1;
[; ;pic18f4525.h: 4254: unsigned DC2B1 :1;
[; ;pic18f4525.h: 4255: };
[; ;pic18f4525.h: 4256: } CCP2CONbits_t;
[; ;pic18f4525.h: 4257: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4525.h: 4312: extern volatile unsigned short CCPR2 @ 0xFBB;
"4314
[; ;pic18f4525.h: 4314: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4525.h: 4319: extern volatile unsigned char CCPR2L @ 0xFBB;
"4321
[; ;pic18f4525.h: 4321: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4525.h: 4326: extern volatile unsigned char CCPR2H @ 0xFBC;
"4328
[; ;pic18f4525.h: 4328: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4525.h: 4333: extern volatile unsigned char CCP1CON @ 0xFBD;
"4335
[; ;pic18f4525.h: 4335: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4525.h: 4338: typedef union {
[; ;pic18f4525.h: 4339: struct {
[; ;pic18f4525.h: 4340: unsigned CCP1M :4;
[; ;pic18f4525.h: 4341: unsigned DC1B :2;
[; ;pic18f4525.h: 4342: unsigned P1M :2;
[; ;pic18f4525.h: 4343: };
[; ;pic18f4525.h: 4344: struct {
[; ;pic18f4525.h: 4345: unsigned CCP1M0 :1;
[; ;pic18f4525.h: 4346: unsigned CCP1M1 :1;
[; ;pic18f4525.h: 4347: unsigned CCP1M2 :1;
[; ;pic18f4525.h: 4348: unsigned CCP1M3 :1;
[; ;pic18f4525.h: 4349: unsigned CCP1Y :1;
[; ;pic18f4525.h: 4350: unsigned CCP1X :1;
[; ;pic18f4525.h: 4351: unsigned P1M0 :1;
[; ;pic18f4525.h: 4352: unsigned P1M1 :1;
[; ;pic18f4525.h: 4353: };
[; ;pic18f4525.h: 4354: struct {
[; ;pic18f4525.h: 4355: unsigned :4;
[; ;pic18f4525.h: 4356: unsigned DC1B0 :1;
[; ;pic18f4525.h: 4357: unsigned DC1B1 :1;
[; ;pic18f4525.h: 4358: };
[; ;pic18f4525.h: 4359: } CCP1CONbits_t;
[; ;pic18f4525.h: 4360: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4525.h: 4430: extern volatile unsigned short CCPR1 @ 0xFBE;
"4432
[; ;pic18f4525.h: 4432: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4525.h: 4437: extern volatile unsigned char CCPR1L @ 0xFBE;
"4439
[; ;pic18f4525.h: 4439: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4525.h: 4444: extern volatile unsigned char CCPR1H @ 0xFBF;
"4446
[; ;pic18f4525.h: 4446: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4525.h: 4451: extern volatile unsigned char ADCON2 @ 0xFC0;
"4453
[; ;pic18f4525.h: 4453: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4525.h: 4456: typedef union {
[; ;pic18f4525.h: 4457: struct {
[; ;pic18f4525.h: 4458: unsigned ADCS :3;
[; ;pic18f4525.h: 4459: unsigned ACQT :3;
[; ;pic18f4525.h: 4460: unsigned :1;
[; ;pic18f4525.h: 4461: unsigned ADFM :1;
[; ;pic18f4525.h: 4462: };
[; ;pic18f4525.h: 4463: struct {
[; ;pic18f4525.h: 4464: unsigned ADCS0 :1;
[; ;pic18f4525.h: 4465: unsigned ADCS1 :1;
[; ;pic18f4525.h: 4466: unsigned ADCS2 :1;
[; ;pic18f4525.h: 4467: unsigned ACQT0 :1;
[; ;pic18f4525.h: 4468: unsigned ACQT1 :1;
[; ;pic18f4525.h: 4469: unsigned ACQT2 :1;
[; ;pic18f4525.h: 4470: };
[; ;pic18f4525.h: 4471: } ADCON2bits_t;
[; ;pic18f4525.h: 4472: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4525.h: 4522: extern volatile unsigned char ADCON1 @ 0xFC1;
"4524
[; ;pic18f4525.h: 4524: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4525.h: 4527: typedef union {
[; ;pic18f4525.h: 4528: struct {
[; ;pic18f4525.h: 4529: unsigned PCFG :4;
[; ;pic18f4525.h: 4530: unsigned VCFG :2;
[; ;pic18f4525.h: 4531: };
[; ;pic18f4525.h: 4532: struct {
[; ;pic18f4525.h: 4533: unsigned PCFG0 :1;
[; ;pic18f4525.h: 4534: unsigned PCFG1 :1;
[; ;pic18f4525.h: 4535: unsigned PCFG2 :1;
[; ;pic18f4525.h: 4536: unsigned PCFG3 :1;
[; ;pic18f4525.h: 4537: unsigned VCFG0 :1;
[; ;pic18f4525.h: 4538: unsigned VCFG1 :1;
[; ;pic18f4525.h: 4539: };
[; ;pic18f4525.h: 4540: struct {
[; ;pic18f4525.h: 4541: unsigned :3;
[; ;pic18f4525.h: 4542: unsigned CHSN3 :1;
[; ;pic18f4525.h: 4543: unsigned VCFG01 :1;
[; ;pic18f4525.h: 4544: unsigned VCFG11 :1;
[; ;pic18f4525.h: 4545: };
[; ;pic18f4525.h: 4546: } ADCON1bits_t;
[; ;pic18f4525.h: 4547: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4525.h: 4607: extern volatile unsigned char ADCON0 @ 0xFC2;
"4609
[; ;pic18f4525.h: 4609: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4525.h: 4612: typedef union {
[; ;pic18f4525.h: 4613: struct {
[; ;pic18f4525.h: 4614: unsigned :1;
[; ;pic18f4525.h: 4615: unsigned GO_NOT_DONE :1;
[; ;pic18f4525.h: 4616: };
[; ;pic18f4525.h: 4617: struct {
[; ;pic18f4525.h: 4618: unsigned ADON :1;
[; ;pic18f4525.h: 4619: unsigned GO_nDONE :1;
[; ;pic18f4525.h: 4620: unsigned CHS :4;
[; ;pic18f4525.h: 4621: };
[; ;pic18f4525.h: 4622: struct {
[; ;pic18f4525.h: 4623: unsigned :1;
[; ;pic18f4525.h: 4624: unsigned GO :1;
[; ;pic18f4525.h: 4625: unsigned CHS0 :1;
[; ;pic18f4525.h: 4626: unsigned CHS1 :1;
[; ;pic18f4525.h: 4627: unsigned CHS2 :1;
[; ;pic18f4525.h: 4628: unsigned CHS3 :1;
[; ;pic18f4525.h: 4629: };
[; ;pic18f4525.h: 4630: struct {
[; ;pic18f4525.h: 4631: unsigned :1;
[; ;pic18f4525.h: 4632: unsigned DONE :1;
[; ;pic18f4525.h: 4633: };
[; ;pic18f4525.h: 4634: struct {
[; ;pic18f4525.h: 4635: unsigned :1;
[; ;pic18f4525.h: 4636: unsigned NOT_DONE :1;
[; ;pic18f4525.h: 4637: };
[; ;pic18f4525.h: 4638: struct {
[; ;pic18f4525.h: 4639: unsigned :1;
[; ;pic18f4525.h: 4640: unsigned nDONE :1;
[; ;pic18f4525.h: 4641: };
[; ;pic18f4525.h: 4642: struct {
[; ;pic18f4525.h: 4643: unsigned :1;
[; ;pic18f4525.h: 4644: unsigned GO_DONE :1;
[; ;pic18f4525.h: 4645: };
[; ;pic18f4525.h: 4646: struct {
[; ;pic18f4525.h: 4647: unsigned :1;
[; ;pic18f4525.h: 4648: unsigned GODONE :1;
[; ;pic18f4525.h: 4649: };
[; ;pic18f4525.h: 4650: } ADCON0bits_t;
[; ;pic18f4525.h: 4651: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4525.h: 4726: extern volatile unsigned short ADRES @ 0xFC3;
"4728
[; ;pic18f4525.h: 4728: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4525.h: 4733: extern volatile unsigned char ADRESL @ 0xFC3;
"4735
[; ;pic18f4525.h: 4735: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4525.h: 4740: extern volatile unsigned char ADRESH @ 0xFC4;
"4742
[; ;pic18f4525.h: 4742: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4525.h: 4747: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4749
[; ;pic18f4525.h: 4749: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4525.h: 4752: typedef union {
[; ;pic18f4525.h: 4753: struct {
[; ;pic18f4525.h: 4754: unsigned SEN :1;
[; ;pic18f4525.h: 4755: unsigned RSEN :1;
[; ;pic18f4525.h: 4756: unsigned PEN :1;
[; ;pic18f4525.h: 4757: unsigned RCEN :1;
[; ;pic18f4525.h: 4758: unsigned ACKEN :1;
[; ;pic18f4525.h: 4759: unsigned ACKDT :1;
[; ;pic18f4525.h: 4760: unsigned ACKSTAT :1;
[; ;pic18f4525.h: 4761: unsigned GCEN :1;
[; ;pic18f4525.h: 4762: };
[; ;pic18f4525.h: 4763: } SSPCON2bits_t;
[; ;pic18f4525.h: 4764: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4525.h: 4809: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4811
[; ;pic18f4525.h: 4811: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4525.h: 4814: typedef union {
[; ;pic18f4525.h: 4815: struct {
[; ;pic18f4525.h: 4816: unsigned SSPM :4;
[; ;pic18f4525.h: 4817: unsigned CKP :1;
[; ;pic18f4525.h: 4818: unsigned SSPEN :1;
[; ;pic18f4525.h: 4819: unsigned SSPOV :1;
[; ;pic18f4525.h: 4820: unsigned WCOL :1;
[; ;pic18f4525.h: 4821: };
[; ;pic18f4525.h: 4822: struct {
[; ;pic18f4525.h: 4823: unsigned SSPM0 :1;
[; ;pic18f4525.h: 4824: unsigned SSPM1 :1;
[; ;pic18f4525.h: 4825: unsigned SSPM2 :1;
[; ;pic18f4525.h: 4826: unsigned SSPM3 :1;
[; ;pic18f4525.h: 4827: };
[; ;pic18f4525.h: 4828: } SSPCON1bits_t;
[; ;pic18f4525.h: 4829: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4525.h: 4879: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4881
[; ;pic18f4525.h: 4881: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4525.h: 4884: typedef union {
[; ;pic18f4525.h: 4885: struct {
[; ;pic18f4525.h: 4886: unsigned :2;
[; ;pic18f4525.h: 4887: unsigned R_NOT_W :1;
[; ;pic18f4525.h: 4888: };
[; ;pic18f4525.h: 4889: struct {
[; ;pic18f4525.h: 4890: unsigned :5;
[; ;pic18f4525.h: 4891: unsigned D_NOT_A :1;
[; ;pic18f4525.h: 4892: };
[; ;pic18f4525.h: 4893: struct {
[; ;pic18f4525.h: 4894: unsigned BF :1;
[; ;pic18f4525.h: 4895: unsigned UA :1;
[; ;pic18f4525.h: 4896: unsigned R_nW :1;
[; ;pic18f4525.h: 4897: unsigned S :1;
[; ;pic18f4525.h: 4898: unsigned P :1;
[; ;pic18f4525.h: 4899: unsigned D_nA :1;
[; ;pic18f4525.h: 4900: unsigned CKE :1;
[; ;pic18f4525.h: 4901: unsigned SMP :1;
[; ;pic18f4525.h: 4902: };
[; ;pic18f4525.h: 4903: struct {
[; ;pic18f4525.h: 4904: unsigned :2;
[; ;pic18f4525.h: 4905: unsigned R :1;
[; ;pic18f4525.h: 4906: unsigned :2;
[; ;pic18f4525.h: 4907: unsigned D :1;
[; ;pic18f4525.h: 4908: };
[; ;pic18f4525.h: 4909: struct {
[; ;pic18f4525.h: 4910: unsigned :2;
[; ;pic18f4525.h: 4911: unsigned W :1;
[; ;pic18f4525.h: 4912: unsigned :2;
[; ;pic18f4525.h: 4913: unsigned A :1;
[; ;pic18f4525.h: 4914: };
[; ;pic18f4525.h: 4915: struct {
[; ;pic18f4525.h: 4916: unsigned :2;
[; ;pic18f4525.h: 4917: unsigned nW :1;
[; ;pic18f4525.h: 4918: unsigned :2;
[; ;pic18f4525.h: 4919: unsigned nA :1;
[; ;pic18f4525.h: 4920: };
[; ;pic18f4525.h: 4921: struct {
[; ;pic18f4525.h: 4922: unsigned :2;
[; ;pic18f4525.h: 4923: unsigned R_W :1;
[; ;pic18f4525.h: 4924: unsigned :2;
[; ;pic18f4525.h: 4925: unsigned D_A :1;
[; ;pic18f4525.h: 4926: };
[; ;pic18f4525.h: 4927: struct {
[; ;pic18f4525.h: 4928: unsigned :2;
[; ;pic18f4525.h: 4929: unsigned NOT_WRITE :1;
[; ;pic18f4525.h: 4930: };
[; ;pic18f4525.h: 4931: struct {
[; ;pic18f4525.h: 4932: unsigned :5;
[; ;pic18f4525.h: 4933: unsigned NOT_ADDRESS :1;
[; ;pic18f4525.h: 4934: };
[; ;pic18f4525.h: 4935: struct {
[; ;pic18f4525.h: 4936: unsigned :2;
[; ;pic18f4525.h: 4937: unsigned nWRITE :1;
[; ;pic18f4525.h: 4938: unsigned :2;
[; ;pic18f4525.h: 4939: unsigned nADDRESS :1;
[; ;pic18f4525.h: 4940: };
[; ;pic18f4525.h: 4941: struct {
[; ;pic18f4525.h: 4942: unsigned :2;
[; ;pic18f4525.h: 4943: unsigned RW :1;
[; ;pic18f4525.h: 4944: unsigned START :1;
[; ;pic18f4525.h: 4945: unsigned STOP :1;
[; ;pic18f4525.h: 4946: unsigned DA :1;
[; ;pic18f4525.h: 4947: };
[; ;pic18f4525.h: 4948: struct {
[; ;pic18f4525.h: 4949: unsigned :2;
[; ;pic18f4525.h: 4950: unsigned NOT_W :1;
[; ;pic18f4525.h: 4951: unsigned :2;
[; ;pic18f4525.h: 4952: unsigned NOT_A :1;
[; ;pic18f4525.h: 4953: };
[; ;pic18f4525.h: 4954: } SSPSTATbits_t;
[; ;pic18f4525.h: 4955: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4525.h: 5100: extern volatile unsigned char SSPADD @ 0xFC8;
"5102
[; ;pic18f4525.h: 5102: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4525.h: 5107: extern volatile unsigned char SSPBUF @ 0xFC9;
"5109
[; ;pic18f4525.h: 5109: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4525.h: 5114: extern volatile unsigned char T2CON @ 0xFCA;
"5116
[; ;pic18f4525.h: 5116: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4525.h: 5119: typedef union {
[; ;pic18f4525.h: 5120: struct {
[; ;pic18f4525.h: 5121: unsigned T2CKPS :2;
[; ;pic18f4525.h: 5122: unsigned TMR2ON :1;
[; ;pic18f4525.h: 5123: unsigned TOUTPS :4;
[; ;pic18f4525.h: 5124: };
[; ;pic18f4525.h: 5125: struct {
[; ;pic18f4525.h: 5126: unsigned T2CKPS0 :1;
[; ;pic18f4525.h: 5127: unsigned T2CKPS1 :1;
[; ;pic18f4525.h: 5128: unsigned :1;
[; ;pic18f4525.h: 5129: unsigned T2OUTPS0 :1;
[; ;pic18f4525.h: 5130: unsigned T2OUTPS1 :1;
[; ;pic18f4525.h: 5131: unsigned T2OUTPS2 :1;
[; ;pic18f4525.h: 5132: unsigned T2OUTPS3 :1;
[; ;pic18f4525.h: 5133: };
[; ;pic18f4525.h: 5134: struct {
[; ;pic18f4525.h: 5135: unsigned :3;
[; ;pic18f4525.h: 5136: unsigned TOUTPS0 :1;
[; ;pic18f4525.h: 5137: unsigned TOUTPS1 :1;
[; ;pic18f4525.h: 5138: unsigned TOUTPS2 :1;
[; ;pic18f4525.h: 5139: unsigned TOUTPS3 :1;
[; ;pic18f4525.h: 5140: };
[; ;pic18f4525.h: 5141: } T2CONbits_t;
[; ;pic18f4525.h: 5142: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4525.h: 5212: extern volatile unsigned char PR2 @ 0xFCB;
"5214
[; ;pic18f4525.h: 5214: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4525.h: 5217: extern volatile unsigned char MEMCON @ 0xFCB;
"5219
[; ;pic18f4525.h: 5219: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4525.h: 5222: typedef union {
[; ;pic18f4525.h: 5223: struct {
[; ;pic18f4525.h: 5224: unsigned :7;
[; ;pic18f4525.h: 5225: unsigned EBDIS :1;
[; ;pic18f4525.h: 5226: };
[; ;pic18f4525.h: 5227: struct {
[; ;pic18f4525.h: 5228: unsigned :4;
[; ;pic18f4525.h: 5229: unsigned WAIT0 :1;
[; ;pic18f4525.h: 5230: };
[; ;pic18f4525.h: 5231: struct {
[; ;pic18f4525.h: 5232: unsigned :5;
[; ;pic18f4525.h: 5233: unsigned WAIT1 :1;
[; ;pic18f4525.h: 5234: };
[; ;pic18f4525.h: 5235: struct {
[; ;pic18f4525.h: 5236: unsigned WM0 :1;
[; ;pic18f4525.h: 5237: };
[; ;pic18f4525.h: 5238: struct {
[; ;pic18f4525.h: 5239: unsigned :1;
[; ;pic18f4525.h: 5240: unsigned WM1 :1;
[; ;pic18f4525.h: 5241: };
[; ;pic18f4525.h: 5242: } PR2bits_t;
[; ;pic18f4525.h: 5243: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4525.h: 5271: typedef union {
[; ;pic18f4525.h: 5272: struct {
[; ;pic18f4525.h: 5273: unsigned :7;
[; ;pic18f4525.h: 5274: unsigned EBDIS :1;
[; ;pic18f4525.h: 5275: };
[; ;pic18f4525.h: 5276: struct {
[; ;pic18f4525.h: 5277: unsigned :4;
[; ;pic18f4525.h: 5278: unsigned WAIT0 :1;
[; ;pic18f4525.h: 5279: };
[; ;pic18f4525.h: 5280: struct {
[; ;pic18f4525.h: 5281: unsigned :5;
[; ;pic18f4525.h: 5282: unsigned WAIT1 :1;
[; ;pic18f4525.h: 5283: };
[; ;pic18f4525.h: 5284: struct {
[; ;pic18f4525.h: 5285: unsigned WM0 :1;
[; ;pic18f4525.h: 5286: };
[; ;pic18f4525.h: 5287: struct {
[; ;pic18f4525.h: 5288: unsigned :1;
[; ;pic18f4525.h: 5289: unsigned WM1 :1;
[; ;pic18f4525.h: 5290: };
[; ;pic18f4525.h: 5291: } MEMCONbits_t;
[; ;pic18f4525.h: 5292: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4525.h: 5322: extern volatile unsigned char TMR2 @ 0xFCC;
"5324
[; ;pic18f4525.h: 5324: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4525.h: 5329: extern volatile unsigned char T1CON @ 0xFCD;
"5331
[; ;pic18f4525.h: 5331: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4525.h: 5334: typedef union {
[; ;pic18f4525.h: 5335: struct {
[; ;pic18f4525.h: 5336: unsigned :2;
[; ;pic18f4525.h: 5337: unsigned NOT_T1SYNC :1;
[; ;pic18f4525.h: 5338: };
[; ;pic18f4525.h: 5339: struct {
[; ;pic18f4525.h: 5340: unsigned TMR1ON :1;
[; ;pic18f4525.h: 5341: unsigned TMR1CS :1;
[; ;pic18f4525.h: 5342: unsigned nT1SYNC :1;
[; ;pic18f4525.h: 5343: unsigned T1OSCEN :1;
[; ;pic18f4525.h: 5344: unsigned T1CKPS :2;
[; ;pic18f4525.h: 5345: unsigned T1RUN :1;
[; ;pic18f4525.h: 5346: unsigned RD16 :1;
[; ;pic18f4525.h: 5347: };
[; ;pic18f4525.h: 5348: struct {
[; ;pic18f4525.h: 5349: unsigned :2;
[; ;pic18f4525.h: 5350: unsigned T1SYNC :1;
[; ;pic18f4525.h: 5351: unsigned :1;
[; ;pic18f4525.h: 5352: unsigned T1CKPS0 :1;
[; ;pic18f4525.h: 5353: unsigned T1CKPS1 :1;
[; ;pic18f4525.h: 5354: };
[; ;pic18f4525.h: 5355: struct {
[; ;pic18f4525.h: 5356: unsigned :3;
[; ;pic18f4525.h: 5357: unsigned SOSCEN :1;
[; ;pic18f4525.h: 5358: unsigned :3;
[; ;pic18f4525.h: 5359: unsigned T1RD16 :1;
[; ;pic18f4525.h: 5360: };
[; ;pic18f4525.h: 5361: } T1CONbits_t;
[; ;pic18f4525.h: 5362: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4525.h: 5432: extern volatile unsigned short TMR1 @ 0xFCE;
"5434
[; ;pic18f4525.h: 5434: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4525.h: 5439: extern volatile unsigned char TMR1L @ 0xFCE;
"5441
[; ;pic18f4525.h: 5441: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4525.h: 5446: extern volatile unsigned char TMR1H @ 0xFCF;
"5448
[; ;pic18f4525.h: 5448: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4525.h: 5453: extern volatile unsigned char RCON @ 0xFD0;
"5455
[; ;pic18f4525.h: 5455: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4525.h: 5458: typedef union {
[; ;pic18f4525.h: 5459: struct {
[; ;pic18f4525.h: 5460: unsigned NOT_BOR :1;
[; ;pic18f4525.h: 5461: };
[; ;pic18f4525.h: 5462: struct {
[; ;pic18f4525.h: 5463: unsigned :1;
[; ;pic18f4525.h: 5464: unsigned NOT_POR :1;
[; ;pic18f4525.h: 5465: };
[; ;pic18f4525.h: 5466: struct {
[; ;pic18f4525.h: 5467: unsigned :2;
[; ;pic18f4525.h: 5468: unsigned NOT_PD :1;
[; ;pic18f4525.h: 5469: };
[; ;pic18f4525.h: 5470: struct {
[; ;pic18f4525.h: 5471: unsigned :3;
[; ;pic18f4525.h: 5472: unsigned NOT_TO :1;
[; ;pic18f4525.h: 5473: };
[; ;pic18f4525.h: 5474: struct {
[; ;pic18f4525.h: 5475: unsigned :4;
[; ;pic18f4525.h: 5476: unsigned NOT_RI :1;
[; ;pic18f4525.h: 5477: };
[; ;pic18f4525.h: 5478: struct {
[; ;pic18f4525.h: 5479: unsigned nBOR :1;
[; ;pic18f4525.h: 5480: unsigned nPOR :1;
[; ;pic18f4525.h: 5481: unsigned nPD :1;
[; ;pic18f4525.h: 5482: unsigned nTO :1;
[; ;pic18f4525.h: 5483: unsigned nRI :1;
[; ;pic18f4525.h: 5484: unsigned :1;
[; ;pic18f4525.h: 5485: unsigned SBOREN :1;
[; ;pic18f4525.h: 5486: unsigned IPEN :1;
[; ;pic18f4525.h: 5487: };
[; ;pic18f4525.h: 5488: struct {
[; ;pic18f4525.h: 5489: unsigned BOR :1;
[; ;pic18f4525.h: 5490: unsigned POR :1;
[; ;pic18f4525.h: 5491: unsigned PD :1;
[; ;pic18f4525.h: 5492: unsigned TO :1;
[; ;pic18f4525.h: 5493: unsigned RI :1;
[; ;pic18f4525.h: 5494: };
[; ;pic18f4525.h: 5495: } RCONbits_t;
[; ;pic18f4525.h: 5496: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4525.h: 5586: extern volatile unsigned char WDTCON @ 0xFD1;
"5588
[; ;pic18f4525.h: 5588: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4525.h: 5591: typedef union {
[; ;pic18f4525.h: 5592: struct {
[; ;pic18f4525.h: 5593: unsigned SWDTEN :1;
[; ;pic18f4525.h: 5594: };
[; ;pic18f4525.h: 5595: struct {
[; ;pic18f4525.h: 5596: unsigned SWDTE :1;
[; ;pic18f4525.h: 5597: };
[; ;pic18f4525.h: 5598: } WDTCONbits_t;
[; ;pic18f4525.h: 5599: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4525.h: 5614: extern volatile unsigned char HLVDCON @ 0xFD2;
"5616
[; ;pic18f4525.h: 5616: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4525.h: 5619: extern volatile unsigned char LVDCON @ 0xFD2;
"5621
[; ;pic18f4525.h: 5621: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4525.h: 5624: typedef union {
[; ;pic18f4525.h: 5625: struct {
[; ;pic18f4525.h: 5626: unsigned HLVDL :4;
[; ;pic18f4525.h: 5627: unsigned HLVDEN :1;
[; ;pic18f4525.h: 5628: unsigned IVRST :1;
[; ;pic18f4525.h: 5629: unsigned :1;
[; ;pic18f4525.h: 5630: unsigned VDIRMAG :1;
[; ;pic18f4525.h: 5631: };
[; ;pic18f4525.h: 5632: struct {
[; ;pic18f4525.h: 5633: unsigned HLVDL0 :1;
[; ;pic18f4525.h: 5634: unsigned HLVDL1 :1;
[; ;pic18f4525.h: 5635: unsigned HLVDL2 :1;
[; ;pic18f4525.h: 5636: unsigned HLVDL3 :1;
[; ;pic18f4525.h: 5637: };
[; ;pic18f4525.h: 5638: struct {
[; ;pic18f4525.h: 5639: unsigned LVDL0 :1;
[; ;pic18f4525.h: 5640: unsigned LVDL1 :1;
[; ;pic18f4525.h: 5641: unsigned LVDL2 :1;
[; ;pic18f4525.h: 5642: unsigned LVDL3 :1;
[; ;pic18f4525.h: 5643: unsigned LVDEN :1;
[; ;pic18f4525.h: 5644: unsigned IRVST :1;
[; ;pic18f4525.h: 5645: };
[; ;pic18f4525.h: 5646: struct {
[; ;pic18f4525.h: 5647: unsigned LVV0 :1;
[; ;pic18f4525.h: 5648: unsigned LVV1 :1;
[; ;pic18f4525.h: 5649: unsigned LVV2 :1;
[; ;pic18f4525.h: 5650: unsigned LVV3 :1;
[; ;pic18f4525.h: 5651: unsigned :1;
[; ;pic18f4525.h: 5652: unsigned BGST :1;
[; ;pic18f4525.h: 5653: };
[; ;pic18f4525.h: 5654: } HLVDCONbits_t;
[; ;pic18f4525.h: 5655: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4525.h: 5753: typedef union {
[; ;pic18f4525.h: 5754: struct {
[; ;pic18f4525.h: 5755: unsigned HLVDL :4;
[; ;pic18f4525.h: 5756: unsigned HLVDEN :1;
[; ;pic18f4525.h: 5757: unsigned IVRST :1;
[; ;pic18f4525.h: 5758: unsigned :1;
[; ;pic18f4525.h: 5759: unsigned VDIRMAG :1;
[; ;pic18f4525.h: 5760: };
[; ;pic18f4525.h: 5761: struct {
[; ;pic18f4525.h: 5762: unsigned HLVDL0 :1;
[; ;pic18f4525.h: 5763: unsigned HLVDL1 :1;
[; ;pic18f4525.h: 5764: unsigned HLVDL2 :1;
[; ;pic18f4525.h: 5765: unsigned HLVDL3 :1;
[; ;pic18f4525.h: 5766: };
[; ;pic18f4525.h: 5767: struct {
[; ;pic18f4525.h: 5768: unsigned LVDL0 :1;
[; ;pic18f4525.h: 5769: unsigned LVDL1 :1;
[; ;pic18f4525.h: 5770: unsigned LVDL2 :1;
[; ;pic18f4525.h: 5771: unsigned LVDL3 :1;
[; ;pic18f4525.h: 5772: unsigned LVDEN :1;
[; ;pic18f4525.h: 5773: unsigned IRVST :1;
[; ;pic18f4525.h: 5774: };
[; ;pic18f4525.h: 5775: struct {
[; ;pic18f4525.h: 5776: unsigned LVV0 :1;
[; ;pic18f4525.h: 5777: unsigned LVV1 :1;
[; ;pic18f4525.h: 5778: unsigned LVV2 :1;
[; ;pic18f4525.h: 5779: unsigned LVV3 :1;
[; ;pic18f4525.h: 5780: unsigned :1;
[; ;pic18f4525.h: 5781: unsigned BGST :1;
[; ;pic18f4525.h: 5782: };
[; ;pic18f4525.h: 5783: } LVDCONbits_t;
[; ;pic18f4525.h: 5784: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4525.h: 5884: extern volatile unsigned char OSCCON @ 0xFD3;
"5886
[; ;pic18f4525.h: 5886: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4525.h: 5889: typedef union {
[; ;pic18f4525.h: 5890: struct {
[; ;pic18f4525.h: 5891: unsigned SCS :2;
[; ;pic18f4525.h: 5892: unsigned IOFS :1;
[; ;pic18f4525.h: 5893: unsigned OSTS :1;
[; ;pic18f4525.h: 5894: unsigned IRCF :3;
[; ;pic18f4525.h: 5895: unsigned IDLEN :1;
[; ;pic18f4525.h: 5896: };
[; ;pic18f4525.h: 5897: struct {
[; ;pic18f4525.h: 5898: unsigned SCS0 :1;
[; ;pic18f4525.h: 5899: unsigned SCS1 :1;
[; ;pic18f4525.h: 5900: unsigned FLTS :1;
[; ;pic18f4525.h: 5901: unsigned :1;
[; ;pic18f4525.h: 5902: unsigned IRCF0 :1;
[; ;pic18f4525.h: 5903: unsigned IRCF1 :1;
[; ;pic18f4525.h: 5904: unsigned IRCF2 :1;
[; ;pic18f4525.h: 5905: };
[; ;pic18f4525.h: 5906: } OSCCONbits_t;
[; ;pic18f4525.h: 5907: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4525.h: 5967: extern volatile unsigned char T0CON @ 0xFD5;
"5969
[; ;pic18f4525.h: 5969: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4525.h: 5972: typedef union {
[; ;pic18f4525.h: 5973: struct {
[; ;pic18f4525.h: 5974: unsigned T0PS :3;
[; ;pic18f4525.h: 5975: unsigned PSA :1;
[; ;pic18f4525.h: 5976: unsigned T0SE :1;
[; ;pic18f4525.h: 5977: unsigned T0CS :1;
[; ;pic18f4525.h: 5978: unsigned T08BIT :1;
[; ;pic18f4525.h: 5979: unsigned TMR0ON :1;
[; ;pic18f4525.h: 5980: };
[; ;pic18f4525.h: 5981: struct {
[; ;pic18f4525.h: 5982: unsigned T0PS0 :1;
[; ;pic18f4525.h: 5983: unsigned T0PS1 :1;
[; ;pic18f4525.h: 5984: unsigned T0PS2 :1;
[; ;pic18f4525.h: 5985: unsigned :3;
[; ;pic18f4525.h: 5986: unsigned T016BIT :1;
[; ;pic18f4525.h: 5987: };
[; ;pic18f4525.h: 5988: } T0CONbits_t;
[; ;pic18f4525.h: 5989: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4525.h: 6044: extern volatile unsigned short TMR0 @ 0xFD6;
"6046
[; ;pic18f4525.h: 6046: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4525.h: 6051: extern volatile unsigned char TMR0L @ 0xFD6;
"6053
[; ;pic18f4525.h: 6053: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4525.h: 6058: extern volatile unsigned char TMR0H @ 0xFD7;
"6060
[; ;pic18f4525.h: 6060: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4525.h: 6065: extern volatile unsigned char STATUS @ 0xFD8;
"6067
[; ;pic18f4525.h: 6067: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4525.h: 6070: typedef union {
[; ;pic18f4525.h: 6071: struct {
[; ;pic18f4525.h: 6072: unsigned C :1;
[; ;pic18f4525.h: 6073: unsigned DC :1;
[; ;pic18f4525.h: 6074: unsigned Z :1;
[; ;pic18f4525.h: 6075: unsigned OV :1;
[; ;pic18f4525.h: 6076: unsigned N :1;
[; ;pic18f4525.h: 6077: };
[; ;pic18f4525.h: 6078: struct {
[; ;pic18f4525.h: 6079: unsigned CARRY :1;
[; ;pic18f4525.h: 6080: unsigned :1;
[; ;pic18f4525.h: 6081: unsigned ZERO :1;
[; ;pic18f4525.h: 6082: unsigned OVERFLOW :1;
[; ;pic18f4525.h: 6083: unsigned NEGATIVE :1;
[; ;pic18f4525.h: 6084: };
[; ;pic18f4525.h: 6085: } STATUSbits_t;
[; ;pic18f4525.h: 6086: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4525.h: 6136: extern volatile unsigned short FSR2 @ 0xFD9;
"6138
[; ;pic18f4525.h: 6138: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4525.h: 6143: extern volatile unsigned char FSR2L @ 0xFD9;
"6145
[; ;pic18f4525.h: 6145: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4525.h: 6150: extern volatile unsigned char FSR2H @ 0xFDA;
"6152
[; ;pic18f4525.h: 6152: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4525.h: 6157: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6159
[; ;pic18f4525.h: 6159: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4525.h: 6164: extern volatile unsigned char PREINC2 @ 0xFDC;
"6166
[; ;pic18f4525.h: 6166: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4525.h: 6171: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6173
[; ;pic18f4525.h: 6173: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4525.h: 6178: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6180
[; ;pic18f4525.h: 6180: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4525.h: 6185: extern volatile unsigned char INDF2 @ 0xFDF;
"6187
[; ;pic18f4525.h: 6187: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4525.h: 6192: extern volatile unsigned char BSR @ 0xFE0;
"6194
[; ;pic18f4525.h: 6194: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4525.h: 6199: extern volatile unsigned short FSR1 @ 0xFE1;
"6201
[; ;pic18f4525.h: 6201: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4525.h: 6206: extern volatile unsigned char FSR1L @ 0xFE1;
"6208
[; ;pic18f4525.h: 6208: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4525.h: 6213: extern volatile unsigned char FSR1H @ 0xFE2;
"6215
[; ;pic18f4525.h: 6215: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4525.h: 6220: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6222
[; ;pic18f4525.h: 6222: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4525.h: 6227: extern volatile unsigned char PREINC1 @ 0xFE4;
"6229
[; ;pic18f4525.h: 6229: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4525.h: 6234: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6236
[; ;pic18f4525.h: 6236: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4525.h: 6241: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6243
[; ;pic18f4525.h: 6243: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4525.h: 6248: extern volatile unsigned char INDF1 @ 0xFE7;
"6250
[; ;pic18f4525.h: 6250: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4525.h: 6255: extern volatile unsigned char WREG @ 0xFE8;
"6257
[; ;pic18f4525.h: 6257: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4525.h: 6267: extern volatile unsigned short FSR0 @ 0xFE9;
"6269
[; ;pic18f4525.h: 6269: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4525.h: 6274: extern volatile unsigned char FSR0L @ 0xFE9;
"6276
[; ;pic18f4525.h: 6276: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4525.h: 6281: extern volatile unsigned char FSR0H @ 0xFEA;
"6283
[; ;pic18f4525.h: 6283: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4525.h: 6288: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6290
[; ;pic18f4525.h: 6290: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4525.h: 6295: extern volatile unsigned char PREINC0 @ 0xFEC;
"6297
[; ;pic18f4525.h: 6297: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4525.h: 6302: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6304
[; ;pic18f4525.h: 6304: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4525.h: 6309: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6311
[; ;pic18f4525.h: 6311: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4525.h: 6316: extern volatile unsigned char INDF0 @ 0xFEF;
"6318
[; ;pic18f4525.h: 6318: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4525.h: 6323: extern volatile unsigned char INTCON3 @ 0xFF0;
"6325
[; ;pic18f4525.h: 6325: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4525.h: 6328: typedef union {
[; ;pic18f4525.h: 6329: struct {
[; ;pic18f4525.h: 6330: unsigned INT1IF :1;
[; ;pic18f4525.h: 6331: unsigned INT2IF :1;
[; ;pic18f4525.h: 6332: unsigned :1;
[; ;pic18f4525.h: 6333: unsigned INT1IE :1;
[; ;pic18f4525.h: 6334: unsigned INT2IE :1;
[; ;pic18f4525.h: 6335: unsigned :1;
[; ;pic18f4525.h: 6336: unsigned INT1IP :1;
[; ;pic18f4525.h: 6337: unsigned INT2IP :1;
[; ;pic18f4525.h: 6338: };
[; ;pic18f4525.h: 6339: struct {
[; ;pic18f4525.h: 6340: unsigned INT1F :1;
[; ;pic18f4525.h: 6341: unsigned INT2F :1;
[; ;pic18f4525.h: 6342: unsigned :1;
[; ;pic18f4525.h: 6343: unsigned INT1E :1;
[; ;pic18f4525.h: 6344: unsigned INT2E :1;
[; ;pic18f4525.h: 6345: unsigned :1;
[; ;pic18f4525.h: 6346: unsigned INT1P :1;
[; ;pic18f4525.h: 6347: unsigned INT2P :1;
[; ;pic18f4525.h: 6348: };
[; ;pic18f4525.h: 6349: } INTCON3bits_t;
[; ;pic18f4525.h: 6350: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4525.h: 6415: extern volatile unsigned char INTCON2 @ 0xFF1;
"6417
[; ;pic18f4525.h: 6417: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4525.h: 6420: typedef union {
[; ;pic18f4525.h: 6421: struct {
[; ;pic18f4525.h: 6422: unsigned :7;
[; ;pic18f4525.h: 6423: unsigned NOT_RBPU :1;
[; ;pic18f4525.h: 6424: };
[; ;pic18f4525.h: 6425: struct {
[; ;pic18f4525.h: 6426: unsigned RBIP :1;
[; ;pic18f4525.h: 6427: unsigned :1;
[; ;pic18f4525.h: 6428: unsigned TMR0IP :1;
[; ;pic18f4525.h: 6429: unsigned :1;
[; ;pic18f4525.h: 6430: unsigned INTEDG2 :1;
[; ;pic18f4525.h: 6431: unsigned INTEDG1 :1;
[; ;pic18f4525.h: 6432: unsigned INTEDG0 :1;
[; ;pic18f4525.h: 6433: unsigned nRBPU :1;
[; ;pic18f4525.h: 6434: };
[; ;pic18f4525.h: 6435: struct {
[; ;pic18f4525.h: 6436: unsigned :7;
[; ;pic18f4525.h: 6437: unsigned RBPU :1;
[; ;pic18f4525.h: 6438: };
[; ;pic18f4525.h: 6439: } INTCON2bits_t;
[; ;pic18f4525.h: 6440: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4525.h: 6485: extern volatile unsigned char INTCON @ 0xFF2;
"6487
[; ;pic18f4525.h: 6487: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4525.h: 6490: typedef union {
[; ;pic18f4525.h: 6491: struct {
[; ;pic18f4525.h: 6492: unsigned RBIF :1;
[; ;pic18f4525.h: 6493: unsigned INT0IF :1;
[; ;pic18f4525.h: 6494: unsigned TMR0IF :1;
[; ;pic18f4525.h: 6495: unsigned RBIE :1;
[; ;pic18f4525.h: 6496: unsigned INT0IE :1;
[; ;pic18f4525.h: 6497: unsigned TMR0IE :1;
[; ;pic18f4525.h: 6498: unsigned PEIE_GIEL :1;
[; ;pic18f4525.h: 6499: unsigned GIE_GIEH :1;
[; ;pic18f4525.h: 6500: };
[; ;pic18f4525.h: 6501: struct {
[; ;pic18f4525.h: 6502: unsigned :1;
[; ;pic18f4525.h: 6503: unsigned INT0F :1;
[; ;pic18f4525.h: 6504: unsigned T0IF :1;
[; ;pic18f4525.h: 6505: unsigned :1;
[; ;pic18f4525.h: 6506: unsigned INT0E :1;
[; ;pic18f4525.h: 6507: unsigned T0IE :1;
[; ;pic18f4525.h: 6508: unsigned PEIE :1;
[; ;pic18f4525.h: 6509: unsigned GIE :1;
[; ;pic18f4525.h: 6510: };
[; ;pic18f4525.h: 6511: struct {
[; ;pic18f4525.h: 6512: unsigned :6;
[; ;pic18f4525.h: 6513: unsigned GIEL :1;
[; ;pic18f4525.h: 6514: unsigned GIEH :1;
[; ;pic18f4525.h: 6515: };
[; ;pic18f4525.h: 6516: } INTCONbits_t;
[; ;pic18f4525.h: 6517: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4525.h: 6602: extern volatile unsigned short PROD @ 0xFF3;
"6604
[; ;pic18f4525.h: 6604: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4525.h: 6609: extern volatile unsigned char PRODL @ 0xFF3;
"6611
[; ;pic18f4525.h: 6611: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4525.h: 6616: extern volatile unsigned char PRODH @ 0xFF4;
"6618
[; ;pic18f4525.h: 6618: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4525.h: 6623: extern volatile unsigned char TABLAT @ 0xFF5;
"6625
[; ;pic18f4525.h: 6625: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4525.h: 6631: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6634
[; ;pic18f4525.h: 6634: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4525.h: 6639: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6641
[; ;pic18f4525.h: 6641: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4525.h: 6646: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6648
[; ;pic18f4525.h: 6648: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4525.h: 6653: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6655
[; ;pic18f4525.h: 6655: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4525.h: 6661: extern volatile unsigned short long PCLAT @ 0xFF9;
"6664
[; ;pic18f4525.h: 6664: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4525.h: 6668: extern volatile unsigned short long PC @ 0xFF9;
"6671
[; ;pic18f4525.h: 6671: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4525.h: 6676: extern volatile unsigned char PCL @ 0xFF9;
"6678
[; ;pic18f4525.h: 6678: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4525.h: 6683: extern volatile unsigned char PCLATH @ 0xFFA;
"6685
[; ;pic18f4525.h: 6685: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4525.h: 6690: extern volatile unsigned char PCLATU @ 0xFFB;
"6692
[; ;pic18f4525.h: 6692: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4525.h: 6697: extern volatile unsigned char STKPTR @ 0xFFC;
"6699
[; ;pic18f4525.h: 6699: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4525.h: 6702: typedef union {
[; ;pic18f4525.h: 6703: struct {
[; ;pic18f4525.h: 6704: unsigned STKPTR :5;
[; ;pic18f4525.h: 6705: unsigned :1;
[; ;pic18f4525.h: 6706: unsigned STKUNF :1;
[; ;pic18f4525.h: 6707: unsigned STKFUL :1;
[; ;pic18f4525.h: 6708: };
[; ;pic18f4525.h: 6709: struct {
[; ;pic18f4525.h: 6710: unsigned STKPTR0 :1;
[; ;pic18f4525.h: 6711: unsigned STKPTR1 :1;
[; ;pic18f4525.h: 6712: unsigned STKPTR2 :1;
[; ;pic18f4525.h: 6713: unsigned STKPTR3 :1;
[; ;pic18f4525.h: 6714: unsigned STKPTR4 :1;
[; ;pic18f4525.h: 6715: unsigned :2;
[; ;pic18f4525.h: 6716: unsigned STKOVF :1;
[; ;pic18f4525.h: 6717: };
[; ;pic18f4525.h: 6718: struct {
[; ;pic18f4525.h: 6719: unsigned SP0 :1;
[; ;pic18f4525.h: 6720: unsigned SP1 :1;
[; ;pic18f4525.h: 6721: unsigned SP2 :1;
[; ;pic18f4525.h: 6722: unsigned SP3 :1;
[; ;pic18f4525.h: 6723: unsigned SP4 :1;
[; ;pic18f4525.h: 6724: };
[; ;pic18f4525.h: 6725: } STKPTRbits_t;
[; ;pic18f4525.h: 6726: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4525.h: 6802: extern volatile unsigned short long TOS @ 0xFFD;
"6805
[; ;pic18f4525.h: 6805: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4525.h: 6810: extern volatile unsigned char TOSL @ 0xFFD;
"6812
[; ;pic18f4525.h: 6812: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4525.h: 6817: extern volatile unsigned char TOSH @ 0xFFE;
"6819
[; ;pic18f4525.h: 6819: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4525.h: 6824: extern volatile unsigned char TOSU @ 0xFFF;
"6826
[; ;pic18f4525.h: 6826: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4525.h: 6836: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4525.h: 6838: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4525.h: 6840: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4525.h: 6842: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4525.h: 6844: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4525.h: 6846: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4525.h: 6848: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4525.h: 6850: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4525.h: 6852: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4525.h: 6854: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4525.h: 6856: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4525.h: 6858: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4525.h: 6860: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4525.h: 6862: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4525.h: 6864: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4525.h: 6866: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4525.h: 6868: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4525.h: 6870: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4525.h: 6872: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4525.h: 6874: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4525.h: 6876: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4525.h: 6878: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 6880: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 6882: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 6884: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 6886: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4525.h: 6888: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4525.h: 6890: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4525.h: 6892: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4525.h: 6894: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4525.h: 6896: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4525.h: 6898: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4525.h: 6900: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4525.h: 6902: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4525.h: 6904: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4525.h: 6906: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4525.h: 6908: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4525.h: 6910: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4525.h: 6912: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4525.h: 6914: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4525.h: 6916: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4525.h: 6918: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4525.h: 6920: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 6922: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4525.h: 6924: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4525.h: 6926: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4525.h: 6928: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4525.h: 6930: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4525.h: 6932: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4525.h: 6934: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4525.h: 6936: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4525.h: 6938: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4525.h: 6940: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4525.h: 6942: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4525.h: 6944: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4525.h: 6946: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4525.h: 6948: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4525.h: 6950: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4525.h: 6952: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4525.h: 6954: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4525.h: 6956: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4525.h: 6958: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4525.h: 6960: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 6962: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4525.h: 6964: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4525.h: 6966: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4525.h: 6968: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4525.h: 6970: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4525.h: 6972: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4525.h: 6974: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4525.h: 6976: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4525.h: 6978: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4525.h: 6980: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4525.h: 6982: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4525.h: 6984: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4525.h: 6986: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4525.h: 6988: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4525.h: 6990: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4525.h: 6992: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4525.h: 6994: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4525.h: 6996: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4525.h: 6998: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4525.h: 7000: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4525.h: 7002: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 7004: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4525.h: 7006: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4525.h: 7008: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4525.h: 7010: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4525.h: 7012: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4525.h: 7014: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4525.h: 7016: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4525.h: 7018: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4525.h: 7020: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4525.h: 7022: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4525.h: 7024: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4525.h: 7026: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7028: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4525.h: 7030: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4525.h: 7032: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4525.h: 7034: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4525.h: 7036: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4525.h: 7038: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7040: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4525.h: 7042: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7044: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7046: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7048: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4525.h: 7050: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4525.h: 7052: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4525.h: 7054: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4525.h: 7056: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4525.h: 7058: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4525.h: 7060: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4525.h: 7062: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4525.h: 7064: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4525.h: 7066: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4525.h: 7068: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4525.h: 7070: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4525.h: 7072: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4525.h: 7074: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4525.h: 7076: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4525.h: 7078: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4525.h: 7080: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4525.h: 7082: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4525.h: 7084: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7086: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7088: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7090: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7092: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7094: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4525.h: 7096: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4525.h: 7098: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4525.h: 7100: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 7102: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4525.h: 7104: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4525.h: 7106: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4525.h: 7108: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4525.h: 7110: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4525.h: 7112: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4525.h: 7114: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4525.h: 7116: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4525.h: 7118: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4525.h: 7120: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4525.h: 7122: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4525.h: 7124: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4525.h: 7126: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4525.h: 7128: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4525.h: 7130: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4525.h: 7132: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4525.h: 7134: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4525.h: 7136: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4525.h: 7138: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4525.h: 7140: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4525.h: 7142: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4525.h: 7144: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4525.h: 7146: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4525.h: 7148: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4525.h: 7150: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4525.h: 7152: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4525.h: 7154: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4525.h: 7156: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4525.h: 7158: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4525.h: 7160: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4525.h: 7162: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4525.h: 7164: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4525.h: 7166: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4525.h: 7168: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4525.h: 7170: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4525.h: 7172: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4525.h: 7174: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4525.h: 7176: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4525.h: 7178: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4525.h: 7180: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4525.h: 7182: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4525.h: 7184: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4525.h: 7186: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4525.h: 7188: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4525.h: 7190: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4525.h: 7192: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4525.h: 7194: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4525.h: 7196: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4525.h: 7198: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4525.h: 7200: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4525.h: 7202: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4525.h: 7204: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4525.h: 7206: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4525.h: 7208: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4525.h: 7210: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4525.h: 7212: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4525.h: 7214: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4525.h: 7216: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4525.h: 7218: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4525.h: 7220: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4525.h: 7222: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4525.h: 7224: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4525.h: 7226: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4525.h: 7228: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4525.h: 7230: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4525.h: 7232: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4525.h: 7234: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4525.h: 7236: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4525.h: 7238: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4525.h: 7240: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4525.h: 7242: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4525.h: 7244: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4525.h: 7246: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4525.h: 7248: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4525.h: 7250: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4525.h: 7252: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4525.h: 7254: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4525.h: 7256: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4525.h: 7258: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4525.h: 7260: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4525.h: 7262: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4525.h: 7264: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4525.h: 7266: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4525.h: 7268: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4525.h: 7270: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4525.h: 7272: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4525.h: 7274: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4525.h: 7276: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4525.h: 7278: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4525.h: 7280: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4525.h: 7282: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4525.h: 7284: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4525.h: 7286: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4525.h: 7288: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4525.h: 7290: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4525.h: 7292: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4525.h: 7294: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4525.h: 7296: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4525.h: 7298: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4525.h: 7300: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4525.h: 7302: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4525.h: 7304: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4525.h: 7306: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4525.h: 7308: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4525.h: 7310: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4525.h: 7312: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4525.h: 7314: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4525.h: 7316: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4525.h: 7318: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4525.h: 7320: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4525.h: 7322: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4525.h: 7324: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4525.h: 7326: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4525.h: 7328: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4525.h: 7330: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4525.h: 7332: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 7334: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4525.h: 7336: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4525.h: 7338: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4525.h: 7340: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4525.h: 7342: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4525.h: 7344: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4525.h: 7346: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4525.h: 7348: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4525.h: 7350: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4525.h: 7352: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 7354: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4525.h: 7356: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7358: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 7360: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4525.h: 7362: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 7364: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 7366: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 7368: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4525.h: 7370: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4525.h: 7372: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4525.h: 7374: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 7376: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4525.h: 7378: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 7380: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4525.h: 7382: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4525.h: 7384: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4525.h: 7386: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7388: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 7390: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7392: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4525.h: 7394: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4525.h: 7396: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4525.h: 7398: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4525.h: 7400: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4525.h: 7402: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4525.h: 7404: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4525.h: 7406: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4525.h: 7408: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4525.h: 7410: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4525.h: 7412: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4525.h: 7414: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4525.h: 7416: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4525.h: 7418: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4525.h: 7420: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4525.h: 7422: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 7424: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 7426: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 7428: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4525.h: 7430: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4525.h: 7432: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4525.h: 7434: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4525.h: 7436: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4525.h: 7438: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 7440: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4525.h: 7442: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4525.h: 7444: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4525.h: 7446: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4525.h: 7448: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4525.h: 7450: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4525.h: 7452: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4525.h: 7454: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4525.h: 7456: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4525.h: 7458: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4525.h: 7460: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4525.h: 7462: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4525.h: 7464: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4525.h: 7466: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4525.h: 7468: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4525.h: 7470: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4525.h: 7472: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4525.h: 7474: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4525.h: 7476: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4525.h: 7478: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4525.h: 7480: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4525.h: 7482: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4525.h: 7484: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4525.h: 7486: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4525.h: 7488: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4525.h: 7490: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4525.h: 7492: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4525.h: 7494: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4525.h: 7496: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4525.h: 7498: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4525.h: 7500: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4525.h: 7502: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4525.h: 7504: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4525.h: 7506: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4525.h: 7508: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4525.h: 7510: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4525.h: 7512: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4525.h: 7514: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4525.h: 7516: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 7518: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4525.h: 7520: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4525.h: 7522: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4525.h: 7524: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4525.h: 7526: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4525.h: 7528: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4525.h: 7530: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4525.h: 7532: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4525.h: 7534: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4525.h: 7536: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4525.h: 7538: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4525.h: 7540: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4525.h: 7542: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4525.h: 7544: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4525.h: 7546: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4525.h: 7548: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4525.h: 7550: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4525.h: 7552: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4525.h: 7554: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4525.h: 7556: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4525.h: 7558: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4525.h: 7560: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4525.h: 7562: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4525.h: 7564: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4525.h: 7566: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4525.h: 7568: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4525.h: 7570: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4525.h: 7572: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4525.h: 7574: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4525.h: 7576: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4525.h: 7578: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4525.h: 7580: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4525.h: 7582: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4525.h: 7584: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4525.h: 7586: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4525.h: 7588: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4525.h: 7590: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4525.h: 7592: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4525.h: 7594: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4525.h: 7596: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4525.h: 7598: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4525.h: 7600: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4525.h: 7602: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4525.h: 7604: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4525.h: 7606: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 7608: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 7610: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 7612: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 7614: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 7616: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4525.h: 7618: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4525.h: 7620: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4525.h: 7622: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7624: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4525.h: 7626: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4525.h: 7628: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4525.h: 7630: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4525.h: 7632: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4525.h: 7634: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7636: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7638: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 7640: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4525.h: 7642: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4525.h: 7644: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4525.h: 7646: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4525.h: 7648: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4525.h: 7650: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4525.h: 7652: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4525.h: 7654: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4525.h: 7656: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4525.h: 7658: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4525.h: 7660: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4525.h: 7662: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4525.h: 7664: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4525.h: 7666: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4525.h: 7668: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4525.h: 7670: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4525.h: 7672: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4525.h: 7674: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4525.h: 7676: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4525.h: 7678: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4525.h: 7680: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4525.h: 7682: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4525.h: 7684: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4525.h: 7686: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 7688: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4525.h: 7690: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4525.h: 7692: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4525.h: 7694: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4525.h: 7696: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4525.h: 7698: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4525.h: 7700: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4525.h: 7702: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4525.h: 7704: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4525.h: 7706: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4525.h: 7708: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4525.h: 7710: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4525.h: 7712: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4525.h: 7714: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4525.h: 7716: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4525.h: 7718: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4525.h: 7720: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4525.h: 7722: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4525.h: 7724: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4525.h: 7726: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4525.h: 7728: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4525.h: 7730: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4525.h: 7732: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4525.h: 7734: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4525.h: 7736: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4525.h: 7738: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4525.h: 7740: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4525.h: 7742: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4525.h: 7744: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4525.h: 7746: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4525.h: 7748: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4525.h: 7750: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4525.h: 7752: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4525.h: 7754: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4525.h: 7756: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4525.h: 7758: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4525.h: 7760: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4525.h: 7762: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4525.h: 7764: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4525.h: 7766: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4525.h: 7768: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4525.h: 7770: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4525.h: 7772: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4525.h: 7774: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4525.h: 7776: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4525.h: 7778: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4525.h: 7780: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4525.h: 7782: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4525.h: 7784: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4525.h: 7786: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4525.h: 7788: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4525.h: 7790: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4525.h: 7792: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4525.h: 7794: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4525.h: 7796: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4525.h: 7798: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4525.h: 7800: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4525.h: 7802: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4525.h: 7804: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4525.h: 7806: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4525.h: 7808: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4525.h: 7810: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4525.h: 7812: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4525.h: 7814: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4525.h: 7816: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4525.h: 7818: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4525.h: 7820: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4525.h: 7822: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4525.h: 7824: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4525.h: 7826: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4525.h: 7828: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4525.h: 7830: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4525.h: 7832: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4525.h: 7834: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4525.h: 7836: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4525.h: 7838: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4525.h: 7840: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4525.h: 7842: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4525.h: 7844: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4525.h: 7846: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4525.h: 7848: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4525.h: 7850: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4525.h: 7852: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4525.h: 7854: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4525.h: 7856: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4525.h: 7858: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4525.h: 7860: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4525.h: 7862: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4525.h: 7864: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4525.h: 7866: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4525.h: 7868: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4525.h: 7870: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4525.h: 7872: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4525.h: 7874: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4525.h: 7876: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4525.h: 7878: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4525.h: 7880: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4525.h: 7882: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4525.h: 7884: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4525.h: 7886: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4525.h: 7888: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4525.h: 7890: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4525.h: 7892: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4525.h: 7894: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4525.h: 7896: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4525.h: 7898: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4525.h: 7900: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4525.h: 7902: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4525.h: 7904: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4525.h: 7906: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4525.h: 7908: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4525.h: 7910: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4525.h: 7912: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4525.h: 7914: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4525.h: 7916: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4525.h: 7918: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4525.h: 7920: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4525.h: 7922: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4525.h: 7924: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4525.h: 7926: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4525.h: 7928: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4525.h: 7930: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4525.h: 7932: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4525.h: 7934: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4525.h: 7936: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4525.h: 7938: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4525.h: 7940: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4525.h: 7942: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4525.h: 7944: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4525.h: 7946: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4525.h: 7948: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4525.h: 7950: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4525.h: 7952: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4525.h: 7954: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4525.h: 7956: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4525.h: 7958: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4525.h: 7960: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4525.h: 7962: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4525.h: 7964: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4525.h: 7966: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4525.h: 7968: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4525.h: 7970: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4525.h: 7972: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4525.h: 7974: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4525.h: 7976: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 7978: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4525.h: 7980: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4525.h: 7982: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4525.h: 7984: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4525.h: 7986: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4525.h: 7988: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4525.h: 7990: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4525.h: 7992: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 7994: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4525.h: 7996: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4525.h: 7998: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4525.h: 8000: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4525.h: 8002: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 8004: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4525.h: 8006: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4525.h: 8008: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4525.h: 8010: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4525.h: 8012: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4525.h: 8014: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4525.h: 8016: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4525.h: 8018: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4525.h: 8020: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4525.h: 8022: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4525.h: 8024: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4525.h: 8026: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4525.h: 8028: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4525.h: 8030: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4525.h: 8032: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4525.h: 8034: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4525.h: 8036: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;RobotLib.h: 116: void init();
[; ;RobotLib.h: 119: void initOutputs();
[; ;RobotLib.h: 120: void pinMode(char pin,char mode);
[; ;RobotLib.h: 121: void digitalWrite(char pin, char state);
[; ;RobotLib.h: 122: char digitalRead(char pin);
[; ;RobotLib.h: 125: int analogRead(char pin);
[; ;RobotLib.h: 126: void initADC();
[; ;RobotLib.h: 129: void attachInterrupt();
[; ;RobotLib.h: 130: void detachInterrupt();
[; ;RobotLib.h: 133: void initLCD();
[; ;RobotLib.h: 134: void lcd_clear();
[; ;RobotLib.h: 135: void lcd_setCursor(char x,char y);
[; ;RobotLib.h: 136: void lcd_print_int(int entity);
[; ;RobotLib.h: 137: void lcd_print_char(char entity);
[; ;RobotLib.h: 138: void lcd_print_long(long int entity);
[; ;RobotLib.h: 139: void lcd_print_float(float entity);
[; ;RobotLib.h: 140: void lcd_print_string(char *entity);
[; ;RobotLib.h: 153: unsigned long int micros();
[; ;RobotLib.h: 154: unsigned long int millis();
[; ;RobotLib.h: 155: void delay_ms();
[; ;RobotLib.h: 156: void delayMicroseconds();
"5 RobotLib.c
[v _init `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 5: void init(){
[e :U _init ]
[f ]
[; ;RobotLib.c: 6: initOutputs();
"6
[e ( _initOutputs ..  ]
[; ;RobotLib.c: 7: initADC();
"7
[e ( _initADC ..  ]
[; ;RobotLib.c: 8: initLCD();
"8
[e ( _initLCD ..  ]
[; ;RobotLib.c: 9: }
"9
[e :UE 269 ]
}
"11
[v _lcdPulse `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 11: void lcdPulse(){
[e :U _lcdPulse ]
[f ]
[; ;RobotLib.c: 12: PORTDbits.RD3=1;
"12
[e = . . _PORTDbits 0 3 -> -> 1 `i `uc ]
[; ;RobotLib.c: 13: _delay((unsigned long)((50)*(40000000/4000000.0)));
"13
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;RobotLib.c: 14: PORTDbits.RD3=0;
"14
[e = . . _PORTDbits 0 3 -> -> 0 `i `uc ]
[; ;RobotLib.c: 15: _delay((unsigned long)((50)*(40000000/4000000.0)));
"15
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;RobotLib.c: 16: }
"16
[e :UE 270 ]
}
"18
[v _lcdCmd `(v ~T0 @X0 1 ef1`uc ]
{
[; ;RobotLib.c: 18: void lcdCmd(char cmd){
[e :U _lcdCmd ]
[v _cmd `uc ~T0 @X0 1 r1 ]
[f ]
[; ;RobotLib.c: 19: PORTDbits.RD2 = 0;
"19
[e = . . _PORTDbits 0 2 -> -> 0 `i `uc ]
[; ;RobotLib.c: 20: LATD = (LATD&0x0f)|(cmd&0xf0);
"20
[e = _LATD -> | & -> _LATD `i -> 15 `i & -> _cmd `i -> 240 `i `uc ]
[; ;RobotLib.c: 21: lcdPulse();
"21
[e ( _lcdPulse ..  ]
[; ;RobotLib.c: 22: LATD = (LATD&0x0f)|((cmd<<4)&0xf0);
"22
[e = _LATD -> | & -> _LATD `i -> 15 `i & << -> _cmd `i -> 4 `i -> 240 `i `uc ]
[; ;RobotLib.c: 23: lcdPulse();
"23
[e ( _lcdPulse ..  ]
[; ;RobotLib.c: 24: _delay((unsigned long)((1)*(40000000/4000.0)));
"24
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 40000000 `l `d .4000.0 `ul ]
[; ;RobotLib.c: 25: }
"25
[e :UE 271 ]
}
"27
[v _initLCD `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 27: void initLCD(){
[e :U _initLCD ]
[f ]
[; ;RobotLib.c: 29: TRISD &= 0x03;
"29
[e =& _TRISD -> -> 3 `i `uc ]
[; ;RobotLib.c: 30: LATD &= 0b00001111;
"30
[e =& _LATD -> -> 15 `i `uc ]
[; ;RobotLib.c: 31: PORTDbits.RD3 = 0;
"31
[e = . . _PORTDbits 0 3 -> -> 0 `i `uc ]
[; ;RobotLib.c: 32: PORTDbits.RD2 = 0;
"32
[e = . . _PORTDbits 0 2 -> -> 0 `i `uc ]
[; ;RobotLib.c: 33: for(char i = 0; i<3; i++){
"33
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 3 `i 273  ]
[e $U 274  ]
[e :U 273 ]
{
[; ;RobotLib.c: 34: _delay((unsigned long)((1)*(40000000/4000.0)));
"34
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 40000000 `l `d .4000.0 `ul ]
[; ;RobotLib.c: 35: LATD = (LATD&0x0f)|0x30;
"35
[e = _LATD -> | & -> _LATD `i -> 15 `i -> 48 `i `uc ]
[; ;RobotLib.c: 36: lcdPulse();
"36
[e ( _lcdPulse ..  ]
"37
}
"33
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 3 `i 273  ]
[e :U 274 ]
"37
}
[; ;RobotLib.c: 37: }
[; ;RobotLib.c: 38: LATD = (LATD&0x0f)|0x20;
"38
[e = _LATD -> | & -> _LATD `i -> 15 `i -> 32 `i `uc ]
[; ;RobotLib.c: 39: lcdPulse();
"39
[e ( _lcdPulse ..  ]
[; ;RobotLib.c: 40: _delay((unsigned long)((1)*(40000000/4000.0)));
"40
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 40000000 `l `d .4000.0 `ul ]
[; ;RobotLib.c: 41: lcdCmd(0x28);
"41
[e ( _lcdCmd (1 -> -> 40 `i `uc ]
[; ;RobotLib.c: 42: lcdCmd(0x01);
"42
[e ( _lcdCmd (1 -> -> 1 `i `uc ]
[; ;RobotLib.c: 43: lcdCmd(0x06);
"43
[e ( _lcdCmd (1 -> -> 6 `i `uc ]
[; ;RobotLib.c: 44: lcdCmd(0x0C);
"44
[e ( _lcdCmd (1 -> -> 12 `i `uc ]
[; ;RobotLib.c: 45: lcdCmd(0x02);
"45
[e ( _lcdCmd (1 -> -> 2 `i `uc ]
[; ;RobotLib.c: 46: lcdCmd(0x01);
"46
[e ( _lcdCmd (1 -> -> 1 `i `uc ]
[; ;RobotLib.c: 47: }
"47
[e :UE 272 ]
}
"49
[v _lcd_setCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;RobotLib.c: 49: void lcd_setCursor(unsigned char x,unsigned char y){
[e :U _lcd_setCursor ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RobotLib.c: 50: lcdCmd(0x02);
"50
[e ( _lcdCmd (1 -> -> 2 `i `uc ]
[; ;RobotLib.c: 51: lcdCmd((unsigned char)0x80+x+(unsigned char)0x40*y);
"51
[e ( _lcdCmd (1 -> + + -> -> -> 128 `i `uc `i -> _x `i * -> -> -> 64 `i `uc `i -> _y `i `uc ]
[; ;RobotLib.c: 52: }
"52
[e :UE 276 ]
}
"54
[v _lcd_clear `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 54: void lcd_clear(){
[e :U _lcd_clear ]
[f ]
[; ;RobotLib.c: 55: lcdCmd(0x01);
"55
[e ( _lcdCmd (1 -> -> 1 `i `uc ]
[; ;RobotLib.c: 56: }
"56
[e :UE 277 ]
}
"58
[v _lcd_print_char `(v ~T0 @X0 1 ef1`uc ]
{
[; ;RobotLib.c: 58: void lcd_print_char(char entity){
[e :U _lcd_print_char ]
[v _entity `uc ~T0 @X0 1 r1 ]
[f ]
[; ;RobotLib.c: 59: PORTDbits.RD2 = 1;
"59
[e = . . _PORTDbits 0 2 -> -> 1 `i `uc ]
[; ;RobotLib.c: 60: LATD = (LATD&0x0f)|(entity & 0xf0);
"60
[e = _LATD -> | & -> _LATD `i -> 15 `i & -> _entity `i -> 240 `i `uc ]
[; ;RobotLib.c: 61: lcdPulse();
"61
[e ( _lcdPulse ..  ]
[; ;RobotLib.c: 62: LATD = (LATD&0x0f)|((entity<<4)&0xf0);
"62
[e = _LATD -> | & -> _LATD `i -> 15 `i & << -> _entity `i -> 4 `i -> 240 `i `uc ]
[; ;RobotLib.c: 63: lcdPulse();
"63
[e ( _lcdPulse ..  ]
[; ;RobotLib.c: 64: }
"64
[e :UE 278 ]
}
"66
[v _lcd_print_string `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;RobotLib.c: 66: void lcd_print_string(char *entity){
[e :U _lcd_print_string ]
[v _entity `*uc ~T0 @X0 1 r1 ]
[f ]
[; ;RobotLib.c: 67: while(*entity)
"67
[e $U 280  ]
[e :U 281 ]
[; ;RobotLib.c: 68: {
"68
{
[; ;RobotLib.c: 69: lcd_print_char(*entity);
"69
[e ( _lcd_print_char (1 *U _entity ]
[; ;RobotLib.c: 70: entity++;
"70
[e ++ _entity * -> -> 1 `i `x -> -> # *U _entity `i `x ]
"71
}
[e :U 280 ]
"67
[e $ != -> *U _entity `i -> -> -> 0 `i `uc `i 281  ]
[e :U 282 ]
[; ;RobotLib.c: 71: }
[; ;RobotLib.c: 72: }
"72
[e :UE 279 ]
}
"74
[v _intToStr `(v ~T0 @X0 1 ef2`*uc`l ]
{
[; ;RobotLib.c: 74: void intToStr(char* buff, long int value){
[e :U _intToStr ]
[v _buff `*uc ~T0 @X0 1 r1 ]
[v _value `l ~T0 @X0 1 r2 ]
[f ]
"75
[v _workBuff `uc ~T0 @X0 -> 16 `i a ]
"76
[v _valueBuff `l ~T0 @X0 1 a ]
[; ;RobotLib.c: 75: char workBuff[16];
[; ;RobotLib.c: 76: long int valueBuff = value;
[e = _valueBuff _value ]
[; ;RobotLib.c: 77: if(value == 0){
"77
[e $ ! == _value -> -> 0 `i `l 284  ]
{
[; ;RobotLib.c: 78: buff [0] = 0;
"78
[e = *U + _buff * -> -> 0 `i `x -> -> # *U _buff `i `x -> -> 0 `i `uc ]
[; ;RobotLib.c: 79: return;
"79
[e $UE 283  ]
"80
}
[e :U 284 ]
"81
[v _i `uc ~T0 @X0 1 a ]
[; ;RobotLib.c: 80: }
[; ;RobotLib.c: 81: char i = 15;
[e = _i -> -> 15 `i `uc ]
[; ;RobotLib.c: 82: while(valueBuff!=0){
"82
[e $U 285  ]
[e :U 286 ]
{
"83
[v _num `uc ~T0 @X0 1 a ]
[; ;RobotLib.c: 83: char num = valueBuff%10;
[e = _num -> % _valueBuff -> -> 10 `i `l `uc ]
[; ;RobotLib.c: 84: workBuff[i] = num+0x30;
"84
[e = *U + &U _workBuff * -> _i `ux -> -> # *U &U _workBuff `ui `ux -> + -> _num `i -> 48 `i `uc ]
[; ;RobotLib.c: 85: valueBuff = (valueBuff - num)/10;
"85
[e = _valueBuff / - _valueBuff -> _num `l -> -> 10 `i `l ]
[; ;RobotLib.c: 86: i--;
"86
[e -- _i -> -> 1 `i `uc ]
"87
}
[e :U 285 ]
"82
[e $ != _valueBuff -> -> 0 `i `l 286  ]
[e :U 287 ]
[; ;RobotLib.c: 87: }
[; ;RobotLib.c: 88: if(value<0)
"88
[e $ ! < _value -> -> 0 `i `l 288  ]
[; ;RobotLib.c: 89: workBuff[i] = '-';
"89
[e = *U + &U _workBuff * -> _i `ux -> -> # *U &U _workBuff `ui `ux -> -> 45 `ui `uc ]
[e $U 289  ]
"90
[e :U 288 ]
[; ;RobotLib.c: 90: else i++;
[e ++ _i -> -> 1 `i `uc ]
[e :U 289 ]
"92
[v _j `uc ~T0 @X0 1 a ]
[; ;RobotLib.c: 92: char j=0;
[e = _j -> -> 0 `i `uc ]
[; ;RobotLib.c: 93: for(;i<=15;i++){
"93
{
[e $ <= -> _i `i -> 15 `i 290  ]
[e $U 291  ]
[e :U 290 ]
{
[; ;RobotLib.c: 94: buff[j]=workBuff[i];
"94
[e = *U + _buff * -> _j `ux -> -> # *U _buff `ui `ux *U + &U _workBuff * -> _i `ux -> -> # *U &U _workBuff `ui `ux ]
[; ;RobotLib.c: 95: j++;
"95
[e ++ _j -> -> 1 `i `uc ]
"96
}
"93
[e ++ _i -> -> 1 `i `uc ]
[e $ <= -> _i `i -> 15 `i 290  ]
[e :U 291 ]
"96
}
[; ;RobotLib.c: 96: }
[; ;RobotLib.c: 97: }
"97
[e :UE 283 ]
}
"99
[v _lcd_print_int `(v ~T0 @X0 1 ef1`i ]
{
[; ;RobotLib.c: 99: void lcd_print_int(int entity){
[e :U _lcd_print_int ]
[v _entity `i ~T0 @X0 1 r1 ]
[f ]
"100
[v _buff `uc ~T0 @X0 -> 16 `i a ]
[; ;RobotLib.c: 100: char buff[16];
[; ;RobotLib.c: 101: intToStr(buff, entity);
"101
[e ( _intToStr (2 , &U _buff -> _entity `l ]
[; ;RobotLib.c: 102: lcd_print_string(buff);
"102
[e ( _lcd_print_string (1 &U _buff ]
[; ;RobotLib.c: 103: }
"103
[e :UE 293 ]
}
"105
[v _lcd_print_long `(v ~T0 @X0 1 ef1`l ]
{
[; ;RobotLib.c: 105: void lcd_print_long(long int entity){
[e :U _lcd_print_long ]
[v _entity `l ~T0 @X0 1 r1 ]
[f ]
"106
[v _buff `uc ~T0 @X0 -> 16 `i a ]
[; ;RobotLib.c: 106: char buff[16];
[; ;RobotLib.c: 107: intToStr(buff, entity);
"107
[e ( _intToStr (2 , &U _buff _entity ]
[; ;RobotLib.c: 108: lcd_print_string(buff);
"108
[e ( _lcd_print_string (1 &U _buff ]
[; ;RobotLib.c: 109: }
"109
[e :UE 294 ]
}
[; ;RobotLib.c: 111: void lcd_print_float(float entity);
"113
[v _initOutputs `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 113: void initOutputs(){
[e :U _initOutputs ]
[f ]
[; ;RobotLib.c: 115: for(char i = 0; i<=7; i++)
"115
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ <= -> _i `i -> 7 `i 296  ]
[e $U 297  ]
"116
[e :U 296 ]
[; ;RobotLib.c: 116: pinMode(i, 1);
[e ( _pinMode (2 , _i -> -> 1 `i `uc ]
"115
[e ++ _i -> -> 1 `i `uc ]
[e $ <= -> _i `i -> 7 `i 296  ]
[e :U 297 ]
"116
}
[; ;RobotLib.c: 117: for(char i = 19; i<=22; i++){
"117
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 19 `i `uc ]
[e $ <= -> _i `i -> 22 `i 299  ]
[e $U 300  ]
[e :U 299 ]
{
[; ;RobotLib.c: 118: pinMode(i, 0);
"118
[e ( _pinMode (2 , _i -> -> 0 `i `uc ]
[; ;RobotLib.c: 119: digitalWrite(i, 0);
"119
[e ( _digitalWrite (2 , _i -> -> 0 `i `uc ]
"120
}
"117
[e ++ _i -> -> 1 `i `uc ]
[e $ <= -> _i `i -> 22 `i 299  ]
[e :U 300 ]
"120
}
[; ;RobotLib.c: 120: }}
[e :UE 295 ]
}
"122
[v _pinMode `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;RobotLib.c: 122: void pinMode(char pin,char mode){
[e :U _pinMode ]
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RobotLib.c: 123: switch(pin)
"123
[e $U 304  ]
[; ;RobotLib.c: 124: {
"124
{
[; ;RobotLib.c: 125: case 0:
"125
[e :U 305 ]
[; ;RobotLib.c: 126: if(mode)
"126
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 306  ]
[; ;RobotLib.c: 127: TRISA0 = 1;
"127
[e = _TRISA0 -> -> 1 `i `b ]
[e $U 307  ]
"128
[e :U 306 ]
[; ;RobotLib.c: 128: else
[; ;RobotLib.c: 129: TRISA0 = 0;
"129
[e = _TRISA0 -> -> 0 `i `b ]
[e :U 307 ]
[; ;RobotLib.c: 130: break;
"130
[e $U 303  ]
[; ;RobotLib.c: 132: case 1:
"132
[e :U 308 ]
[; ;RobotLib.c: 133: if(mode)
"133
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 309  ]
[; ;RobotLib.c: 134: TRISA1 = 1;
"134
[e = _TRISA1 -> -> 1 `i `b ]
[e $U 310  ]
"135
[e :U 309 ]
[; ;RobotLib.c: 135: else
[; ;RobotLib.c: 136: TRISA1 = 0;
"136
[e = _TRISA1 -> -> 0 `i `b ]
[e :U 310 ]
[; ;RobotLib.c: 137: break;
"137
[e $U 303  ]
[; ;RobotLib.c: 139: case 2:
"139
[e :U 311 ]
[; ;RobotLib.c: 140: if(mode)
"140
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 312  ]
[; ;RobotLib.c: 141: TRISA2 = 1;
"141
[e = _TRISA2 -> -> 1 `i `b ]
[e $U 313  ]
"142
[e :U 312 ]
[; ;RobotLib.c: 142: else
[; ;RobotLib.c: 143: TRISA2 = 0;
"143
[e = _TRISA2 -> -> 0 `i `b ]
[e :U 313 ]
[; ;RobotLib.c: 144: break;
"144
[e $U 303  ]
[; ;RobotLib.c: 146: case 3:
"146
[e :U 314 ]
[; ;RobotLib.c: 147: if(mode)
"147
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 315  ]
[; ;RobotLib.c: 148: TRISA3 = 1;
"148
[e = _TRISA3 -> -> 1 `i `b ]
[e $U 316  ]
"149
[e :U 315 ]
[; ;RobotLib.c: 149: else
[; ;RobotLib.c: 150: TRISA3 = 0;
"150
[e = _TRISA3 -> -> 0 `i `b ]
[e :U 316 ]
[; ;RobotLib.c: 151: break;
"151
[e $U 303  ]
[; ;RobotLib.c: 153: case 4:
"153
[e :U 317 ]
[; ;RobotLib.c: 154: if(mode)
"154
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 318  ]
[; ;RobotLib.c: 155: TRISA5 = 1;
"155
[e = _TRISA5 -> -> 1 `i `b ]
[e $U 319  ]
"156
[e :U 318 ]
[; ;RobotLib.c: 156: else
[; ;RobotLib.c: 157: TRISA5 = 0;
"157
[e = _TRISA5 -> -> 0 `i `b ]
[e :U 319 ]
[; ;RobotLib.c: 158: break;
"158
[e $U 303  ]
[; ;RobotLib.c: 160: case 5:
"160
[e :U 320 ]
[; ;RobotLib.c: 161: if(mode)
"161
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 321  ]
[; ;RobotLib.c: 162: TRISE0 = 1;
"162
[e = _TRISE0 -> -> 1 `i `b ]
[e $U 322  ]
"163
[e :U 321 ]
[; ;RobotLib.c: 163: else
[; ;RobotLib.c: 164: TRISE0 = 0;
"164
[e = _TRISE0 -> -> 0 `i `b ]
[e :U 322 ]
[; ;RobotLib.c: 165: break;
"165
[e $U 303  ]
[; ;RobotLib.c: 167: case 6:
"167
[e :U 323 ]
[; ;RobotLib.c: 168: if(mode)
"168
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 324  ]
[; ;RobotLib.c: 169: TRISE1 = 1;
"169
[e = _TRISE1 -> -> 1 `i `b ]
[e $U 325  ]
"170
[e :U 324 ]
[; ;RobotLib.c: 170: else
[; ;RobotLib.c: 171: TRISE1 = 0;
"171
[e = _TRISE1 -> -> 0 `i `b ]
[e :U 325 ]
[; ;RobotLib.c: 172: break;
"172
[e $U 303  ]
[; ;RobotLib.c: 174: case 7:
"174
[e :U 326 ]
[; ;RobotLib.c: 175: if(mode)
"175
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 327  ]
[; ;RobotLib.c: 176: TRISE2 = 1;
"176
[e = _TRISE2 -> -> 1 `i `b ]
[e $U 328  ]
"177
[e :U 327 ]
[; ;RobotLib.c: 177: else
[; ;RobotLib.c: 178: TRISE2 = 0;
"178
[e = _TRISE2 -> -> 0 `i `b ]
[e :U 328 ]
[; ;RobotLib.c: 179: break;
"179
[e $U 303  ]
[; ;RobotLib.c: 181: case 8:
"181
[e :U 329 ]
[; ;RobotLib.c: 182: if(mode)
"182
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 330  ]
[; ;RobotLib.c: 183: TRISC5 = 1;
"183
[e = _TRISC5 -> -> 1 `i `b ]
[e $U 331  ]
"184
[e :U 330 ]
[; ;RobotLib.c: 184: else
[; ;RobotLib.c: 185: TRISC5 = 0;
"185
[e = _TRISC5 -> -> 0 `i `b ]
[e :U 331 ]
[; ;RobotLib.c: 186: break;
"186
[e $U 303  ]
[; ;RobotLib.c: 188: case 9:
"188
[e :U 332 ]
[; ;RobotLib.c: 189: if(mode)
"189
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 333  ]
[; ;RobotLib.c: 190: TRISB4 = 1;
"190
[e = _TRISB4 -> -> 1 `i `b ]
[e $U 334  ]
"191
[e :U 333 ]
[; ;RobotLib.c: 191: else
[; ;RobotLib.c: 192: TRISB4 = 0;
"192
[e = _TRISB4 -> -> 0 `i `b ]
[e :U 334 ]
[; ;RobotLib.c: 193: break;
"193
[e $U 303  ]
[; ;RobotLib.c: 195: case 10:
"195
[e :U 335 ]
[; ;RobotLib.c: 196: if(mode)
"196
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 336  ]
[; ;RobotLib.c: 197: TRISB5 = 1;
"197
[e = _TRISB5 -> -> 1 `i `b ]
[e $U 337  ]
"198
[e :U 336 ]
[; ;RobotLib.c: 198: else
[; ;RobotLib.c: 199: TRISB5 = 0;
"199
[e = _TRISB5 -> -> 0 `i `b ]
[e :U 337 ]
[; ;RobotLib.c: 200: break;
"200
[e $U 303  ]
[; ;RobotLib.c: 202: case 11:
"202
[e :U 338 ]
[; ;RobotLib.c: 203: if(mode)
"203
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 339  ]
[; ;RobotLib.c: 204: TRISB0 = 1;
"204
[e = _TRISB0 -> -> 1 `i `b ]
[e $U 340  ]
"205
[e :U 339 ]
[; ;RobotLib.c: 205: else
[; ;RobotLib.c: 206: TRISB0 = 0;
"206
[e = _TRISB0 -> -> 0 `i `b ]
[e :U 340 ]
[; ;RobotLib.c: 207: break;
"207
[e $U 303  ]
[; ;RobotLib.c: 209: case 12:
"209
[e :U 341 ]
[; ;RobotLib.c: 210: if(mode)
"210
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 342  ]
[; ;RobotLib.c: 211: TRISC7 = 1;
"211
[e = _TRISC7 -> -> 1 `i `b ]
[e $U 343  ]
"212
[e :U 342 ]
[; ;RobotLib.c: 212: else
[; ;RobotLib.c: 213: TRISC7 = 0;
"213
[e = _TRISC7 -> -> 0 `i `b ]
[e :U 343 ]
[; ;RobotLib.c: 214: break;
"214
[e $U 303  ]
[; ;RobotLib.c: 216: case 13:
"216
[e :U 344 ]
[; ;RobotLib.c: 217: if(mode)
"217
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 345  ]
[; ;RobotLib.c: 218: TRISC6 = 1;
"218
[e = _TRISC6 -> -> 1 `i `b ]
[e $U 346  ]
"219
[e :U 345 ]
[; ;RobotLib.c: 219: else
[; ;RobotLib.c: 220: TRISC6 = 0;
"220
[e = _TRISC6 -> -> 0 `i `b ]
[e :U 346 ]
[; ;RobotLib.c: 221: break;
"221
[e $U 303  ]
[; ;RobotLib.c: 223: case 14:
"223
[e :U 347 ]
[; ;RobotLib.c: 224: if(mode)
"224
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 348  ]
[; ;RobotLib.c: 225: TRISC4 = 1;
"225
[e = _TRISC4 -> -> 1 `i `b ]
[e $U 349  ]
"226
[e :U 348 ]
[; ;RobotLib.c: 226: else
[; ;RobotLib.c: 227: TRISC4 = 0;
"227
[e = _TRISC4 -> -> 0 `i `b ]
[e :U 349 ]
[; ;RobotLib.c: 228: break;
"228
[e $U 303  ]
[; ;RobotLib.c: 230: case 15:
"230
[e :U 350 ]
[; ;RobotLib.c: 231: if(mode)
"231
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 351  ]
[; ;RobotLib.c: 232: TRISC3 = 1;
"232
[e = _TRISC3 -> -> 1 `i `b ]
[e $U 352  ]
"233
[e :U 351 ]
[; ;RobotLib.c: 233: else
[; ;RobotLib.c: 234: TRISC3 = 0;
"234
[e = _TRISC3 -> -> 0 `i `b ]
[e :U 352 ]
[; ;RobotLib.c: 235: break;
"235
[e $U 303  ]
[; ;RobotLib.c: 237: case 16:
"237
[e :U 353 ]
[; ;RobotLib.c: 238: if(mode)
"238
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 354  ]
[; ;RobotLib.c: 239: TRISA4 = 1;
"239
[e = _TRISA4 -> -> 1 `i `b ]
[e $U 355  ]
"240
[e :U 354 ]
[; ;RobotLib.c: 240: else
[; ;RobotLib.c: 241: TRISA4 = 0;
"241
[e = _TRISA4 -> -> 0 `i `b ]
[e :U 355 ]
[; ;RobotLib.c: 242: break;
"242
[e $U 303  ]
[; ;RobotLib.c: 244: case 17:
"244
[e :U 356 ]
[; ;RobotLib.c: 245: if(mode)
"245
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 357  ]
[; ;RobotLib.c: 246: TRISC0 = 1;
"246
[e = _TRISC0 -> -> 1 `i `b ]
[e $U 358  ]
"247
[e :U 357 ]
[; ;RobotLib.c: 247: else
[; ;RobotLib.c: 248: TRISC0 = 0;
"248
[e = _TRISC0 -> -> 0 `i `b ]
[e :U 358 ]
[; ;RobotLib.c: 249: break;
"249
[e $U 303  ]
[; ;RobotLib.c: 251: case 18:
"251
[e :U 359 ]
[; ;RobotLib.c: 252: if(mode)
"252
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 360  ]
[; ;RobotLib.c: 253: TRISB3 = 1;
"253
[e = _TRISB3 -> -> 1 `i `b ]
[e $U 361  ]
"254
[e :U 360 ]
[; ;RobotLib.c: 254: else
[; ;RobotLib.c: 255: TRISB3 = 0;
"255
[e = _TRISB3 -> -> 0 `i `b ]
[e :U 361 ]
[; ;RobotLib.c: 256: break;
"256
[e $U 303  ]
[; ;RobotLib.c: 258: case 19:
"258
[e :U 362 ]
[; ;RobotLib.c: 259: if(mode)
"259
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 363  ]
[; ;RobotLib.c: 260: TRISD0 = 1;
"260
[e = _TRISD0 -> -> 1 `i `b ]
[e $U 364  ]
"261
[e :U 363 ]
[; ;RobotLib.c: 261: else
[; ;RobotLib.c: 262: TRISD0 = 0;
"262
[e = _TRISD0 -> -> 0 `i `b ]
[e :U 364 ]
[; ;RobotLib.c: 263: break;
"263
[e $U 303  ]
[; ;RobotLib.c: 265: case 20:
"265
[e :U 365 ]
[; ;RobotLib.c: 266: if(mode)
"266
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 366  ]
[; ;RobotLib.c: 267: TRISD1 = 1;
"267
[e = _TRISD1 -> -> 1 `i `b ]
[e $U 367  ]
"268
[e :U 366 ]
[; ;RobotLib.c: 268: else
[; ;RobotLib.c: 269: TRISD1 = 0;
"269
[e = _TRISD1 -> -> 0 `i `b ]
[e :U 367 ]
[; ;RobotLib.c: 270: break;
"270
[e $U 303  ]
[; ;RobotLib.c: 273: case 21:
"273
[e :U 368 ]
[; ;RobotLib.c: 274: if(mode)
"274
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 369  ]
[; ;RobotLib.c: 275: TRISB1 = 1;
"275
[e = _TRISB1 -> -> 1 `i `b ]
[e $U 370  ]
"276
[e :U 369 ]
[; ;RobotLib.c: 276: else
[; ;RobotLib.c: 277: TRISB1 = 0;
"277
[e = _TRISB1 -> -> 0 `i `b ]
[e :U 370 ]
[; ;RobotLib.c: 278: break;
"278
[e $U 303  ]
[; ;RobotLib.c: 280: case 22:
"280
[e :U 371 ]
[; ;RobotLib.c: 281: if(mode)
"281
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 372  ]
[; ;RobotLib.c: 282: TRISB2 = 1;
"282
[e = _TRISB2 -> -> 1 `i `b ]
[e $U 373  ]
"283
[e :U 372 ]
[; ;RobotLib.c: 283: else
[; ;RobotLib.c: 284: TRISB2 = 0;
"284
[e = _TRISB2 -> -> 0 `i `b ]
[e :U 373 ]
[; ;RobotLib.c: 285: break;
"285
[e $U 303  ]
"287
}
[; ;RobotLib.c: 287: }
[e $U 303  ]
"123
[e :U 304 ]
[e [\ _pin , $ -> -> 0 `i `uc 305
 , $ -> -> 1 `i `uc 308
 , $ -> -> 2 `i `uc 311
 , $ -> -> 3 `i `uc 314
 , $ -> -> 4 `i `uc 317
 , $ -> -> 5 `i `uc 320
 , $ -> -> 6 `i `uc 323
 , $ -> -> 7 `i `uc 326
 , $ -> -> 8 `i `uc 329
 , $ -> -> 9 `i `uc 332
 , $ -> -> 10 `i `uc 335
 , $ -> -> 11 `i `uc 338
 , $ -> -> 12 `i `uc 341
 , $ -> -> 13 `i `uc 344
 , $ -> -> 14 `i `uc 347
 , $ -> -> 15 `i `uc 350
 , $ -> -> 16 `i `uc 353
 , $ -> -> 17 `i `uc 356
 , $ -> -> 18 `i `uc 359
 , $ -> -> 19 `i `uc 362
 , $ -> -> 20 `i `uc 365
 , $ -> -> 21 `i `uc 368
 , $ -> -> 22 `i `uc 371
 303 ]
"287
[e :U 303 ]
[; ;RobotLib.c: 288: }
"288
[e :UE 302 ]
}
"290
[v _digitalWrite `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;RobotLib.c: 290: void digitalWrite(char pin, char mode){
[e :U _digitalWrite ]
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RobotLib.c: 291: switch(pin)
"291
[e $U 376  ]
[; ;RobotLib.c: 292: {
"292
{
[; ;RobotLib.c: 293: case 0:
"293
[e :U 377 ]
[; ;RobotLib.c: 294: if(mode)
"294
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 378  ]
[; ;RobotLib.c: 295: LATAbits.LATA0 = 1;
"295
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[e $U 379  ]
"296
[e :U 378 ]
[; ;RobotLib.c: 296: else
[; ;RobotLib.c: 297: LATAbits.LATA0 = 0;
"297
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[e :U 379 ]
[; ;RobotLib.c: 298: break;
"298
[e $U 375  ]
[; ;RobotLib.c: 300: case 1:
"300
[e :U 380 ]
[; ;RobotLib.c: 301: if(mode)
"301
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 381  ]
[; ;RobotLib.c: 302: LATAbits.LATA1 = 1;
"302
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[e $U 382  ]
"303
[e :U 381 ]
[; ;RobotLib.c: 303: else
[; ;RobotLib.c: 304: LATAbits.LATA1 = 0;
"304
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
[e :U 382 ]
[; ;RobotLib.c: 305: break;
"305
[e $U 375  ]
[; ;RobotLib.c: 307: case 2:
"307
[e :U 383 ]
[; ;RobotLib.c: 308: if(mode)
"308
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 384  ]
[; ;RobotLib.c: 309: LATAbits.LATA2 = 1;
"309
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[e $U 385  ]
"310
[e :U 384 ]
[; ;RobotLib.c: 310: else
[; ;RobotLib.c: 311: LATAbits.LATA2 = 0;
"311
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[e :U 385 ]
[; ;RobotLib.c: 312: break;
"312
[e $U 375  ]
[; ;RobotLib.c: 314: case 3:
"314
[e :U 386 ]
[; ;RobotLib.c: 315: if(mode)
"315
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 387  ]
[; ;RobotLib.c: 316: LATAbits.LATA3 = 1;
"316
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[e $U 388  ]
"317
[e :U 387 ]
[; ;RobotLib.c: 317: else
[; ;RobotLib.c: 318: LATAbits.LATA3 = 0;
"318
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
[e :U 388 ]
[; ;RobotLib.c: 319: break;
"319
[e $U 375  ]
[; ;RobotLib.c: 321: case 4:
"321
[e :U 389 ]
[; ;RobotLib.c: 322: if(mode)
"322
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 390  ]
[; ;RobotLib.c: 323: LATAbits.LATA5 = 1;
"323
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
[e $U 391  ]
"324
[e :U 390 ]
[; ;RobotLib.c: 324: else
[; ;RobotLib.c: 325: LATAbits.LATA5 = 0;
"325
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[e :U 391 ]
[; ;RobotLib.c: 326: break;
"326
[e $U 375  ]
[; ;RobotLib.c: 328: case 5:
"328
[e :U 392 ]
[; ;RobotLib.c: 329: if(mode)
"329
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 393  ]
[; ;RobotLib.c: 330: LATEbits.LATE0 = 1;
"330
[e = . . _LATEbits 0 0 -> -> 1 `i `uc ]
[e $U 394  ]
"331
[e :U 393 ]
[; ;RobotLib.c: 331: else
[; ;RobotLib.c: 332: LATEbits.LATE0 = 0;
"332
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[e :U 394 ]
[; ;RobotLib.c: 333: break;
"333
[e $U 375  ]
[; ;RobotLib.c: 335: case 6:
"335
[e :U 395 ]
[; ;RobotLib.c: 336: if(mode)
"336
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 396  ]
[; ;RobotLib.c: 337: LATEbits.LATE1 = 1;
"337
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[e $U 397  ]
"338
[e :U 396 ]
[; ;RobotLib.c: 338: else
[; ;RobotLib.c: 339: LATEbits.LATE1 = 0;
"339
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[e :U 397 ]
[; ;RobotLib.c: 340: break;
"340
[e $U 375  ]
[; ;RobotLib.c: 342: case 7:
"342
[e :U 398 ]
[; ;RobotLib.c: 343: if(mode)
"343
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 399  ]
[; ;RobotLib.c: 344: LATEbits.LATE2 = 1;
"344
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[e $U 400  ]
"345
[e :U 399 ]
[; ;RobotLib.c: 345: else
[; ;RobotLib.c: 346: LATEbits.LATE2 = 0;
"346
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
[e :U 400 ]
[; ;RobotLib.c: 347: break;
"347
[e $U 375  ]
[; ;RobotLib.c: 349: case 8:
"349
[e :U 401 ]
[; ;RobotLib.c: 350: if(mode)
"350
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 402  ]
[; ;RobotLib.c: 351: LATCbits.LATC5 = 1;
"351
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[e $U 403  ]
"352
[e :U 402 ]
[; ;RobotLib.c: 352: else
[; ;RobotLib.c: 353: LATCbits.LATC5 = 0;
"353
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[e :U 403 ]
[; ;RobotLib.c: 354: break;
"354
[e $U 375  ]
[; ;RobotLib.c: 356: case 9:
"356
[e :U 404 ]
[; ;RobotLib.c: 357: if(mode)
"357
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 405  ]
[; ;RobotLib.c: 358: LATBbits.LATB4 = 1;
"358
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[e $U 406  ]
"359
[e :U 405 ]
[; ;RobotLib.c: 359: else
[; ;RobotLib.c: 360: LATBbits.LATB4 = 0;
"360
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[e :U 406 ]
[; ;RobotLib.c: 361: break;
"361
[e $U 375  ]
[; ;RobotLib.c: 363: case 10:
"363
[e :U 407 ]
[; ;RobotLib.c: 364: if(mode)
"364
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 408  ]
[; ;RobotLib.c: 365: LATBbits.LATB5 = 1;
"365
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[e $U 409  ]
"366
[e :U 408 ]
[; ;RobotLib.c: 366: else
[; ;RobotLib.c: 367: LATBbits.LATB5 = 0;
"367
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[e :U 409 ]
[; ;RobotLib.c: 368: break;
"368
[e $U 375  ]
[; ;RobotLib.c: 370: case 11:
"370
[e :U 410 ]
[; ;RobotLib.c: 371: if(mode)
"371
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 411  ]
[; ;RobotLib.c: 372: LATBbits.LATB0 = 1;
"372
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[e $U 412  ]
"373
[e :U 411 ]
[; ;RobotLib.c: 373: else
[; ;RobotLib.c: 374: LATBbits.LATB0 = 0;
"374
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[e :U 412 ]
[; ;RobotLib.c: 375: break;
"375
[e $U 375  ]
[; ;RobotLib.c: 377: case 12:
"377
[e :U 413 ]
[; ;RobotLib.c: 378: if(mode)
"378
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 414  ]
[; ;RobotLib.c: 379: LATCbits.LATC7 = 1;
"379
[e = . . _LATCbits 0 7 -> -> 1 `i `uc ]
[e $U 415  ]
"380
[e :U 414 ]
[; ;RobotLib.c: 380: else
[; ;RobotLib.c: 381: LATCbits.LATC7 = 0;
"381
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
[e :U 415 ]
[; ;RobotLib.c: 382: break;
"382
[e $U 375  ]
[; ;RobotLib.c: 384: case 13:
"384
[e :U 416 ]
[; ;RobotLib.c: 385: if(mode)
"385
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 417  ]
[; ;RobotLib.c: 386: LATCbits.LATC6 = 1;
"386
[e = . . _LATCbits 0 6 -> -> 1 `i `uc ]
[e $U 418  ]
"387
[e :U 417 ]
[; ;RobotLib.c: 387: else
[; ;RobotLib.c: 388: LATCbits.LATC6 = 0;
"388
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
[e :U 418 ]
[; ;RobotLib.c: 389: break;
"389
[e $U 375  ]
[; ;RobotLib.c: 391: case 14:
"391
[e :U 419 ]
[; ;RobotLib.c: 392: if(mode)
"392
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 420  ]
[; ;RobotLib.c: 393: LATCbits.LATC4 = 1;
"393
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[e $U 421  ]
"394
[e :U 420 ]
[; ;RobotLib.c: 394: else
[; ;RobotLib.c: 395: LATCbits.LATC4 = 0;
"395
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[e :U 421 ]
[; ;RobotLib.c: 396: break;
"396
[e $U 375  ]
[; ;RobotLib.c: 398: case 15:
"398
[e :U 422 ]
[; ;RobotLib.c: 399: if(mode)
"399
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 423  ]
[; ;RobotLib.c: 400: LATCbits.LATC3 = 1;
"400
[e = . . _LATCbits 0 3 -> -> 1 `i `uc ]
[e $U 424  ]
"401
[e :U 423 ]
[; ;RobotLib.c: 401: else
[; ;RobotLib.c: 402: LATCbits.LATC3 = 0;
"402
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
[e :U 424 ]
[; ;RobotLib.c: 403: break;
"403
[e $U 375  ]
[; ;RobotLib.c: 405: case 16:
"405
[e :U 425 ]
[; ;RobotLib.c: 406: if(mode)
"406
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 426  ]
[; ;RobotLib.c: 407: LATAbits.LATA4 = 1;
"407
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e $U 427  ]
"408
[e :U 426 ]
[; ;RobotLib.c: 408: else
[; ;RobotLib.c: 409: LATAbits.LATA4 = 0;
"409
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[e :U 427 ]
[; ;RobotLib.c: 410: break;
"410
[e $U 375  ]
[; ;RobotLib.c: 412: case 17:
"412
[e :U 428 ]
[; ;RobotLib.c: 413: if(mode)
"413
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 429  ]
[; ;RobotLib.c: 414: LATCbits.LATC0 = 1;
"414
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[e $U 430  ]
"415
[e :U 429 ]
[; ;RobotLib.c: 415: else
[; ;RobotLib.c: 416: LATCbits.LATC0 = 0;
"416
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[e :U 430 ]
[; ;RobotLib.c: 417: break;
"417
[e $U 375  ]
[; ;RobotLib.c: 419: case 18:
"419
[e :U 431 ]
[; ;RobotLib.c: 420: if(mode)
"420
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 432  ]
[; ;RobotLib.c: 421: LATBbits.LATB3 = 1;
"421
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[e $U 433  ]
"422
[e :U 432 ]
[; ;RobotLib.c: 422: else
[; ;RobotLib.c: 423: LATBbits.LATB3 = 0;
"423
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[e :U 433 ]
[; ;RobotLib.c: 424: break;
"424
[e $U 375  ]
[; ;RobotLib.c: 426: case 19:
"426
[e :U 434 ]
[; ;RobotLib.c: 427: if(mode)
"427
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 435  ]
[; ;RobotLib.c: 428: LATDbits.LATD0 = 1;
"428
[e = . . _LATDbits 0 0 -> -> 1 `i `uc ]
[e $U 436  ]
"429
[e :U 435 ]
[; ;RobotLib.c: 429: else
[; ;RobotLib.c: 430: LATDbits.LATD0 = 0;
"430
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
[e :U 436 ]
[; ;RobotLib.c: 431: break;
"431
[e $U 375  ]
[; ;RobotLib.c: 433: case 20:
"433
[e :U 437 ]
[; ;RobotLib.c: 434: if(mode)
"434
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 438  ]
[; ;RobotLib.c: 435: LATDbits.LATD1 = 1;
"435
[e = . . _LATDbits 0 1 -> -> 1 `i `uc ]
[e $U 439  ]
"436
[e :U 438 ]
[; ;RobotLib.c: 436: else
[; ;RobotLib.c: 437: LATDbits.LATD1 = 0;
"437
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
[e :U 439 ]
[; ;RobotLib.c: 438: break;
"438
[e $U 375  ]
[; ;RobotLib.c: 441: case 21:
"441
[e :U 440 ]
[; ;RobotLib.c: 442: if(mode)
"442
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 441  ]
[; ;RobotLib.c: 443: LATBbits.LATB1 = 1;
"443
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[e $U 442  ]
"444
[e :U 441 ]
[; ;RobotLib.c: 444: else
[; ;RobotLib.c: 445: LATBbits.LATB1 = 0;
"445
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[e :U 442 ]
[; ;RobotLib.c: 446: break;
"446
[e $U 375  ]
[; ;RobotLib.c: 448: case 22:
"448
[e :U 443 ]
[; ;RobotLib.c: 449: if(mode)
"449
[e $ ! != -> _mode `i -> -> -> 0 `i `uc `i 444  ]
[; ;RobotLib.c: 450: LATBbits.LATB2 = 1;
"450
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[e $U 445  ]
"451
[e :U 444 ]
[; ;RobotLib.c: 451: else
[; ;RobotLib.c: 452: LATBbits.LATB2 = 0;
"452
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[e :U 445 ]
[; ;RobotLib.c: 453: break;
"453
[e $U 375  ]
"455
}
[; ;RobotLib.c: 455: }
[e $U 375  ]
"291
[e :U 376 ]
[e [\ _pin , $ -> -> 0 `i `uc 377
 , $ -> -> 1 `i `uc 380
 , $ -> -> 2 `i `uc 383
 , $ -> -> 3 `i `uc 386
 , $ -> -> 4 `i `uc 389
 , $ -> -> 5 `i `uc 392
 , $ -> -> 6 `i `uc 395
 , $ -> -> 7 `i `uc 398
 , $ -> -> 8 `i `uc 401
 , $ -> -> 9 `i `uc 404
 , $ -> -> 10 `i `uc 407
 , $ -> -> 11 `i `uc 410
 , $ -> -> 12 `i `uc 413
 , $ -> -> 13 `i `uc 416
 , $ -> -> 14 `i `uc 419
 , $ -> -> 15 `i `uc 422
 , $ -> -> 16 `i `uc 425
 , $ -> -> 17 `i `uc 428
 , $ -> -> 18 `i `uc 431
 , $ -> -> 19 `i `uc 434
 , $ -> -> 20 `i `uc 437
 , $ -> -> 21 `i `uc 440
 , $ -> -> 22 `i `uc 443
 375 ]
"455
[e :U 375 ]
[; ;RobotLib.c: 456: }
"456
[e :UE 374 ]
}
"458
[v _digitalRead `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;RobotLib.c: 458: char digitalRead(char pin){
[e :U _digitalRead ]
[v _pin `uc ~T0 @X0 1 r1 ]
[f ]
[; ;RobotLib.c: 459: switch(pin)
"459
[e $U 448  ]
[; ;RobotLib.c: 460: {
"460
{
[; ;RobotLib.c: 461: case 0: return PORTAbits.RA0;
"461
[e :U 449 ]
[e ) . . _PORTAbits 0 0 ]
[e $UE 446  ]
[; ;RobotLib.c: 462: case 1: return PORTAbits.RA1;
"462
[e :U 450 ]
[e ) . . _PORTAbits 0 1 ]
[e $UE 446  ]
[; ;RobotLib.c: 463: case 2: return PORTAbits.RA2;
"463
[e :U 451 ]
[e ) . . _PORTAbits 0 2 ]
[e $UE 446  ]
[; ;RobotLib.c: 464: case 3: return PORTAbits.RA3;
"464
[e :U 452 ]
[e ) . . _PORTAbits 0 3 ]
[e $UE 446  ]
[; ;RobotLib.c: 465: case 4: return PORTAbits.RA5;
"465
[e :U 453 ]
[e ) . . _PORTAbits 0 5 ]
[e $UE 446  ]
[; ;RobotLib.c: 466: case 5: return PORTEbits.RE0;
"466
[e :U 454 ]
[e ) . . _PORTEbits 0 0 ]
[e $UE 446  ]
[; ;RobotLib.c: 467: case 6: return PORTEbits.RE1;
"467
[e :U 455 ]
[e ) . . _PORTEbits 0 1 ]
[e $UE 446  ]
[; ;RobotLib.c: 468: case 7: return PORTEbits.RE2;
"468
[e :U 456 ]
[e ) . . _PORTEbits 0 2 ]
[e $UE 446  ]
[; ;RobotLib.c: 469: case 8: return PORTCbits.RC5;
"469
[e :U 457 ]
[e ) . . _PORTCbits 0 5 ]
[e $UE 446  ]
[; ;RobotLib.c: 470: case 9: return PORTBbits.RB4;
"470
[e :U 458 ]
[e ) . . _PORTBbits 0 4 ]
[e $UE 446  ]
[; ;RobotLib.c: 471: case 10: return PORTBbits.RB5;
"471
[e :U 459 ]
[e ) . . _PORTBbits 0 5 ]
[e $UE 446  ]
[; ;RobotLib.c: 472: case 11: return PORTBbits.RB0;
"472
[e :U 460 ]
[e ) . . _PORTBbits 0 0 ]
[e $UE 446  ]
[; ;RobotLib.c: 473: case 12: return PORTCbits.RC7;
"473
[e :U 461 ]
[e ) . . _PORTCbits 0 7 ]
[e $UE 446  ]
[; ;RobotLib.c: 474: case 13: return PORTCbits.RC6;
"474
[e :U 462 ]
[e ) . . _PORTCbits 0 6 ]
[e $UE 446  ]
[; ;RobotLib.c: 475: case 14: return PORTCbits.RC4;
"475
[e :U 463 ]
[e ) . . _PORTCbits 0 4 ]
[e $UE 446  ]
[; ;RobotLib.c: 476: case 15: return PORTCbits.RC3;
"476
[e :U 464 ]
[e ) . . _PORTCbits 0 3 ]
[e $UE 446  ]
[; ;RobotLib.c: 477: case 16: return PORTAbits.RA4;
"477
[e :U 465 ]
[e ) . . _PORTAbits 0 4 ]
[e $UE 446  ]
[; ;RobotLib.c: 478: case 17: return PORTCbits.RC0;
"478
[e :U 466 ]
[e ) . . _PORTCbits 0 0 ]
[e $UE 446  ]
[; ;RobotLib.c: 479: case 18: return PORTBbits.RB3;
"479
[e :U 467 ]
[e ) . . _PORTBbits 0 3 ]
[e $UE 446  ]
[; ;RobotLib.c: 480: case 19: return PORTDbits.RD0;
"480
[e :U 468 ]
[e ) . . _PORTDbits 0 0 ]
[e $UE 446  ]
[; ;RobotLib.c: 481: case 20: return PORTDbits.RD1;
"481
[e :U 469 ]
[e ) . . _PORTDbits 0 1 ]
[e $UE 446  ]
[; ;RobotLib.c: 482: case 21: return PORTBbits.RB1;
"482
[e :U 470 ]
[e ) . . _PORTBbits 0 1 ]
[e $UE 446  ]
[; ;RobotLib.c: 483: case 22: return PORTBbits.RB2;
"483
[e :U 471 ]
[e ) . . _PORTBbits 0 2 ]
[e $UE 446  ]
"484
}
[; ;RobotLib.c: 484: }
[e $U 447  ]
"459
[e :U 448 ]
[e [\ _pin , $ -> -> 0 `i `uc 449
 , $ -> -> 1 `i `uc 450
 , $ -> -> 2 `i `uc 451
 , $ -> -> 3 `i `uc 452
 , $ -> -> 4 `i `uc 453
 , $ -> -> 5 `i `uc 454
 , $ -> -> 6 `i `uc 455
 , $ -> -> 7 `i `uc 456
 , $ -> -> 8 `i `uc 457
 , $ -> -> 9 `i `uc 458
 , $ -> -> 10 `i `uc 459
 , $ -> -> 11 `i `uc 460
 , $ -> -> 12 `i `uc 461
 , $ -> -> 13 `i `uc 462
 , $ -> -> 14 `i `uc 463
 , $ -> -> 15 `i `uc 464
 , $ -> -> 16 `i `uc 465
 , $ -> -> 17 `i `uc 466
 , $ -> -> 18 `i `uc 467
 , $ -> -> 19 `i `uc 468
 , $ -> -> 20 `i `uc 469
 , $ -> -> 21 `i `uc 470
 , $ -> -> 22 `i `uc 471
 447 ]
"484
[e :U 447 ]
[; ;RobotLib.c: 485: return '0';
"485
[e ) -> -> 48 `ui `uc ]
[e $UE 446  ]
[; ;RobotLib.c: 486: }
"486
[e :UE 446 ]
}
"488
[v _initADC `(v ~T0 @X0 1 ef ]
{
[; ;RobotLib.c: 488: void initADC(){
[e :U _initADC ]
[f ]
[; ;RobotLib.c: 490: ADCON1bits.PCFG=0b1111;
"490
[e = . . _ADCON1bits 0 0 -> -> 15 `i `uc ]
[; ;RobotLib.c: 491: ADCON1bits.VCFG=0b00;
"491
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;RobotLib.c: 492: ADCON2bits.ACQT=0b111;
"492
[e = . . _ADCON2bits 0 1 -> -> 7 `i `uc ]
[; ;RobotLib.c: 493: ADCON2bits.ADCS=0b110;
"493
[e = . . _ADCON2bits 0 0 -> -> 6 `i `uc ]
[; ;RobotLib.c: 494: ADCON2bits.ADFM=0;
"494
[e = . . _ADCON2bits 0 3 -> -> 0 `i `uc ]
[; ;RobotLib.c: 495: }
"495
[e :UE 472 ]
}
"497
[v _analogRead `(i ~T0 @X0 1 ef1`uc ]
{
[; ;RobotLib.c: 497: int analogRead(char pin){
[e :U _analogRead ]
[v _pin `uc ~T0 @X0 1 r1 ]
[f ]
[; ;RobotLib.c: 498: ADCON1bits.PCFG=0b0000;
"498
[e = . . _ADCON1bits 0 0 -> -> 0 `i `uc ]
[; ;RobotLib.c: 499: ADCON0bits.ADON=1;
"499
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;RobotLib.c: 502: switch(pin){
"502
[e $U 475  ]
{
[; ;RobotLib.c: 503: case 0:
"503
[e :U 476 ]
[; ;RobotLib.c: 504: ADCON0bits.CHS=0;
"504
[e = . . _ADCON0bits 1 2 -> -> 0 `i `uc ]
[; ;RobotLib.c: 505: break;
"505
[e $U 474  ]
[; ;RobotLib.c: 507: case 1:
"507
[e :U 477 ]
[; ;RobotLib.c: 508: ADCON0bits.CHS=1;
"508
[e = . . _ADCON0bits 1 2 -> -> 1 `i `uc ]
[; ;RobotLib.c: 509: break;
"509
[e $U 474  ]
[; ;RobotLib.c: 511: case 2:
"511
[e :U 478 ]
[; ;RobotLib.c: 512: ADCON0bits.CHS=2;
"512
[e = . . _ADCON0bits 1 2 -> -> 2 `i `uc ]
[; ;RobotLib.c: 513: break;
"513
[e $U 474  ]
[; ;RobotLib.c: 515: case 3:
"515
[e :U 479 ]
[; ;RobotLib.c: 516: ADCON0bits.CHS=3;
"516
[e = . . _ADCON0bits 1 2 -> -> 3 `i `uc ]
[; ;RobotLib.c: 517: break;
"517
[e $U 474  ]
[; ;RobotLib.c: 519: case 4:
"519
[e :U 480 ]
[; ;RobotLib.c: 520: ADCON0bits.CHS=4;
"520
[e = . . _ADCON0bits 1 2 -> -> 4 `i `uc ]
[; ;RobotLib.c: 521: break;
"521
[e $U 474  ]
[; ;RobotLib.c: 523: case 5:
"523
[e :U 481 ]
[; ;RobotLib.c: 524: ADCON0bits.CHS=5;
"524
[e = . . _ADCON0bits 1 2 -> -> 5 `i `uc ]
[; ;RobotLib.c: 525: break;
"525
[e $U 474  ]
[; ;RobotLib.c: 527: case 6:
"527
[e :U 482 ]
[; ;RobotLib.c: 528: ADCON0bits.CHS=6;
"528
[e = . . _ADCON0bits 1 2 -> -> 6 `i `uc ]
[; ;RobotLib.c: 529: break;
"529
[e $U 474  ]
[; ;RobotLib.c: 531: case 7:
"531
[e :U 483 ]
[; ;RobotLib.c: 532: ADCON0bits.CHS=7;
"532
[e = . . _ADCON0bits 1 2 -> -> 7 `i `uc ]
[; ;RobotLib.c: 533: break;
"533
[e $U 474  ]
[; ;RobotLib.c: 535: case 9:
"535
[e :U 484 ]
[; ;RobotLib.c: 536: ADCON0bits.CHS=11;
"536
[e = . . _ADCON0bits 1 2 -> -> 11 `i `uc ]
[; ;RobotLib.c: 537: break;
"537
[e $U 474  ]
[; ;RobotLib.c: 539: case 11:
"539
[e :U 485 ]
[; ;RobotLib.c: 540: ADCON0bits.CHS=12;
"540
[e = . . _ADCON0bits 1 2 -> -> 12 `i `uc ]
[; ;RobotLib.c: 541: break;
"541
[e $U 474  ]
"542
}
[; ;RobotLib.c: 542: }
[e $U 474  ]
"502
[e :U 475 ]
[e [\ _pin , $ -> -> 0 `i `uc 476
 , $ -> -> 1 `i `uc 477
 , $ -> -> 2 `i `uc 478
 , $ -> -> 3 `i `uc 479
 , $ -> -> 4 `i `uc 480
 , $ -> -> 5 `i `uc 481
 , $ -> -> 6 `i `uc 482
 , $ -> -> 7 `i `uc 483
 , $ -> -> 9 `i `uc 484
 , $ -> -> 11 `i `uc 485
 474 ]
"542
[e :U 474 ]
[; ;RobotLib.c: 544: ADCON0bits.GO_DONE=1;
"544
[e = . . _ADCON0bits 6 1 -> -> 1 `i `uc ]
[; ;RobotLib.c: 545: while(ADCON0bits.GO_DONE);
"545
[e $U 486  ]
[e :U 487 ]
[e :U 486 ]
[e $ != -> . . _ADCON0bits 6 1 `i -> -> -> 0 `i `Vuc `i 487  ]
[e :U 488 ]
[; ;RobotLib.c: 546: ADCON1bits.PCFG=0b1111;
"546
[e = . . _ADCON1bits 0 0 -> -> 15 `i `uc ]
[; ;RobotLib.c: 547: ADCON0bits.ADON=0;
"547
[e = . . _ADCON0bits 1 0 -> -> 0 `i `uc ]
[; ;RobotLib.c: 548: return (ADRESH<<2)+(ADRESL>>6);
"548
[e ) + << -> _ADRESH `i -> 2 `i >> -> _ADRESL `i -> 6 `i ]
[e $UE 473  ]
[; ;RobotLib.c: 549: }
"549
[e :UE 473 ]
}
