
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_pwr_0_052_ep_00 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_052_ep_00_pdk45.v)] [[C](add12u_pwr_0_052_ep_00.c)] |
| add12u_pwr_0_049_ep_18 | 0.0098 | 0.049 | 18.75 | 0.025 | 3.0 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_049_ep_18_gen.v)]  [[C](add12u_pwr_0_049_ep_18.c)] |
| add12u_pwr_0_048_ep_34 | 0.026 | 0.098 | 34.38 | 0.072 | 16 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_048_ep_34_gen.v)]  [[C](add12u_pwr_0_048_ep_34.c)] |
| add12u_pwr_0_047_ep_50 | 0.20 | 0.39 | 50.00 | 0.54 | 512 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_047_ep_50_gen.v)]  [[C](add12u_pwr_0_047_ep_50.c)] |
| add12u_pwr_0_040_ep_58 | 0.23 | 0.83 | 58.98 | 0.64 | 840 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_040_ep_58_gen.v)]  [[C](add12u_pwr_0_040_ep_58.c)] |
| add12u_pwr_0_033_ep_89 | 6.35 | 14.55 | 89.56 | 16.19 | 524173 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_033_ep_89_gen.v)]  [[C](add12u_pwr_0_033_ep_89.c)] |
| add12u_pwr_0_000_ep_99 | 12.50 | 25.00 | 100.00 | 30.64 | 12997.08e2 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_000_ep_99_gen.v)]  [[C](add12u_pwr_0_000_ep_99.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             