INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_dataSEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dataSel
