* Z:\mnt\design.r\spice\examples\3020-1.8.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 2.2µ
XU1 OUT MP_01 MP_02 0 N001 MP_03 N001 LT3020-1.8
.tran 1
.lib LT3020.lib
.backanno
.end
