================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Feb 11 23:28:48 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              25000
FF:               19927
DSP:              16
BRAM:             65
URAM:             0
SRL:              301


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.482       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                        | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                        | 25000 | 19927 | 16  | 65   |      |     |        |      |         |          |        |
|   (inst)                                                    | 2826  | 2913  |     |      |      |     |        |      |         |          |        |
|   A_internal_10_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_11_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_12_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_13_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_14_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_15_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_16_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_17_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_18_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_19_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_1_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_20_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_21_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_22_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_23_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_24_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_25_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_26_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_27_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_28_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_29_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_2_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_30_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_31_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_32_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_33_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_34_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_35_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_36_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_37_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_38_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_39_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_3_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_40_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_41_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_42_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_43_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_44_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_45_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_46_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_47_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_48_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_49_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_4_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_50_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_51_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_52_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_53_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_54_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_55_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_56_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_57_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_58_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_59_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_5_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_60_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_61_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_62_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_63_U                                           |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_6_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_7_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_8_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_9_U                                            |       |       |     |      |      |     |        |      |         |          |        |
|   A_internal_U                                              |       |       |     |      |      |     |        |      |         |          |        |
|   A_m_axi_U                                                 | 661   | 865   |     | 1    |      |     |        |      |         |          |        |
|   C_m_axi_U                                                 | 883   | 1138  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                           | 191   | 187   |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_Row_Read_fu_1701                  | 1150  | 2362  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_Row_Read_fu_1701)              | 1138  | 2360  |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773     | 1205  | 452   | 16  |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773) | 257   | 450   |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U101                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U103                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U105                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U107                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U109                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U111                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U113                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U115                                 |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U85                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U87                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U89                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U91                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U93                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U95                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U97                                  |       |       |     |      |      |     |        |      |         |          |        |
|     mul_17s_24s_41_1_1_U99                                  |       |       |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U249                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U250                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U251                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U252                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U253                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U254                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U255                            | 222   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U256                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U257                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U258                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U259                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U260                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U261                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U262                            | 539   | 203   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U263                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U264                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U265                            | 1443  | 234   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U266                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U267                            | 462   | 199   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U268                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U269                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U270                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U271                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U272                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U273                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U274                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U275                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U276                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U277                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U278                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U279                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U280                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U281                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U282                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U283                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U284                            | 1976  | 274   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U285                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U286                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U287                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U288                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U289                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U290                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U291                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U292                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U293                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U294                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U295                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U296                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U297                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U298                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U299                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U300                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U301                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U302                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U303                            | 222   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U304                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U305                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U306                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U307                            | 221   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U308                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U309                            | 242   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U310                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U311                            | 232   | 185   |     |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U312                            | 231   | 185   |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 35.43% | OK     |
| FD                                                        | 50%       | 14.12% | OK     |
| LUTRAM+SRL                                                | 25%       | 1.05%  | OK     |
| CARRY8                                                    | 25%       | 20.46% | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 4.44%  | OK     |
| RAMB/FIFO                                                 | 80%       | 15.05% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 9.75%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 256    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.10   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                    | ENDPOINT PIN                                                                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                   |                                                                                           |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.518 | A_internal_50_U/ram_reg/CLKARDCLK | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]/CE  |           13 |         25 |          4.349 |          2.878 |        1.471 |
| Path2 | 5.518 | A_internal_50_U/ram_reg/CLKARDCLK | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]/CE |           13 |         25 |          4.349 |          2.878 |        1.471 |
| Path3 | 5.518 | A_internal_50_U/ram_reg/CLKARDCLK | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]/CE |           13 |         25 |          4.349 |          2.878 |        1.471 |
| Path4 | 5.518 | A_internal_50_U/ram_reg/CLKARDCLK | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]/CE |           13 |         25 |          4.349 |          2.878 |        1.471 |
| Path5 | 5.518 | A_internal_50_U/ram_reg/CLKARDCLK | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]/CE |           13 |         25 |          4.349 |          2.878 |        1.471 |
+-------+-------+-----------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]                             | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]                            | REGISTER.SDR.FDSE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]                             | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]                            | REGISTER.SDR.FDSE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]                             | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]                            | REGISTER.SDR.FDSE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]                             | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]                            | REGISTER.SDR.FDSE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                       | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]                             | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]                            | REGISTER.SDR.FDSE      |
    | A_internal_50_U/ram_reg                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1                  | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3      | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5 | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6     | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2     | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]                            | REGISTER.SDR.FDSE      |
    +-------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


