

================================================================
== Vivado HLS Report for 'poly_R2_inv'
================================================================
* Date:           Sun Aug 23 22:38:14 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.341|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  15858741|  15858741|  15858741|  15858741|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       700|       700|         1|          -|          -|   700|    no    |
        |- Loop 2     |       701|       701|         1|          -|          -|   701|    no    |
        |- Loop 3     |      1402|      1402|         2|          -|          -|   701|    no    |
        |- Loop 4     |       701|       701|         1|          -|          -|   701|    no    |
        |- Loop 5     |  15699578|  15699578|     11222|          -|          -|  1399|    no    |
        | + Loop 5.1  |      1402|      1402|         2|          -|          -|   701|    no    |
        | + Loop 5.2  |      1402|      1402|         2|          -|          -|   701|    no    |
        | + Loop 5.3  |      2804|      2804|         4|          -|          -|   701|    no    |
        | + Loop 5.4  |      2804|      2804|         4|          -|          -|   701|    no    |
        | + Loop 5.5  |      1400|      1400|         2|          -|          -|   700|    no    |
        | + Loop 5.6  |      1400|      1400|         2|          -|          -|   700|    no    |
        |- Loop 6     |      1402|      1402|         2|          -|          -|   701|    no    |
        |- Loop 7     |    154250|    154250|     15425|          -|          -|    10|    no    |
        | + Loop 7.1  |     11216|     11216|        16|          -|          -|   701|    no    |
        | + Loop 7.2  |      4206|      4206|         3|          -|          -|  1402|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond9)
	3  / (exitcond9)
3 --> 
	3  / (!exitcond8)
	4  / (exitcond8)
4 --> 
	5  / (!exitcond7)
	6  / (exitcond7)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond6)
	7  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	27  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i5)
	11  / (exitcond_i5)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond_i9)
	13  / (exitcond_i9)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond4)
	17  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / true
17 --> 
	18  / (!exitcond3)
	21  / (exitcond3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / (!exitcond_i)
	23  / (exitcond_i)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_i3)
	26  / (exitcond_i3)
25 --> 
	24  / true
26 --> 
	7  / true
27 --> 
	28  / (!exitcond2)
	29  / (exitcond2)
28 --> 
	27  / true
29 --> 
	30  / (!exitcond1)
30 --> 
	31  / (!exitcond)
	46  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	30  / true
46 --> 
	47  / (!exitcond_i8)
	29  / (exitcond_i8)
47 --> 
	48  / true
48 --> 
	46  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 49 [1/1] (2.77ns)   --->   "%b_coeffs = alloca [701 x i16], align 2" [poly.c:219]   --->   Operation 49 'alloca' 'b_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 50 [1/1] (2.77ns)   --->   "%f_coeffs = alloca [701 x i16], align 2" [poly.c:219]   --->   Operation 50 'alloca' 'f_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 51 [1/1] (2.77ns)   --->   "%g_coeffs = alloca [701 x i16], align 2" [poly.c:219]   --->   Operation 51 'alloca' 'g_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "br label %1" [poly.c:224]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i10 [ 1, %0 ], [ %i_25, %2 ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%exitcond9 = icmp eq i10 %i, -323" [poly.c:224]   --->   Operation 54 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %3, label %2" [poly.c:224]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [poly.c:225]   --->   Operation 57 'zext' 'tmp' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:225]   --->   Operation 58 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_4, align 2" [poly.c:225]   --->   Operation 59 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 60 [1/1] (1.74ns)   --->   "%i_25 = add i10 %i, 1" [poly.c:224]   --->   Operation 60 'add' 'i_25' <Predicate = (!exitcond9)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [poly.c:224]   --->   Operation 61 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:226]   --->   Operation 62 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:226]   --->   Operation 63 'store' <Predicate = (exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 64 [1/1] (1.35ns)   --->   "br label %4" [poly.c:229]   --->   Operation 64 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_26, %5 ]"   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.43ns)   --->   "%exitcond8 = icmp eq i10 %i_1, -323" [poly.c:229]   --->   Operation 66 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 67 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.74ns)   --->   "%i_26 = add i10 %i_1, 1" [poly.c:229]   --->   Operation 68 'add' 'i_26' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %5" [poly.c:229]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i_1 to i64" [poly.c:230]   --->   Operation 70 'zext' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:230]   --->   Operation 71 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 0, i2 -1)" [poly.c:230]   --->   Operation 72 'store' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %4" [poly.c:229]   --->   Operation 73 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 74 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_27, %6 ], [ 0, %.preheader14.preheader ]"   --->   Operation 75 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.43ns)   --->   "%exitcond7 = icmp eq i10 %i_2, -323" [poly.c:233]   --->   Operation 76 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 77 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.74ns)   --->   "%i_27 = add i10 %i_2, 1" [poly.c:233]   --->   Operation 78 'add' 'i_27' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader13.preheader, label %6" [poly.c:233]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_218 = zext i10 %i_2 to i64" [poly.c:234]   --->   Operation 80 'zext' 'tmp_218' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_218" [poly.c:234]   --->   Operation 81 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 82 'load' 'a_coeffs_load' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 83 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 83 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 84 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 84 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_273 = trunc i16 %a_coeffs_load to i1" [poly.c:234]   --->   Operation 85 'trunc' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_254_cast = zext i1 %tmp_273 to i16" [poly.c:234]   --->   Operation 86 'zext' 'tmp_254_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_218" [poly.c:234]   --->   Operation 87 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.77ns)   --->   "store i16 %tmp_254_cast, i16* %temp_r_coeffs_addr, align 2" [poly.c:234]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ %i_28, %7 ], [ 0, %.preheader13.preheader ]"   --->   Operation 90 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.43ns)   --->   "%exitcond6 = icmp eq i10 %i_3, -323" [poly.c:237]   --->   Operation 91 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 92 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.74ns)   --->   "%i_28 = add i10 %i_3, 1" [poly.c:237]   --->   Operation 93 'add' 'i_28' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %7" [poly.c:237]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_219 = zext i10 %i_3 to i64" [poly.c:238]   --->   Operation 95 'zext' 'tmp_219' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_219" [poly.c:238]   --->   Operation 96 'getelementptr' 'g_coeffs_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr, align 2" [poly.c:238]   --->   Operation 97 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 98 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:242]   --->   Operation 99 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 700" [poly.c:195->poly.c:254]   --->   Operation 100 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:204->poly.c:255]   --->   Operation 101 'getelementptr' 'r_coeffs_addr_10' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 102 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 3.52>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_4, %poly_mulx.exit ], [ 700, %.preheader12.preheader ]"   --->   Operation 103 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%k = phi i11 [ %k_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 104 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%j = phi i11 [ %j_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_2, %poly_mulx.exit ], [ 700, %.preheader12.preheader ]"   --->   Operation 106 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_335, %poly_mulx.exit ], [ true, %.preheader12.preheader ]" [poly.c:243]   --->   Operation 107 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.52ns)   --->   "%exitcond5 = icmp eq i11 %j, -649" [poly.c:240]   --->   Operation 108 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1399, i64 1399, i64 1399)"   --->   Operation 109 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.76ns)   --->   "%j_7 = add i11 %j, 1" [poly.c:240]   --->   Operation 110 'add' 'j_7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %20, label %8" [poly.c:240]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 112 'load' 'temp_r_coeffs_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%k_cast = zext i11 %k to i12" [poly.c:240]   --->   Operation 113 'zext' 'k_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.76ns)   --->   "%tmp_220 = sub i11 700, %k" [poly.c:262]   --->   Operation 114 'sub' 'tmp_220' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_220, i32 10)" [poly.c:262]   --->   Operation 115 'bitselect' 'tmp_274' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_261_cast_cast = select i1 %tmp_274, i12 701, i12 0" [poly.c:262]   --->   Operation 116 'select' 'tmp_261_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.76ns) (out node of the LUT)   --->   "%k_6 = sub i12 %k_cast, %tmp_261_cast_cast" [poly.c:262]   --->   Operation 117 'sub' 'k_6' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%k_6_cast_cast = sext i12 %k_6 to i30" [poly.c:262]   --->   Operation 118 'sext' 'k_6_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.35ns)   --->   "br label %21" [poly.c:268]   --->   Operation 119 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 120 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 120 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_275 = trunc i16 %temp_r_coeffs_load to i1" [poly.c:242]   --->   Operation 121 'trunc' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%s_assign_cast = zext i1 %done to i11" [poly.c:243]   --->   Operation 122 'zext' 's_assign_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_264_cast = zext i16 %degf to i17" [poly.c:243]   --->   Operation 123 'zext' 'tmp_264_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_265_cast = zext i16 %degg to i17" [poly.c:243]   --->   Operation 124 'zext' 'tmp_265_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.84ns)   --->   "%tmp_221 = sub i17 %tmp_264_cast, %tmp_265_cast" [poly.c:243]   --->   Operation 125 'sub' 'tmp_221' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_221, i32 15)" [poly.c:243]   --->   Operation 126 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_222 = zext i1 %done to i16" [poly.c:243]   --->   Operation 127 'zext' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_275, %done" [poly.c:243]   --->   Operation 128 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_276" [poly.c:243]   --->   Operation 129 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:245]   --->   Operation 130 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %8 ], [ %i_20, %10 ]"   --->   Operation 132 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -323" [poly.c:181->poly.c:245]   --->   Operation 133 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 134 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i4, 1" [poly.c:181->poly.c:245]   --->   Operation 135 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:245]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_307_i = zext i10 %i_i4 to i64" [poly.c:183->poly.c:245]   --->   Operation 137 'zext' 'tmp_307_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_307_i" [poly.c:183->poly.c:245]   --->   Operation 138 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 139 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%g_coeffs_addr_4 = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_307_i" [poly.c:183->poly.c:245]   --->   Operation 140 'getelementptr' 'g_coeffs_addr_4' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 141 'load' 'g_coeffs_load' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 142 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 142 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 7.15>
ST_10 : Operation 143 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 143 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 144 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 144 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_308_i = xor i16 %g_coeffs_load, %temp_r_coeffs_load_7" [poly.c:183->poly.c:245]   --->   Operation 145 'xor' 'tmp_308_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_308_i, %tmp_i3_cast" [poly.c:183->poly.c:245]   --->   Operation 146 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.80ns)   --->   "%tmp_309_i = xor i16 %temp_r_coeffs_load_7, %t" [poly.c:184->poly.c:245]   --->   Operation 147 'xor' 'tmp_309_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (2.77ns)   --->   "store i16 %tmp_309_i, i16* %temp_r_coeffs_addr_8, align 2" [poly.c:184->poly.c:245]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 149 [1/1] (0.80ns)   --->   "%tmp_310_i = xor i16 %g_coeffs_load, %t" [poly.c:185->poly.c:245]   --->   Operation 149 'xor' 'tmp_310_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.77ns)   --->   "store i16 %tmp_310_i, i16* %g_coeffs_addr_4, align 2" [poly.c:185->poly.c:245]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%i_i8 = phi i10 [ %i_21, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 152 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.43ns)   --->   "%exitcond_i9 = icmp eq i10 %i_i8, -323" [poly.c:181->poly.c:246]   --->   Operation 153 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 154 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i8, 1" [poly.c:181->poly.c:246]   --->   Operation 155 'add' 'i_21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:246]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_307_i2 = zext i10 %i_i8 to i64" [poly.c:183->poly.c:246]   --->   Operation 157 'zext' 'tmp_307_i2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_307_i2" [poly.c:183->poly.c:246]   --->   Operation 158 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 159 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%r_coeffs_addr_16 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_307_i2" [poly.c:183->poly.c:246]   --->   Operation 160 'getelementptr' 'r_coeffs_addr_16' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 161 [2/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_16, align 2" [poly.c:183->poly.c:246]   --->   Operation 161 'load' 'r_coeffs_load_13' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp_225 = xor i16 %degg, %degf" [poly.c:247]   --->   Operation 162 'xor' 'tmp_225' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp22 = and i1 %tmp_276, %done" [poly.c:247]   --->   Operation 163 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp_226 = and i1 %tmp22, %tmp_275" [poly.c:247]   --->   Operation 164 'and' 'tmp_226' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp_271_cast = select i1 %tmp_226, i16 -1, i16 0" [poly.c:247]   --->   Operation 165 'select' 'tmp_271_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_227 = and i16 %tmp_225, %tmp_271_cast" [poly.c:248]   --->   Operation 166 'and' 'tmp_227' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.80ns)   --->   "%degf_3 = xor i16 %tmp_227, %degf" [poly.c:248]   --->   Operation 167 'xor' 'degf_3' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.80ns)   --->   "%degg_2 = xor i16 %tmp_227, %degg" [poly.c:249]   --->   Operation 168 'xor' 'degg_2' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.81ns)   --->   "%tmp_228 = select i1 %done, i16 -1, i16 0" [poly.c:251]   --->   Operation 169 'select' 'tmp_228' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (1.35ns)   --->   "br label %12" [poly.c:251]   --->   Operation 170 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 7.15>
ST_12 : Operation 171 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 171 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 172 [1/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_16, align 2" [poly.c:183->poly.c:246]   --->   Operation 172 'load' 'r_coeffs_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%tmp_308_i2 = xor i16 %r_coeffs_load_13, %b_coeffs_load_3" [poly.c:183->poly.c:246]   --->   Operation 173 'xor' 'tmp_308_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_2 = and i16 %tmp_308_i2, %tmp_i3_cast" [poly.c:183->poly.c:246]   --->   Operation 174 'and' 't_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.80ns)   --->   "%tmp_309_i2 = xor i16 %b_coeffs_load_3, %t_2" [poly.c:184->poly.c:246]   --->   Operation 175 'xor' 'tmp_309_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (2.77ns)   --->   "store i16 %tmp_309_i2, i16* %b_coeffs_addr_6, align 2" [poly.c:184->poly.c:246]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 177 [1/1] (0.80ns)   --->   "%tmp_310_i2 = xor i16 %r_coeffs_load_13, %t_2" [poly.c:185->poly.c:246]   --->   Operation 177 'xor' 'tmp_310_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_16, i16 %tmp_310_i2, i2 -1)" [poly.c:185->poly.c:246]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%i_4 = phi i10 [ 0, %cswappoly.exit20 ], [ %i_22, %13 ]"   --->   Operation 180 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.43ns)   --->   "%exitcond4 = icmp eq i10 %i_4, -323" [poly.c:251]   --->   Operation 181 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 182 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_4, 1" [poly.c:251]   --->   Operation 183 'add' 'i_22' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader11.preheader, label %13" [poly.c:251]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_233 = zext i10 %i_4 to i64" [poly.c:251]   --->   Operation 185 'zext' 'tmp_233' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%g_coeffs_addr_5 = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_233" [poly.c:251]   --->   Operation 186 'getelementptr' 'g_coeffs_addr_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 187 'load' 'g_coeffs_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_10 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_233" [poly.c:251]   --->   Operation 188 'getelementptr' 'temp_r_coeffs_addr_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 189 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 2.77>
ST_14 : Operation 190 [1/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 190 'load' 'g_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 15 <SV = 11> <Delay = 6.35>
ST_15 : Operation 191 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_234 = mul i16 %temp_r_coeffs_load, %g_coeffs_load_3" [poly.c:251]   --->   Operation 191 'mul' 'tmp_234' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 192 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 192 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 16 <SV = 12> <Delay = 6.35>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_236)   --->   "%tmp_235 = and i16 %tmp_234, %tmp_228" [poly.c:251]   --->   Operation 193 'and' 'tmp_235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 194 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_16 : Operation 195 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_236 = xor i16 %temp_r_coeffs_load_8, %tmp_235" [poly.c:251]   --->   Operation 195 'xor' 'tmp_236' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (2.77ns)   --->   "store i16 %tmp_236, i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "br label %12" [poly.c:251]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 2.77>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%i_5 = phi i10 [ %i_24, %14 ], [ 0, %.preheader11.preheader ]"   --->   Operation 198 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (1.43ns)   --->   "%exitcond3 = icmp eq i10 %i_5, -323" [poly.c:252]   --->   Operation 199 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 200 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.74ns)   --->   "%i_24 = add i10 %i_5, 1" [poly.c:252]   --->   Operation 201 'add' 'i_24' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %14" [poly.c:252]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_237 = zext i10 %i_5 to i64" [poly.c:252]   --->   Operation 203 'zext' 'tmp_237' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_237" [poly.c:252]   --->   Operation 204 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [poly.c:252]   --->   Operation 205 'load' 'r_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_237" [poly.c:252]   --->   Operation 206 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:254]   --->   Operation 207 'xor' 'tmp_i' <Predicate = (exitcond3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 208 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 2.77>
ST_18 : Operation 209 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [poly.c:252]   --->   Operation 209 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_18 : Operation 210 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 210 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 19 <SV = 12> <Delay = 7.15>
ST_19 : Operation 211 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_238 = mul i16 %temp_r_coeffs_load, %r_coeffs_load" [poly.c:252]   --->   Operation 211 'mul' 'tmp_238' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%tmp_239 = and i16 %tmp_238, %tmp_228" [poly.c:252]   --->   Operation 212 'and' 'tmp_239' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 213 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_19 : Operation 214 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_240 = xor i16 %b_coeffs_load_4, %tmp_239" [poly.c:252]   --->   Operation 214 'xor' 'tmp_240' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 2.77>
ST_20 : Operation 215 [1/1] (2.77ns)   --->   "store i16 %tmp_240, i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 4.52>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 1, %15 ], [ %i_31, %17 ]"   --->   Operation 217 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -323" [poly.c:193->poly.c:254]   --->   Operation 218 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 219 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:254]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_34_i = zext i10 %i_i to i64" [poly.c:194->poly.c:254]   --->   Operation 221 'zext' 'tmp_34_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_11 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_34_i" [poly.c:194->poly.c:254]   --->   Operation 222 'getelementptr' 'temp_r_coeffs_addr_11' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 223 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 223 'load' 'temp_r_coeffs_load_9' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 224 [1/1] (1.74ns)   --->   "%tmp_35_i = add i10 %i_i, -1" [poly.c:194->poly.c:254]   --->   Operation 224 'add' 'tmp_35_i' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_36_i = zext i10 %tmp_35_i to i64" [poly.c:194->poly.c:254]   --->   Operation 225 'zext' 'tmp_36_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_12 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_36_i" [poly.c:194->poly.c:254]   --->   Operation 226 'getelementptr' 'temp_r_coeffs_addr_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 227 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 227 'load' 'temp_r_coeffs_load_10' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 228 [1/1] (1.74ns)   --->   "%i_31 = add i10 %i_i, 1" [poly.c:193->poly.c:254]   --->   Operation 228 'add' 'i_31' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 229 'load' 'temp_r_coeffs_load_3' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 22 <SV = 12> <Delay = 6.60>
ST_22 : Operation 230 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 230 'load' 'temp_r_coeffs_load_9' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_22 : Operation 231 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 231 'load' 'temp_r_coeffs_load_10' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_22 : Operation 232 [1/1] (1.06ns)   --->   "%tmp_37_i = select i1 %done, i16 %temp_r_coeffs_load_9, i16 %temp_r_coeffs_load_10" [poly.c:194->poly.c:254]   --->   Operation 232 'select' 'tmp_37_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_37_i, i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 6.35>
ST_23 : Operation 235 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 235 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_23 : Operation 236 [1/1] (0.81ns)   --->   "%tmp_i_66 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:254]   --->   Operation 236 'select' 'tmp_i_66' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.80ns)   --->   "%tmp_33_i = and i16 %temp_r_coeffs_load_3, %tmp_i_66" [poly.c:195->poly.c:254]   --->   Operation 237 'and' 'tmp_33_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (2.77ns)   --->   "store i16 %tmp_33_i, i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_23 : Operation 239 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 239 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 13> <Delay = 4.52>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%i_i2 = phi i10 [ 1, %poly_divx.exit ], [ %i_32, %19 ]"   --->   Operation 240 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i2, -323" [poly.c:202->poly.c:255]   --->   Operation 241 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 242 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:255]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (1.74ns)   --->   "%tmp_28_i = sub i10 -324, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 244 'sub' 'tmp_28_i' <Predicate = (!exitcond_i3 & done)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_29_i = zext i10 %tmp_28_i to i64" [poly.c:203->poly.c:255]   --->   Operation 245 'zext' 'tmp_29_i' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%r_coeffs_addr_14 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_29_i" [poly.c:203->poly.c:255]   --->   Operation 246 'getelementptr' 'r_coeffs_addr_14' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 247 [2/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [poly.c:203->poly.c:255]   --->   Operation 247 'load' 'r_coeffs_load_11' <Predicate = (!exitcond_i3 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_24 : Operation 248 [1/1] (1.74ns)   --->   "%tmp_30_i = sub i10 -323, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 248 'sub' 'tmp_30_i' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_31_i = zext i10 %tmp_30_i to i64" [poly.c:203->poly.c:255]   --->   Operation 249 'zext' 'tmp_31_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%r_coeffs_addr_15 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_31_i" [poly.c:203->poly.c:255]   --->   Operation 250 'getelementptr' 'r_coeffs_addr_15' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 251 [2/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_15, align 2" [poly.c:203->poly.c:255]   --->   Operation 251 'load' 'r_coeffs_load_12' <Predicate = (!exitcond_i3 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_24 : Operation 252 [1/1] (1.74ns)   --->   "%i_32 = add i10 %i_i2, 1" [poly.c:202->poly.c:255]   --->   Operation 252 'add' 'i_32' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_10, align 2" [poly.c:204->poly.c:255]   --->   Operation 253 'load' 'r_coeffs_load_10' <Predicate = (exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_24 : Operation 254 [1/1] (1.84ns)   --->   "%degf_4 = sub i16 %degf_3, %tmp_222" [poly.c:256]   --->   Operation 254 'sub' 'degf_4' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (1.76ns)   --->   "%k_7 = add i11 %s_assign_cast, %k" [poly.c:257]   --->   Operation 255 'add' 'k_7' <Predicate = (exitcond_i3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (1.84ns)   --->   "%tmp_241 = sub i16 0, %degf_4" [poly.c:259]   --->   Operation 256 'sub' 'tmp_241' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_241, i32 15)" [poly.c:259]   --->   Operation 257 'bitselect' 'tmp_335' <Predicate = (exitcond_i3)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 6.60>
ST_25 : Operation 258 [1/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [poly.c:203->poly.c:255]   --->   Operation 258 'load' 'r_coeffs_load_11' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_25 : Operation 259 [1/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_15, align 2" [poly.c:203->poly.c:255]   --->   Operation 259 'load' 'r_coeffs_load_12' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_25 : Operation 260 [1/1] (1.06ns)   --->   "%tmp_32_i = select i1 %done, i16 %r_coeffs_load_11, i16 %r_coeffs_load_12" [poly.c:203->poly.c:255]   --->   Operation 260 'select' 'tmp_32_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_15, i16 %tmp_32_i, i2 -1)" [poly.c:203->poly.c:255]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 6.35>
ST_26 : Operation 263 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_10, align 2" [poly.c:204->poly.c:255]   --->   Operation 263 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_26 : Operation 264 [1/1] (0.80ns)   --->   "%tmp_27_i = and i16 %r_coeffs_load_10, %tmp_i_66" [poly.c:204->poly.c:255]   --->   Operation 264 'and' 'tmp_27_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_10, i16 %tmp_27_i, i2 -1)" [poly.c:204->poly.c:255]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.77>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ 0, %20 ], [ %i_29, %22 ]"   --->   Operation 267 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i_6, -323" [poly.c:268]   --->   Operation 268 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 269 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (1.74ns)   --->   "%i_29 = add i10 %i_6, 1" [poly.c:268]   --->   Operation 270 'add' 'i_29' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.preheader, label %22" [poly.c:268]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_223 = zext i10 %i_6 to i64" [poly.c:269]   --->   Operation 272 'zext' 'tmp_223' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_223" [poly.c:269]   --->   Operation 273 'getelementptr' 'b_coeffs_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 274 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 274 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_27 : Operation 275 [1/1] (1.35ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 275 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 28 <SV = 7> <Delay = 5.54>
ST_28 : Operation 276 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 276 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_223" [poly.c:269]   --->   Operation 277 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 278 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_11, i16 %b_coeffs_load, i2 -1)" [poly.c:269]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "br label %21" [poly.c:268]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.88>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%k_1 = phi i30 [ %tmp_36, %cmov.exit ], [ %k_6_cast_cast, %.preheader10.preheader ]" [poly.c:277]   --->   Operation 280 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_30, %cmov.exit ], [ 0, %.preheader10.preheader ]"   --->   Operation 281 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:271]   --->   Operation 282 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (1.21ns)   --->   "%exitcond1 = icmp eq i4 %i_7, -6" [poly.c:271]   --->   Operation 283 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 284 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (1.49ns)   --->   "%i_30 = add i4 %i_7, 1" [poly.c:271]   --->   Operation 285 'add' 'i_30' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %27, label %.preheader.preheader" [poly.c:271]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (1.88ns)   --->   "%tmp_224 = shl i10 1, %i_7_cast" [poly.c:273]   --->   Operation 287 'shl' 'tmp_224' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_281_cast = zext i10 %tmp_224 to i11" [poly.c:273]   --->   Operation 288 'zext' 'tmp_281_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 289 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [poly.c:279]   --->   Operation 290 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.59>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_8, %23 ], [ 0, %.preheader.preheader ]"   --->   Operation 291 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1 to i11" [poly.c:272]   --->   Operation 292 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %j_1, -323" [poly.c:272]   --->   Operation 293 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 294 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (1.74ns)   --->   "%j_8 = add i10 %j_1, 1" [poly.c:272]   --->   Operation 295 'add' 'j_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [poly.c:272]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 297 [1/1] (1.74ns)   --->   "%tmp_229 = add i11 %tmp_281_cast, %j_1_cast" [poly.c:273]   --->   Operation 297 'add' 'tmp_229' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [15/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 298 'urem' 'tmp_230' <Predicate = (!exitcond)> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_277 = trunc i30 %k_1 to i1" [poly.c:275]   --->   Operation 299 'trunc' 'tmp_277' <Predicate = (exitcond)> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (0.81ns)   --->   "%b_assign_2_cast = select i1 %tmp_277, i8 -1, i8 0" [verify.c:23->poly.c:275]   --->   Operation 300 'select' 'b_assign_2_cast' <Predicate = (exitcond)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 301 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 301 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 31 <SV = 9> <Delay = 2.84>
ST_31 : Operation 302 [14/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 302 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 2.84>
ST_32 : Operation 303 [13/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 303 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 2.84>
ST_33 : Operation 304 [12/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 304 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 2.84>
ST_34 : Operation 305 [11/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 305 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 2.84>
ST_35 : Operation 306 [10/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 306 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 2.84>
ST_36 : Operation 307 [9/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 307 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 2.84>
ST_37 : Operation 308 [8/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 308 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 2.84>
ST_38 : Operation 309 [7/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 309 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 2.84>
ST_39 : Operation 310 [6/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 310 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 2.84>
ST_40 : Operation 311 [5/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 311 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 2.84>
ST_41 : Operation 312 [4/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 312 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 20> <Delay = 2.84>
ST_42 : Operation 313 [3/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 313 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 21> <Delay = 2.84>
ST_43 : Operation 314 [2/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 314 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 22> <Delay = 5.62>
ST_44 : Operation 315 [1/15] (2.84ns)   --->   "%tmp_230 = urem i11 %tmp_229, 701" [poly.c:273]   --->   Operation 315 'urem' 'tmp_230' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_231 = zext i11 %tmp_230 to i64" [poly.c:273]   --->   Operation 316 'zext' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%r_coeffs_addr_13 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_231" [poly.c:273]   --->   Operation 317 'getelementptr' 'r_coeffs_addr_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_13, align 2" [poly.c:273]   --->   Operation 318 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 45 <SV = 23> <Delay = 5.54>
ST_45 : Operation 319 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_13, align 2" [poly.c:273]   --->   Operation 319 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_232 = zext i10 %j_1 to i64" [poly.c:273]   --->   Operation 320 'zext' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_9 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_232" [poly.c:273]   --->   Operation 321 'getelementptr' 'temp_r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_9, i16* %temp_r_coeffs_addr_9, align 2" [poly.c:273]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 9> <Delay = 7.54>
ST_46 : Operation 324 [1/1] (0.00ns)   --->   "%i_i7 = phi i11 [ 0, %24 ], [ %i_23, %26 ]"   --->   Operation 324 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 325 [1/1] (1.52ns)   --->   "%exitcond_i8 = icmp eq i11 %i_i7, -646" [verify.c:24->poly.c:275]   --->   Operation 325 'icmp' 'exitcond_i8' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1402, i64 1402, i64 1402) nounwind"   --->   Operation 326 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (1.76ns)   --->   "%i_23 = add i11 %i_i7, 1" [verify.c:24->poly.c:275]   --->   Operation 327 'add' 'i_23' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %cmov.exit, label %26" [verify.c:24->poly.c:275]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_279 = trunc i11 %i_i7 to i1" [verify.c:24->poly.c:275]   --->   Operation 329 'trunc' 'tmp_279' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (0.00ns)   --->   "%adjSize = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i7, i32 1, i32 10)" [verify.c:25->poly.c:275]   --->   Operation 330 'partselect' 'adjSize' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%adjSize309_cast = zext i10 %adjSize to i15" [verify.c:25->poly.c:275]   --->   Operation 331 'zext' 'adjSize309_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 332 [1/1] (1.82ns)   --->   "%mem_index_gep = add i15 -9043, %adjSize309_cast" [verify.c:25->poly.c:275]   --->   Operation 332 'add' 'mem_index_gep' <Predicate = (!exitcond_i8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_280 = trunc i15 %mem_index_gep to i10" [verify.c:25->poly.c:275]   --->   Operation 333 'trunc' 'tmp_280' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 334 [1/1] (1.88ns)   --->   "%addrCmp = icmp ult i15 %mem_index_gep, -8342" [verify.c:25->poly.c:275]   --->   Operation 334 'icmp' 'addrCmp' <Predicate = (!exitcond_i8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 335 [1/1] (1.74ns)   --->   "%gepindex = add i10 -173, %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 335 'add' 'gepindex' <Predicate = (!exitcond_i8)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 336 [1/1] (1.06ns)   --->   "%gepindex2 = select i1 %addrCmp, i10 %gepindex, i10 -324" [verify.c:25->poly.c:275]   --->   Operation 336 'select' 'gepindex2' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i10 %gepindex2 to i64" [verify.c:25->poly.c:275]   --->   Operation 337 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_13 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:275]   --->   Operation 338 'getelementptr' 'temp_r_coeffs_addr_13' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 339 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 339 'load' 'temp_r_coeffs_load_11' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_46 : Operation 340 [1/1] (1.82ns)   --->   "%mem_index_gep2 = add i15 -10445, %adjSize309_cast" [verify.c:25->poly.c:275]   --->   Operation 340 'add' 'mem_index_gep2' <Predicate = (!exitcond_i8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_298 = trunc i15 %mem_index_gep2 to i10" [verify.c:25->poly.c:275]   --->   Operation 341 'trunc' 'tmp_298' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 342 [1/1] (1.88ns)   --->   "%addrCmp2 = icmp ult i15 %mem_index_gep2, -9744" [verify.c:25->poly.c:275]   --->   Operation 342 'icmp' 'addrCmp2' <Predicate = (!exitcond_i8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [1/1] (1.74ns)   --->   "%gepindex4 = add i10 205, %tmp_298" [verify.c:25->poly.c:275]   --->   Operation 343 'add' 'gepindex4' <Predicate = (!exitcond_i8)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [1/1] (1.06ns)   --->   "%gepindex5 = select i1 %addrCmp2, i10 %gepindex4, i10 -324" [verify.c:25->poly.c:275]   --->   Operation 344 'select' 'gepindex5' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%gepindex2335_cast = zext i10 %gepindex5 to i64" [verify.c:25->poly.c:275]   --->   Operation 345 'zext' 'gepindex2335_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%r_coeffs_addr_17 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %gepindex2335_cast" [verify.c:25->poly.c:275]   --->   Operation 346 'getelementptr' 'r_coeffs_addr_17' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 347 [2/2] (2.77ns)   --->   "%r_coeffs_load_14 = load i16* %r_coeffs_addr_17, align 2" [verify.c:25->poly.c:275]   --->   Operation 347 'load' 'r_coeffs_load_14' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_278 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %k_1, i32 1, i32 29)" [poly.c:277]   --->   Operation 348 'partselect' 'tmp_278' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_36 = sext i29 %tmp_278 to i30" [poly.c:277]   --->   Operation 349 'sext' 'tmp_36' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 350 'br' <Predicate = (exitcond_i8)> <Delay = 0.00>

State 47 <SV = 10> <Delay = 7.84>
ST_47 : Operation 351 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 351 'load' 'temp_r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_279, i3 0)" [verify.c:25->poly.c:275]   --->   Operation 352 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:275]   --->   Operation 353 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (1.21ns)   --->   "%tmp_281 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 354 'icmp' 'tmp_281' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_282 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 355 'zext' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_283 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 356 'zext' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_284 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_11, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 357 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 358 [1/1] (1.49ns)   --->   "%tmp_285 = sub i5 %tmp_282, %tmp_283" [verify.c:25->poly.c:275]   --->   Operation 358 'sub' 'tmp_285' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_286 = xor i5 %tmp_282, 15" [verify.c:25->poly.c:275]   --->   Operation 359 'xor' 'tmp_286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 360 [1/1] (1.49ns)   --->   "%tmp_287 = sub i5 %tmp_283, %tmp_282" [verify.c:25->poly.c:275]   --->   Operation 360 'sub' 'tmp_287' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node tmp_291)   --->   "%tmp_288 = select i1 %tmp_281, i5 %tmp_285, i5 %tmp_287" [verify.c:25->poly.c:275]   --->   Operation 361 'select' 'tmp_288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_289 = select i1 %tmp_281, i16 %tmp_284, i16 %temp_r_coeffs_load_11" [verify.c:25->poly.c:275]   --->   Operation 362 'select' 'tmp_289' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_290 = select i1 %tmp_281, i5 %tmp_286, i5 %tmp_282" [verify.c:25->poly.c:275]   --->   Operation 363 'select' 'tmp_290' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 364 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_291 = sub i5 15, %tmp_288" [verify.c:25->poly.c:275]   --->   Operation 364 'sub' 'tmp_291' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_292 = zext i5 %tmp_290 to i16" [verify.c:25->poly.c:275]   --->   Operation 365 'zext' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 366 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_294 = lshr i16 %tmp_289, %tmp_292" [verify.c:25->poly.c:275]   --->   Operation 366 'lshr' 'tmp_294' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 367 [1/2] (2.77ns)   --->   "%r_coeffs_load_14 = load i16* %r_coeffs_addr_17, align 2" [verify.c:25->poly.c:275]   --->   Operation 367 'load' 'r_coeffs_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_47 : Operation 368 [1/1] (1.21ns)   --->   "%tmp_299 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 368 'icmp' 'tmp_299' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_300 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 369 'zext' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_301 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 370 'zext' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp_312)   --->   "%tmp_302 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_14, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 371 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 372 [1/1] (1.49ns)   --->   "%tmp_303 = sub i5 %tmp_300, %tmp_301" [verify.c:25->poly.c:275]   --->   Operation 372 'sub' 'tmp_303' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_312)   --->   "%tmp_304 = xor i5 %tmp_300, 15" [verify.c:25->poly.c:275]   --->   Operation 373 'xor' 'tmp_304' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 374 [1/1] (1.49ns)   --->   "%tmp_305 = sub i5 %tmp_301, %tmp_300" [verify.c:25->poly.c:275]   --->   Operation 374 'sub' 'tmp_305' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_306 = select i1 %tmp_299, i5 %tmp_303, i5 %tmp_305" [verify.c:25->poly.c:275]   --->   Operation 375 'select' 'tmp_306' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_312)   --->   "%tmp_307 = select i1 %tmp_299, i16 %tmp_302, i16 %r_coeffs_load_14" [verify.c:25->poly.c:275]   --->   Operation 376 'select' 'tmp_307' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_312)   --->   "%tmp_308 = select i1 %tmp_299, i5 %tmp_304, i5 %tmp_300" [verify.c:25->poly.c:275]   --->   Operation 377 'select' 'tmp_308' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 378 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_309 = sub i5 15, %tmp_306" [verify.c:25->poly.c:275]   --->   Operation 378 'sub' 'tmp_309' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_312)   --->   "%tmp_310 = zext i5 %tmp_308 to i16" [verify.c:25->poly.c:275]   --->   Operation 379 'zext' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_314)   --->   "%tmp_311 = zext i5 %tmp_309 to i16" [verify.c:25->poly.c:275]   --->   Operation 380 'zext' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 381 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_312 = lshr i16 %tmp_307, %tmp_310" [verify.c:25->poly.c:275]   --->   Operation 381 'lshr' 'tmp_312' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_314)   --->   "%tmp_313 = lshr i16 -1, %tmp_311" [verify.c:25->poly.c:275]   --->   Operation 382 'lshr' 'tmp_313' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 383 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_314 = and i16 %tmp_312, %tmp_313" [verify.c:25->poly.c:275]   --->   Operation 383 'and' 'tmp_314' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_315 = trunc i16 %tmp_314 to i8" [verify.c:25->poly.c:275]   --->   Operation 384 'trunc' 'tmp_315' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 8.34>
ST_48 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_293 = zext i5 %tmp_291 to i16" [verify.c:25->poly.c:275]   --->   Operation 385 'zext' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_295 = lshr i16 -1, %tmp_293" [verify.c:25->poly.c:275]   --->   Operation 386 'lshr' 'tmp_295' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_296 = and i16 %tmp_294, %tmp_295" [verify.c:25->poly.c:275]   --->   Operation 387 'and' 'tmp_296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_297 = trunc i16 %tmp_296 to i8" [verify.c:25->poly.c:275]   --->   Operation 388 'trunc' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_i9 = xor i8 %tmp_315, %tmp_297" [verify.c:25->poly.c:275]   --->   Operation 389 'xor' 'tmp_i9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_i2 = and i8 %tmp_i9, %b_assign_2_cast" [verify.c:25->poly.c:275]   --->   Operation 390 'and' 'tmp_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 391 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_311_i = xor i8 %tmp_315, %tmp_i2" [verify.c:25->poly.c:275]   --->   Operation 391 'xor' 'tmp_311_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 392 [1/1] (1.21ns)   --->   "%tmp_316 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 392 'icmp' 'tmp_316' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_317 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 393 'zext' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_318 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 394 'zext' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_328)   --->   "%tmp_319 = zext i8 %tmp_311_i to i16" [verify.c:25->poly.c:275]   --->   Operation 395 'zext' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp_328)   --->   "%tmp_320 = xor i5 %tmp_317, 15" [verify.c:25->poly.c:275]   --->   Operation 396 'xor' 'tmp_320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_321 = select i1 %tmp_316, i5 %tmp_317, i5 %tmp_318" [verify.c:25->poly.c:275]   --->   Operation 397 'select' 'tmp_321' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_322 = select i1 %tmp_316, i5 %tmp_318, i5 %tmp_317" [verify.c:25->poly.c:275]   --->   Operation 398 'select' 'tmp_322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_328)   --->   "%tmp_323 = select i1 %tmp_316, i5 %tmp_320, i5 %tmp_317" [verify.c:25->poly.c:275]   --->   Operation 399 'select' 'tmp_323' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_324 = xor i5 %tmp_321, 15" [verify.c:25->poly.c:275]   --->   Operation 400 'xor' 'tmp_324' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_328)   --->   "%tmp_325 = zext i5 %tmp_323 to i16" [verify.c:25->poly.c:275]   --->   Operation 401 'zext' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_326 = zext i5 %tmp_322 to i16" [verify.c:25->poly.c:275]   --->   Operation 402 'zext' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_327 = zext i5 %tmp_324 to i16" [verify.c:25->poly.c:275]   --->   Operation 403 'zext' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 404 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_328 = shl i16 %tmp_319, %tmp_325" [verify.c:25->poly.c:275]   --->   Operation 404 'shl' 'tmp_328' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_333)   --->   "%tmp_329 = call i16 @llvm.part.select.i16(i16 %tmp_328, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 405 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_333)   --->   "%tmp_330 = select i1 %tmp_316, i16 %tmp_329, i16 %tmp_328" [verify.c:25->poly.c:275]   --->   Operation 406 'select' 'tmp_330' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_331 = shl i16 -1, %tmp_326" [verify.c:25->poly.c:275]   --->   Operation 407 'shl' 'tmp_331' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_332 = lshr i16 -1, %tmp_327" [verify.c:25->poly.c:275]   --->   Operation 408 'lshr' 'tmp_332' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 409 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_331, %tmp_332" [verify.c:25->poly.c:275]   --->   Operation 409 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 410 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_333 = and i16 %tmp_330, %p_demorgan" [verify.c:25->poly.c:275]   --->   Operation 410 'and' 'tmp_333' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([701 x i16]* %r_coeffs)" [verify.c:25->poly.c:275]   --->   Operation 411 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_334 = zext i1 %tmp_279 to i2" [verify.c:25->poly.c:275]   --->   Operation 412 'zext' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 413 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_334" [verify.c:25->poly.c:275]   --->   Operation 413 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 414 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_17, i16 %tmp_333, i2 %mask)" [verify.c:25->poly.c:275]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_48 : Operation 415 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_coeffs              (alloca                ) [ 0011111111111111111111111111100000000000000000000]
f_coeffs              (alloca                ) [ 0011111111111111111111111111111111111111111111111]
g_coeffs              (alloca                ) [ 0011111111111111111111111110000000000000000000000]
StgValue_52           (br                    ) [ 0110000000000000000000000000000000000000000000000]
i                     (phi                   ) [ 0010000000000000000000000000000000000000000000000]
exitcond9             (icmp                  ) [ 0010000000000000000000000000000000000000000000000]
empty                 (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_56           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp                   (zext                  ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_addr_4       (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_59           (store                 ) [ 0000000000000000000000000000000000000000000000000]
i_25                  (add                   ) [ 0110000000000000000000000000000000000000000000000]
StgValue_61           (br                    ) [ 0110000000000000000000000000000000000000000000000]
b_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_63           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_64           (br                    ) [ 0011000000000000000000000000000000000000000000000]
i_1                   (phi                   ) [ 0001000000000000000000000000000000000000000000000]
exitcond8             (icmp                  ) [ 0001000000000000000000000000000000000000000000000]
empty_57              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_26                  (add                   ) [ 0011000000000000000000000000000000000000000000000]
StgValue_69           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_s                 (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_72           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_73           (br                    ) [ 0011000000000000000000000000000000000000000000000]
StgValue_74           (br                    ) [ 0001110000000000000000000000000000000000000000000]
i_2                   (phi                   ) [ 0000100000000000000000000000000000000000000000000]
exitcond7             (icmp                  ) [ 0000110000000000000000000000000000000000000000000]
empty_58              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_27                  (add                   ) [ 0001110000000000000000000000000000000000000000000]
StgValue_79           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_218               (zext                  ) [ 0000010000000000000000000000000000000000000000000]
a_coeffs_addr         (getelementptr         ) [ 0000010000000000000000000000000000000000000000000]
StgValue_83           (br                    ) [ 0000111000000000000000000000000000000000000000000]
a_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_273               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_254_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr    (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_88           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_89           (br                    ) [ 0001110000000000000000000000000000000000000000000]
i_3                   (phi                   ) [ 0000001000000000000000000000000000000000000000000]
exitcond6             (icmp                  ) [ 0000001000000000000000000000000000000000000000000]
empty_59              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_28                  (add                   ) [ 0000101000000000000000000000000000000000000000000]
StgValue_94           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_219               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_97           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_98           (br                    ) [ 0000101000000000000000000000000000000000000000000]
temp_r_coeffs_addr_4  (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_addr_6  (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_addr_10      (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
StgValue_102          (br                    ) [ 0000001111111111111111111110000000000000000000000]
degf                  (phi                   ) [ 0000000111111000000000000000000000000000000000000]
k                     (phi                   ) [ 0000000111111111111111111100000000000000000000000]
j                     (phi                   ) [ 0000000100000000000000000000000000000000000000000]
degg                  (phi                   ) [ 0000000111111000000000000000000000000000000000000]
done                  (phi                   ) [ 0000000111111111111111111100000000000000000000000]
exitcond5             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_60              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
j_7                   (add                   ) [ 0000001111111111111111111110000000000000000000000]
StgValue_111          (br                    ) [ 0000000000000000000000000000000000000000000000000]
k_cast                (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_220               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_274               (bitselect             ) [ 0000000000000000000000000000000000000000000000000]
tmp_261_cast_cast     (select                ) [ 0000000000000000000000000000000000000000000000000]
k_6                   (sub                   ) [ 0000000000000000000000000000000000000000000000000]
k_6_cast_cast         (sext                  ) [ 0000000000000000000000000001111111111111111111111]
StgValue_119          (br                    ) [ 0000000111111111111111111111100000000000000000000]
temp_r_coeffs_load    (load                  ) [ 0000000001111111111110000000000000000000000000000]
tmp_275               (trunc                 ) [ 0000000001111000000000000000000000000000000000000]
s_assign_cast         (zext                  ) [ 0000000001111111111111111100000000000000000000000]
tmp_264_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_265_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_221               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_276               (bitselect             ) [ 0000000001111000000000000000000000000000000000000]
tmp_222               (zext                  ) [ 0000000001111111111111111100000000000000000000000]
tmp21                 (and                   ) [ 0000000000000000000000000000000000000000000000000]
swap                  (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_i3_cast           (select                ) [ 0000000001111000000000000000000000000000000000000]
StgValue_131          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i4                  (phi                   ) [ 0000000001000000000000000000000000000000000000000]
exitcond_i5           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_61              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_20                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_136          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_307_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_8  (getelementptr         ) [ 0000000000100000000000000000000000000000000000000]
g_coeffs_addr_4       (getelementptr         ) [ 0000000000100000000000000000000000000000000000000]
StgValue_142          (br                    ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_7  (load                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_308_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
t                     (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_309_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_148          (store                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_310_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_150          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_151          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i8                  (phi                   ) [ 0000000000010000000000000000000000000000000000000]
exitcond_i9           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_62              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_21                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_156          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_307_i2            (zext                  ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_addr_6       (getelementptr         ) [ 0000000000001000000000000000000000000000000000000]
r_coeffs_addr_16      (getelementptr         ) [ 0000000000001000000000000000000000000000000000000]
tmp_225               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp22                 (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_226               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_271_cast          (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_227               (and                   ) [ 0000000000000000000000000000000000000000000000000]
degf_3                (xor                   ) [ 0000000000000111111111111100000000000000000000000]
degg_2                (xor                   ) [ 0000001100000111111111111110000000000000000000000]
tmp_228               (select                ) [ 0000000000000111111110000000000000000000000000000]
StgValue_170          (br                    ) [ 0000000111111111111111111110000000000000000000000]
b_coeffs_load_3       (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_load_13      (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_308_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
t_2                   (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_309_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_176          (store                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_310_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_178          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_179          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_4                   (phi                   ) [ 0000000000000100000000000000000000000000000000000]
exitcond4             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_63              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_22                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_184          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_233               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_addr_5       (getelementptr         ) [ 0000000000000010000000000000000000000000000000000]
temp_r_coeffs_addr_10 (getelementptr         ) [ 0000000000000011100000000000000000000000000000000]
StgValue_189          (br                    ) [ 0000000111111111111111111110000000000000000000000]
g_coeffs_load_3       (load                  ) [ 0000000000000001000000000000000000000000000000000]
tmp_234               (mul                   ) [ 0000000000000000100000000000000000000000000000000]
tmp_235               (and                   ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_8  (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_236               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_196          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_197          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_5                   (phi                   ) [ 0000000000000000010000000000000000000000000000000]
exitcond3             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_64              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_24                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_202          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_237               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_12      (getelementptr         ) [ 0000000000000000001000000000000000000000000000000]
b_coeffs_addr_7       (getelementptr         ) [ 0000000000000000001110000000000000000000000000000]
tmp_i                 (xor                   ) [ 0000000000000000000001110000000000000000000000000]
StgValue_208          (br                    ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_load         (load                  ) [ 0000000000000000000100000000000000000000000000000]
tmp_238               (mul                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_239               (and                   ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_load_4       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_240               (xor                   ) [ 0000000000000000000010000000000000000000000000000]
StgValue_215          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_216          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i                   (phi                   ) [ 0000000000000000000001000000000000000000000000000]
exitcond_i            (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_65              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_220          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_34_i              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_11 (getelementptr         ) [ 0000000000000000000000100000000000000000000000000]
tmp_35_i              (add                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_36_i              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_12 (getelementptr         ) [ 0000000000000000000000100000000000000000000000000]
i_31                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_9  (load                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_10 (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_37_i              (select                ) [ 0000000000000000000000000000000000000000000000000]
StgValue_233          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_234          (br                    ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_3  (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_i_66              (select                ) [ 0000000000000000000000001110000000000000000000000]
tmp_33_i              (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_238          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_239          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i2                  (phi                   ) [ 0000000000000000000000001000000000000000000000000]
exitcond_i3           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_67              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_243          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_28_i              (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_29_i              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_14      (getelementptr         ) [ 0000000000000000000000000100000000000000000000000]
tmp_30_i              (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_31_i              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_15      (getelementptr         ) [ 0000000000000000000000000100000000000000000000000]
i_32                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
degf_4                (sub                   ) [ 0000001100000000000000000010000000000000000000000]
k_7                   (add                   ) [ 0000001100000000000000000010000000000000000000000]
tmp_241               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_335               (bitselect             ) [ 0000001100000000000000000010000000000000000000000]
r_coeffs_load_11      (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_load_12      (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_32_i              (select                ) [ 0000000000000000000000000000000000000000000000000]
StgValue_261          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_262          (br                    ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_load_10      (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_27_i              (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_265          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_266          (br                    ) [ 0000001111111111111111111110000000000000000000000]
i_6                   (phi                   ) [ 0000000000000000000000000001000000000000000000000]
exitcond2             (icmp                  ) [ 0000000000000000000000000001100000000000000000000]
empty_68              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_29                  (add                   ) [ 0000000100000000000000000001100000000000000000000]
StgValue_271          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_223               (zext                  ) [ 0000000000000000000000000000100000000000000000000]
b_coeffs_addr_5       (getelementptr         ) [ 0000000000000000000000000000100000000000000000000]
StgValue_275          (br                    ) [ 0000000000000000000000000001111111111111111111111]
b_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_11      (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_278          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_279          (br                    ) [ 0000000100000000000000000001100000000000000000000]
k_1                   (phi                   ) [ 0000000000000000000000000000011111111111111111111]
i_7                   (phi                   ) [ 0000000000000000000000000000010000000000000000000]
i_7_cast              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
exitcond1             (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_69              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_30                  (add                   ) [ 0000000000000000000000000001011111111111111111111]
StgValue_286          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_224               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_281_cast          (zext                  ) [ 0000000000000000000000000000001111111111111111000]
StgValue_289          (br                    ) [ 0000000000000000000000000000011111111111111111111]
StgValue_290          (ret                   ) [ 0000000000000000000000000000000000000000000000000]
j_1                   (phi                   ) [ 0000000000000000000000000000001111111111111111000]
j_1_cast              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
exitcond              (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_70              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
j_8                   (add                   ) [ 0000000000000000000000000000011111111111111111111]
StgValue_296          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_229               (add                   ) [ 0000000000000000000000000000000111111111111110000]
tmp_277               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
b_assign_2_cast       (select                ) [ 0000000000000000000000000000000000000000000000111]
StgValue_301          (br                    ) [ 0000000000000000000000000000011111111111111111111]
tmp_230               (urem                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_231               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_13      (getelementptr         ) [ 0000000000000000000000000000000000000000000001000]
r_coeffs_load_9       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_232               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_9  (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_322          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_323          (br                    ) [ 0000000000000000000000000000011111111111111111111]
i_i7                  (phi                   ) [ 0000000000000000000000000000000000000000000000100]
exitcond_i8           (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_71              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_23                  (add                   ) [ 0000000000000000000000000000011111111111111111111]
StgValue_328          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_279               (trunc                 ) [ 0000000000000000000000000000000000000000000000011]
adjSize               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
adjSize309_cast       (zext                  ) [ 0000000000000000000000000000000000000000000000000]
mem_index_gep         (add                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_280               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
addrCmp               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
gepindex              (add                   ) [ 0000000000000000000000000000000000000000000000000]
gepindex2             (select                ) [ 0000000000000000000000000000000000000000000000000]
gepindex2_cast        (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_13 (getelementptr         ) [ 0000000000000000000000000000000000000000000000010]
mem_index_gep2        (add                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_298               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
addrCmp2              (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
gepindex4             (add                   ) [ 0000000000000000000000000000000000000000000000000]
gepindex5             (select                ) [ 0000000000000000000000000000000000000000000000000]
gepindex2335_cast     (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_17      (getelementptr         ) [ 0000000000000000000000000000000000000000000000011]
tmp_278               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_36                (sext                  ) [ 0000000000000000000000000001011111111111111111111]
StgValue_350          (br                    ) [ 0000000000000000000000000001011111111111111111111]
temp_r_coeffs_load_11 (load                  ) [ 0000000000000000000000000000000000000000000000000]
start_pos             (bitconcatenate        ) [ 0000000000000000000000000000000000000000000000001]
end_pos               (or                    ) [ 0000000000000000000000000000000000000000000000001]
tmp_281               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_282               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_283               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_284               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_285               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_286               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_287               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_288               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_289               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_290               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_291               (sub                   ) [ 0000000000000000000000000000000000000000000000001]
tmp_292               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_294               (lshr                  ) [ 0000000000000000000000000000000000000000000000001]
r_coeffs_load_14      (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_299               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_300               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_301               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_302               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_303               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_304               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_305               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_306               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_307               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_308               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_309               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_310               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_311               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_312               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_313               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_314               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_315               (trunc                 ) [ 0000000000000000000000000000000000000000000000001]
tmp_293               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_295               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_296               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_297               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_i9                (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_i2                (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_311_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_316               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_317               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_318               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_319               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_320               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_321               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_322               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_323               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_324               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_325               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_326               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_327               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_328               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_329               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_330               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_331               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_332               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
p_demorgan            (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_333               (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_411          (specbramwithbyteenable) [ 0000000000000000000000000000000000000000000000000]
tmp_334               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
mask                  (shl                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_414          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_415          (br                    ) [ 0000000000000000000000000000011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="b_coeffs_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_coeffs/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="f_coeffs_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_coeffs/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="g_coeffs_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_coeffs/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_coeffs_addr_4_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_59/2 StgValue_63/2 b_coeffs_load_3/11 StgValue_176/12 b_coeffs_load_4/18 StgValue_215/20 b_coeffs_load/27 "/>
</bind>
</comp>

<comp id="141" class="1004" name="b_coeffs_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_coeffs_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_72/3 r_coeffs_load_13/11 StgValue_178/12 r_coeffs_load/17 r_coeffs_load_11/24 r_coeffs_load_12/24 r_coeffs_load_10/24 StgValue_261/25 StgValue_265/26 StgValue_278/28 r_coeffs_load_9/44 r_coeffs_load_14/46 StgValue_414/48 "/>
</bind>
</comp>

<comp id="162" class="1004" name="a_coeffs_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="temp_r_coeffs_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="1"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_88/5 temp_r_coeffs_load/7 temp_r_coeffs_load_7/9 StgValue_148/10 temp_r_coeffs_load_8/15 StgValue_196/16 temp_r_coeffs_load_9/21 temp_r_coeffs_load_10/21 temp_r_coeffs_load_3/21 StgValue_233/22 StgValue_238/23 StgValue_322/45 temp_r_coeffs_load_11/46 "/>
</bind>
</comp>

<comp id="187" class="1004" name="g_coeffs_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_97/6 g_coeffs_load/9 StgValue_150/10 g_coeffs_load_3/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="temp_r_coeffs_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_4/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="temp_r_coeffs_addr_6_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_6/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_coeffs_addr_10_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_10/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="temp_r_coeffs_addr_8_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_8/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="g_coeffs_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_4/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="b_coeffs_addr_6_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_6/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="r_coeffs_addr_16_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_16/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="g_coeffs_addr_5_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_5/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="temp_r_coeffs_addr_10_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_10/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_coeffs_addr_12_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_12/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="b_coeffs_addr_7_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_7/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="temp_r_coeffs_addr_11_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_11/21 "/>
</bind>
</comp>

<comp id="285" class="1004" name="temp_r_coeffs_addr_12_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="10" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_12/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_coeffs_addr_14_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_14/24 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_coeffs_addr_15_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="10" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_15/24 "/>
</bind>
</comp>

<comp id="308" class="1004" name="b_coeffs_addr_5_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_5/27 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_coeffs_addr_11_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="10" slack="1"/>
<pin id="319" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_11/28 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_coeffs_addr_13_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="11" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_13/44 "/>
</bind>
</comp>

<comp id="330" class="1004" name="temp_r_coeffs_addr_9_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_9/45 "/>
</bind>
</comp>

<comp id="338" class="1004" name="temp_r_coeffs_addr_13_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="10" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_13/46 "/>
</bind>
</comp>

<comp id="345" class="1004" name="r_coeffs_addr_17_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_17/46 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="10" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_2_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_3_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="397" class="1005" name="degf_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="degf_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="11" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degf/7 "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="1"/>
<pin id="411" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="k_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="421" class="1005" name="j_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="j_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="432" class="1005" name="degg_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="degg_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="11" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degg/7 "/>
</bind>
</comp>

<comp id="444" class="1005" name="done_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="done_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done/7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_i4_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="1"/>
<pin id="458" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="i_i4_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/9 "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_i8_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i8 (phireg) "/>
</bind>
</comp>

<comp id="471" class="1004" name="i_i8_phi_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="1" slack="1"/>
<pin id="475" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i8/11 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_4_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="10" slack="0"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_5_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="1"/>
<pin id="491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="i_5_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="1" slack="1"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/17 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="i_i_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="10" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/21 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_i2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_i2_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="10" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/24 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_6_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="10" slack="0"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/27 "/>
</bind>
</comp>

<comp id="533" class="1005" name="k_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="30" slack="1"/>
<pin id="535" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="k_1_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="29" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="12" slack="2"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/29 "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_7_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_7_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/29 "/>
</bind>
</comp>

<comp id="554" class="1005" name="j_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="1"/>
<pin id="556" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="j_1_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="1" slack="1"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/30 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_i7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="1"/>
<pin id="568" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i7 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_i7_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="11" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i7/46 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="4" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_281/47 tmp_316/48 "/>
</bind>
</comp>

<comp id="581" class="1004" name="exitcond9_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="10" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_25_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="exitcond8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_26_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="exitcond7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_27_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_218_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_218/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_273_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_273/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_254_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_254_cast/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="exitcond6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="10" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="i_28_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_219_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_219/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="exitcond5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="11" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="j_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="k_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_220_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="0" index="1" bw="11" slack="0"/>
<pin id="677" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_220/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_274_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_274/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_261_cast_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_261_cast_cast/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="k_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="11" slack="0"/>
<pin id="699" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_6/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="k_6_cast_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k_6_cast_cast/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_275_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_275/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="s_assign_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_assign_cast/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_264_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_264_cast/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_265_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_265_cast/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_221_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_221/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_276_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="17" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_276/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_222_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp21_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp21/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="swap_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="swap/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_i3_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i3_cast/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="exitcond_i5_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="0" index="1" bw="10" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="i_20_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_307_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307_i/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_308_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_308_i/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="t_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="2"/>
<pin id="787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_309_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="0"/>
<pin id="792" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_309_i/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_310_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_310_i/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="exitcond_i9_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="0"/>
<pin id="805" dir="0" index="1" bw="10" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i9/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="i_21_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_307_i2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307_i2/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_225_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="3"/>
<pin id="823" dir="0" index="1" bw="16" slack="3"/>
<pin id="824" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_225/11 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp22_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="2"/>
<pin id="829" dir="0" index="1" bw="1" slack="3"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp22/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_226_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="2"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_226/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_271_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_271_cast/11 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_227_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="0" index="1" bw="16" slack="0"/>
<pin id="848" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_227/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="degf_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="0" index="1" bw="16" slack="3"/>
<pin id="854" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degf_3/11 "/>
</bind>
</comp>

<comp id="857" class="1004" name="degg_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="0" index="1" bw="16" slack="3"/>
<pin id="860" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degg_2/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_228_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="3"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_228/11 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_308_i2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="0"/>
<pin id="874" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_308_i2/12 "/>
</bind>
</comp>

<comp id="877" class="1004" name="t_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="3"/>
<pin id="880" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_2/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_309_i2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_309_i2/12 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_310_i2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="0"/>
<pin id="892" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_310_i2/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="exitcond4_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="0" index="1" bw="10" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="i_22_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/13 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_233_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_233/13 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_235_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="0" index="1" bw="16" slack="4"/>
<pin id="917" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_235/16 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_236_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="0"/>
<pin id="921" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_236/16 "/>
</bind>
</comp>

<comp id="925" class="1004" name="exitcond3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="0"/>
<pin id="927" dir="0" index="1" bw="10" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/17 "/>
</bind>
</comp>

<comp id="931" class="1004" name="i_24_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_237_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_237/17 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_i_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="5"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i/17 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_239_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="16" slack="4"/>
<pin id="952" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_239/19 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_240_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="0" index="1" bw="16" slack="0"/>
<pin id="956" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_240/19 "/>
</bind>
</comp>

<comp id="959" class="1004" name="exitcond_i_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="0"/>
<pin id="961" dir="0" index="1" bw="10" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_34_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i/21 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_35_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i/21 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_36_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_i/21 "/>
</bind>
</comp>

<comp id="981" class="1004" name="i_31_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/21 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_37_i_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="7"/>
<pin id="989" dir="0" index="1" bw="16" slack="0"/>
<pin id="990" dir="0" index="2" bw="16" slack="0"/>
<pin id="991" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37_i/22 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_i_66_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="2"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_66/23 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_33_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="16" slack="0"/>
<pin id="1006" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33_i/23 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="exitcond_i3_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="0"/>
<pin id="1012" dir="0" index="1" bw="10" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/24 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_28_i_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="0"/>
<pin id="1018" dir="0" index="1" bw="10" slack="0"/>
<pin id="1019" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_29_i_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/24 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_30_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="10" slack="0"/>
<pin id="1029" dir="0" index="1" bw="10" slack="0"/>
<pin id="1030" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30_i/24 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_31_i_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="10" slack="0"/>
<pin id="1035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_i/24 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="i_32_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="10" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/24 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="degf_4_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="5"/>
<pin id="1046" dir="0" index="1" bw="1" slack="7"/>
<pin id="1047" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="degf_4/24 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="k_7_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="7"/>
<pin id="1050" dir="0" index="1" bw="11" slack="8"/>
<pin id="1051" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/24 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_241_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="16" slack="0"/>
<pin id="1056" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_241/24 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_335_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="16" slack="0"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_335/24 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_32_i_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="9"/>
<pin id="1069" dir="0" index="1" bw="16" slack="0"/>
<pin id="1070" dir="0" index="2" bw="16" slack="0"/>
<pin id="1071" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32_i/25 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_27_i_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="2"/>
<pin id="1079" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27_i/26 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="exitcond2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="0"/>
<pin id="1084" dir="0" index="1" bw="10" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/27 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="i_29_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/27 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_223_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="10" slack="0"/>
<pin id="1096" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_223/27 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="i_7_cast_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="0"/>
<pin id="1101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/29 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="exitcond1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="4" slack="0"/>
<pin id="1105" dir="0" index="1" bw="4" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/29 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="i_30_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/29 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_224_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_224/29 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_281_cast_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="0"/>
<pin id="1123" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_281_cast/29 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="j_1_cast_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="0"/>
<pin id="1127" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/30 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="exitcond_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="10" slack="0"/>
<pin id="1131" dir="0" index="1" bw="10" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/30 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="j_8_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/30 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_229_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="10" slack="1"/>
<pin id="1143" dir="0" index="1" bw="10" slack="0"/>
<pin id="1144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_229/30 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="11" slack="0"/>
<pin id="1148" dir="0" index="1" bw="11" slack="0"/>
<pin id="1149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_230/30 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_277_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="29" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_277/30 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="b_assign_2_cast_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="0" index="2" bw="1" slack="0"/>
<pin id="1160" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign_2_cast/30 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_231_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="0"/>
<pin id="1166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231/44 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp_232_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="15"/>
<pin id="1171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232/45 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="exitcond_i8_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="0"/>
<pin id="1176" dir="0" index="1" bw="11" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/46 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="i_23_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="11" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/46 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_279_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="11" slack="0"/>
<pin id="1188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_279/46 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="adjSize_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="10" slack="0"/>
<pin id="1192" dir="0" index="1" bw="11" slack="0"/>
<pin id="1193" dir="0" index="2" bw="1" slack="0"/>
<pin id="1194" dir="0" index="3" bw="5" slack="0"/>
<pin id="1195" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/46 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="adjSize309_cast_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="0"/>
<pin id="1202" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize309_cast/46 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="mem_index_gep_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="15" slack="0"/>
<pin id="1206" dir="0" index="1" bw="10" slack="0"/>
<pin id="1207" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep/46 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_280_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="15" slack="0"/>
<pin id="1212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_280/46 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="addrCmp_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="15" slack="0"/>
<pin id="1216" dir="0" index="1" bw="15" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp/46 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="gepindex_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="9" slack="0"/>
<pin id="1222" dir="0" index="1" bw="10" slack="0"/>
<pin id="1223" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex/46 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="gepindex2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="10" slack="0"/>
<pin id="1229" dir="0" index="2" bw="10" slack="0"/>
<pin id="1230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/46 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="gepindex2_cast_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="10" slack="0"/>
<pin id="1236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/46 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="mem_index_gep2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="15" slack="0"/>
<pin id="1241" dir="0" index="1" bw="10" slack="0"/>
<pin id="1242" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep2/46 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_298_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="15" slack="0"/>
<pin id="1247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_298/46 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="addrCmp2_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="15" slack="0"/>
<pin id="1251" dir="0" index="1" bw="15" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp2/46 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="gepindex4_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="0"/>
<pin id="1257" dir="0" index="1" bw="10" slack="0"/>
<pin id="1258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex4/46 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="gepindex5_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="10" slack="0"/>
<pin id="1264" dir="0" index="2" bw="10" slack="0"/>
<pin id="1265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex5/46 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="gepindex2335_cast_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="10" slack="0"/>
<pin id="1271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2335_cast/46 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_278_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="29" slack="0"/>
<pin id="1276" dir="0" index="1" bw="29" slack="2"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="0" index="3" bw="6" slack="0"/>
<pin id="1279" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_278/46 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_36_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="29" slack="0"/>
<pin id="1286" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/46 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="start_pos_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="0"/>
<pin id="1290" dir="0" index="1" bw="1" slack="1"/>
<pin id="1291" dir="0" index="2" bw="1" slack="0"/>
<pin id="1292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/47 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="end_pos_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="4" slack="0"/>
<pin id="1298" dir="0" index="1" bw="4" slack="0"/>
<pin id="1299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/47 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_282_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="4" slack="0"/>
<pin id="1305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_282/47 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_283_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="0"/>
<pin id="1309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_283/47 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_284_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="0"/>
<pin id="1313" dir="0" index="1" bw="16" slack="0"/>
<pin id="1314" dir="0" index="2" bw="5" slack="0"/>
<pin id="1315" dir="0" index="3" bw="1" slack="0"/>
<pin id="1316" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_284/47 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_285_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="4" slack="0"/>
<pin id="1323" dir="0" index="1" bw="4" slack="0"/>
<pin id="1324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_285/47 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_286_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="4" slack="0"/>
<pin id="1329" dir="0" index="1" bw="5" slack="0"/>
<pin id="1330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_286/47 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="tmp_287_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="4" slack="0"/>
<pin id="1335" dir="0" index="1" bw="4" slack="0"/>
<pin id="1336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_287/47 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="tmp_288_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="5" slack="0"/>
<pin id="1342" dir="0" index="2" bw="5" slack="0"/>
<pin id="1343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_288/47 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_289_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="16" slack="0"/>
<pin id="1350" dir="0" index="2" bw="16" slack="0"/>
<pin id="1351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_289/47 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_290_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="0" index="1" bw="5" slack="0"/>
<pin id="1358" dir="0" index="2" bw="4" slack="0"/>
<pin id="1359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_290/47 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="tmp_291_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="5" slack="0"/>
<pin id="1365" dir="0" index="1" bw="5" slack="0"/>
<pin id="1366" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_291/47 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="tmp_292_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="5" slack="0"/>
<pin id="1371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_292/47 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="tmp_294_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="16" slack="0"/>
<pin id="1375" dir="0" index="1" bw="5" slack="0"/>
<pin id="1376" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_294/47 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp_299_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="0"/>
<pin id="1381" dir="0" index="1" bw="4" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_299/47 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="tmp_300_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="4" slack="0"/>
<pin id="1387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_300/47 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="tmp_301_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="4" slack="0"/>
<pin id="1391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_301/47 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_302_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="16" slack="0"/>
<pin id="1395" dir="0" index="1" bw="16" slack="0"/>
<pin id="1396" dir="0" index="2" bw="5" slack="0"/>
<pin id="1397" dir="0" index="3" bw="1" slack="0"/>
<pin id="1398" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_302/47 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp_303_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="4" slack="0"/>
<pin id="1405" dir="0" index="1" bw="4" slack="0"/>
<pin id="1406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_303/47 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp_304_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="4" slack="0"/>
<pin id="1411" dir="0" index="1" bw="5" slack="0"/>
<pin id="1412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_304/47 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="tmp_305_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="4" slack="0"/>
<pin id="1417" dir="0" index="1" bw="4" slack="0"/>
<pin id="1418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_305/47 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp_306_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="0"/>
<pin id="1423" dir="0" index="1" bw="5" slack="0"/>
<pin id="1424" dir="0" index="2" bw="5" slack="0"/>
<pin id="1425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_306/47 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp_307_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="16" slack="0"/>
<pin id="1432" dir="0" index="2" bw="16" slack="0"/>
<pin id="1433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_307/47 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_308_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="5" slack="0"/>
<pin id="1440" dir="0" index="2" bw="4" slack="0"/>
<pin id="1441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_308/47 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp_309_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="5" slack="0"/>
<pin id="1447" dir="0" index="1" bw="5" slack="0"/>
<pin id="1448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_309/47 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_310_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="5" slack="0"/>
<pin id="1453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_310/47 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="tmp_311_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="5" slack="0"/>
<pin id="1457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_311/47 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="tmp_312_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="16" slack="0"/>
<pin id="1461" dir="0" index="1" bw="5" slack="0"/>
<pin id="1462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_312/47 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_313_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="5" slack="0"/>
<pin id="1468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_313/47 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="tmp_314_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="16" slack="0"/>
<pin id="1473" dir="0" index="1" bw="16" slack="0"/>
<pin id="1474" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_314/47 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="tmp_315_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="16" slack="0"/>
<pin id="1479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_315/47 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="tmp_293_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="5" slack="1"/>
<pin id="1483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_293/48 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="tmp_295_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="0" index="1" bw="5" slack="0"/>
<pin id="1487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_295/48 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="tmp_296_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="16" slack="1"/>
<pin id="1492" dir="0" index="1" bw="16" slack="0"/>
<pin id="1493" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_296/48 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_297_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="16" slack="0"/>
<pin id="1497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_297/48 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="tmp_i9_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="8" slack="1"/>
<pin id="1501" dir="0" index="1" bw="8" slack="0"/>
<pin id="1502" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i9/48 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="tmp_i2_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="0"/>
<pin id="1506" dir="0" index="1" bw="8" slack="3"/>
<pin id="1507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i2/48 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_311_i_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="1"/>
<pin id="1511" dir="0" index="1" bw="8" slack="0"/>
<pin id="1512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_311_i/48 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_317_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="4" slack="1"/>
<pin id="1516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_317/48 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="tmp_318_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="4" slack="1"/>
<pin id="1519" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_318/48 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="tmp_319_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="0"/>
<pin id="1522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_319/48 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="tmp_320_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="4" slack="0"/>
<pin id="1526" dir="0" index="1" bw="5" slack="0"/>
<pin id="1527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_320/48 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_321_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="4" slack="0"/>
<pin id="1533" dir="0" index="2" bw="4" slack="0"/>
<pin id="1534" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_321/48 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="tmp_322_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="0"/>
<pin id="1540" dir="0" index="1" bw="4" slack="0"/>
<pin id="1541" dir="0" index="2" bw="4" slack="0"/>
<pin id="1542" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_322/48 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="tmp_323_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="0"/>
<pin id="1548" dir="0" index="1" bw="5" slack="0"/>
<pin id="1549" dir="0" index="2" bw="4" slack="0"/>
<pin id="1550" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_323/48 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="tmp_324_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="4" slack="0"/>
<pin id="1556" dir="0" index="1" bw="5" slack="0"/>
<pin id="1557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_324/48 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_325_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="5" slack="0"/>
<pin id="1562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_325/48 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="tmp_326_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="4" slack="0"/>
<pin id="1566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_326/48 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="tmp_327_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="5" slack="0"/>
<pin id="1570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_327/48 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="tmp_328_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="0"/>
<pin id="1574" dir="0" index="1" bw="5" slack="0"/>
<pin id="1575" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_328/48 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="tmp_329_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="0"/>
<pin id="1580" dir="0" index="1" bw="16" slack="0"/>
<pin id="1581" dir="0" index="2" bw="5" slack="0"/>
<pin id="1582" dir="0" index="3" bw="1" slack="0"/>
<pin id="1583" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_329/48 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="tmp_330_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="0"/>
<pin id="1590" dir="0" index="1" bw="16" slack="0"/>
<pin id="1591" dir="0" index="2" bw="16" slack="0"/>
<pin id="1592" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_330/48 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="tmp_331_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="0"/>
<pin id="1598" dir="0" index="1" bw="4" slack="0"/>
<pin id="1599" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_331/48 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="tmp_332_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="0"/>
<pin id="1604" dir="0" index="1" bw="5" slack="0"/>
<pin id="1605" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_332/48 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="p_demorgan_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="0"/>
<pin id="1610" dir="0" index="1" bw="16" slack="0"/>
<pin id="1611" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/48 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="tmp_333_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="16" slack="0"/>
<pin id="1616" dir="0" index="1" bw="16" slack="0"/>
<pin id="1617" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_333/48 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp_334_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="2"/>
<pin id="1623" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_334/48 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="mask_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="0"/>
<pin id="1626" dir="0" index="1" bw="1" slack="0"/>
<pin id="1627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/48 "/>
</bind>
</comp>

<comp id="1631" class="1007" name="tmp_234_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="5"/>
<pin id="1633" dir="0" index="1" bw="16" slack="1"/>
<pin id="1634" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_234/15 "/>
</bind>
</comp>

<comp id="1635" class="1007" name="tmp_238_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="6"/>
<pin id="1637" dir="0" index="1" bw="16" slack="1"/>
<pin id="1638" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_238/19 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="i_25_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="10" slack="0"/>
<pin id="1645" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="i_26_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="10" slack="0"/>
<pin id="1653" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="i_27_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="10" slack="0"/>
<pin id="1661" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="tmp_218_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="64" slack="1"/>
<pin id="1666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="a_coeffs_addr_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="10" slack="1"/>
<pin id="1671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1677" class="1005" name="i_28_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="10" slack="0"/>
<pin id="1679" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="temp_r_coeffs_addr_4_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="10" slack="1"/>
<pin id="1684" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="temp_r_coeffs_addr_6_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="10" slack="7"/>
<pin id="1689" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="r_coeffs_addr_10_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="10" slack="9"/>
<pin id="1694" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="j_7_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="11" slack="0"/>
<pin id="1702" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="k_6_cast_cast_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="30" slack="2"/>
<pin id="1707" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="k_6_cast_cast "/>
</bind>
</comp>

<comp id="1710" class="1005" name="temp_r_coeffs_load_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="5"/>
<pin id="1712" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_load "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_275_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="1" slack="2"/>
<pin id="1718" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_275 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="s_assign_cast_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="11" slack="7"/>
<pin id="1723" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="s_assign_cast "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_276_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="2"/>
<pin id="1728" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_276 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_222_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="16" slack="7"/>
<pin id="1733" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_222 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="tmp_i3_cast_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="16" slack="2"/>
<pin id="1738" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i3_cast "/>
</bind>
</comp>

<comp id="1745" class="1005" name="i_20_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="10" slack="0"/>
<pin id="1747" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="temp_r_coeffs_addr_8_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="10" slack="1"/>
<pin id="1752" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="g_coeffs_addr_4_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="10" slack="1"/>
<pin id="1757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="i_21_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="10" slack="0"/>
<pin id="1765" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="b_coeffs_addr_6_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="10" slack="1"/>
<pin id="1770" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="r_coeffs_addr_16_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="10" slack="1"/>
<pin id="1775" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_16 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="degf_3_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="16" slack="5"/>
<pin id="1780" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="degf_3 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="degg_2_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="16" slack="1"/>
<pin id="1785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg_2 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="tmp_228_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="16" slack="4"/>
<pin id="1790" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_228 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="i_22_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="10" slack="0"/>
<pin id="1799" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="g_coeffs_addr_5_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="10" slack="1"/>
<pin id="1804" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="temp_r_coeffs_addr_10_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="10" slack="2"/>
<pin id="1809" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="g_coeffs_load_3_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="16" slack="1"/>
<pin id="1814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_load_3 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="tmp_234_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="16" slack="1"/>
<pin id="1819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_234 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="i_24_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="10" slack="0"/>
<pin id="1827" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="r_coeffs_addr_12_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="10" slack="1"/>
<pin id="1832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_12 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="b_coeffs_addr_7_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="10" slack="1"/>
<pin id="1837" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="tmp_i_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="1" slack="2"/>
<pin id="1842" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1845" class="1005" name="r_coeffs_load_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="16" slack="1"/>
<pin id="1847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_load "/>
</bind>
</comp>

<comp id="1850" class="1005" name="tmp_240_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="16" slack="1"/>
<pin id="1852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_240 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="temp_r_coeffs_addr_11_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="10" slack="1"/>
<pin id="1860" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_11 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="temp_r_coeffs_addr_12_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="10" slack="1"/>
<pin id="1865" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_12 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="i_31_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="10" slack="0"/>
<pin id="1870" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="tmp_i_66_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="16" slack="2"/>
<pin id="1875" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_66 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="r_coeffs_addr_14_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="10" slack="1"/>
<pin id="1883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_14 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="r_coeffs_addr_15_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="10" slack="1"/>
<pin id="1888" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_15 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="i_32_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="10" slack="0"/>
<pin id="1893" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="degf_4_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="16" slack="1"/>
<pin id="1898" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf_4 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="k_7_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="11" slack="1"/>
<pin id="1903" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="tmp_335_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="1" slack="1"/>
<pin id="1908" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_335 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="i_29_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="10" slack="0"/>
<pin id="1916" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="tmp_223_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="64" slack="1"/>
<pin id="1921" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_223 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="b_coeffs_addr_5_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="10" slack="1"/>
<pin id="1926" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="i_30_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="4" slack="0"/>
<pin id="1934" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="tmp_281_cast_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="11" slack="1"/>
<pin id="1939" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_281_cast "/>
</bind>
</comp>

<comp id="1945" class="1005" name="j_8_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="10" slack="0"/>
<pin id="1947" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="tmp_229_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="11" slack="1"/>
<pin id="1952" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_229 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="b_assign_2_cast_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="8" slack="3"/>
<pin id="1957" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_assign_2_cast "/>
</bind>
</comp>

<comp id="1960" class="1005" name="r_coeffs_addr_13_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="10" slack="1"/>
<pin id="1962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_13 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="i_23_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="11" slack="0"/>
<pin id="1970" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="tmp_279_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="1" slack="1"/>
<pin id="1975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="temp_r_coeffs_addr_13_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="10" slack="1"/>
<pin id="1981" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_13 "/>
</bind>
</comp>

<comp id="1984" class="1005" name="r_coeffs_addr_17_reg_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="10" slack="1"/>
<pin id="1986" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_17 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="tmp_36_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="30" slack="1"/>
<pin id="1991" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="start_pos_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="4" slack="1"/>
<pin id="1996" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="2000" class="1005" name="end_pos_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="4" slack="1"/>
<pin id="2002" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="end_pos "/>
</bind>
</comp>

<comp id="2006" class="1005" name="tmp_291_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="5" slack="1"/>
<pin id="2008" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_291 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="tmp_294_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="16" slack="1"/>
<pin id="2013" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_294 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="tmp_315_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="1"/>
<pin id="2018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_315 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="157" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="343"><net_src comp="14" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="420"><net_src comp="413" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="20" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="503"><net_src comp="6" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="6" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="542"><net_src comp="536" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="20" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="357" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="8" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="357" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="596"><net_src comp="357" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="6" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="368" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="8" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="368" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="6" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="368" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="619"><net_src comp="379" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="8" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="379" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="6" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="379" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="635"><net_src comp="169" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="645"><net_src comp="390" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="8" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="390" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="6" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="390" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="662"><net_src comp="425" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="34" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="425" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="413" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="40" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="413" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="42" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="44" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="693"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="46" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="48" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="670" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="688" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="181" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="444" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="397" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="432" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="714" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="52" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="444" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="706" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="444" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="728" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="54" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="16" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="460" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="8" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="460" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="6" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="460" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="782"><net_src comp="193" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="181" pin="3"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="181" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="789" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="800"><net_src comp="193" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="796" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="807"><net_src comp="471" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="8" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="471" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="6" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="471" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="825"><net_src comp="432" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="397" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="444" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="54" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="16" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="821" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="837" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="397" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="845" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="432" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="444" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="54" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="16" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="157" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="134" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="134" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="882" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="893"><net_src comp="157" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="877" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="895"><net_src comp="889" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="900"><net_src comp="482" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="8" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="482" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="6" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="482" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="922"><net_src comp="181" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="924"><net_src comp="918" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="929"><net_src comp="493" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="8" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="493" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="6" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="493" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="947"><net_src comp="444" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="32" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="957"><net_src comp="134" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="949" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="504" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="8" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="504" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="974"><net_src comp="504" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="56" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="970" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="985"><net_src comp="504" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="6" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="444" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="181" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="181" pin="3"/><net_sink comp="987" pin=2"/></net>

<net id="995"><net_src comp="987" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="1001"><net_src comp="54" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1002"><net_src comp="16" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1007"><net_src comp="181" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="3"/><net_sink comp="1003" pin=1"/></net>

<net id="1009"><net_src comp="1003" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="1014"><net_src comp="515" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="8" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="58" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="515" pin="4"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1031"><net_src comp="8" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="515" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1042"><net_src comp="515" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="6" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1052"><net_src comp="409" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="16" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1044" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="60" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="52" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1072"><net_src comp="444" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="157" pin="3"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="157" pin="3"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="1067" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="1080"><net_src comp="157" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1076" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="1086"><net_src comp="526" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="8" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="526" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="6" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="526" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1102"><net_src comp="547" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="547" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="64" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="547" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="68" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="6" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1099" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="558" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="558" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="8" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="558" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="6" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1125" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1150"><net_src comp="1141" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="70" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="533" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1161"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="72" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="74" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1167"><net_src comp="1146" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1172"><net_src comp="554" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1178"><net_src comp="570" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="76" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="570" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="38" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="570" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1196"><net_src comp="80" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="570" pin="4"/><net_sink comp="1190" pin=1"/></net>

<net id="1198"><net_src comp="82" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1199"><net_src comp="44" pin="0"/><net_sink comp="1190" pin=3"/></net>

<net id="1203"><net_src comp="1190" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="84" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1204" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="86" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="88" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1210" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1231"><net_src comp="1214" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="58" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1237"><net_src comp="1226" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1243"><net_src comp="90" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1200" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1239" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="92" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="94" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1245" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1266"><net_src comp="1249" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="58" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1272"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1280"><net_src comp="96" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="533" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1282"><net_src comp="82" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1283"><net_src comp="98" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1287"><net_src comp="1274" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1293"><net_src comp="100" pin="0"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="102" pin="0"/><net_sink comp="1288" pin=2"/></net>

<net id="1295"><net_src comp="1288" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="1300"><net_src comp="1288" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="104" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1302"><net_src comp="1296" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="1306"><net_src comp="1288" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1310"><net_src comp="1296" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1317"><net_src comp="106" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="181" pin="3"/><net_sink comp="1311" pin=1"/></net>

<net id="1319"><net_src comp="52" pin="0"/><net_sink comp="1311" pin=2"/></net>

<net id="1320"><net_src comp="108" pin="0"/><net_sink comp="1311" pin=3"/></net>

<net id="1325"><net_src comp="1303" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1307" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="1303" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="110" pin="0"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="1307" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1303" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1344"><net_src comp="577" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="1321" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="1333" pin="2"/><net_sink comp="1339" pin=2"/></net>

<net id="1352"><net_src comp="577" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="1311" pin="4"/><net_sink comp="1347" pin=1"/></net>

<net id="1354"><net_src comp="181" pin="3"/><net_sink comp="1347" pin=2"/></net>

<net id="1360"><net_src comp="577" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1361"><net_src comp="1327" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1362"><net_src comp="1303" pin="1"/><net_sink comp="1355" pin=2"/></net>

<net id="1367"><net_src comp="110" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="1339" pin="3"/><net_sink comp="1363" pin=1"/></net>

<net id="1372"><net_src comp="1355" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1377"><net_src comp="1347" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="1369" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1383"><net_src comp="1288" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="1296" pin="2"/><net_sink comp="1379" pin=1"/></net>

<net id="1388"><net_src comp="1288" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1296" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1399"><net_src comp="106" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="157" pin="3"/><net_sink comp="1393" pin=1"/></net>

<net id="1401"><net_src comp="52" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1402"><net_src comp="108" pin="0"/><net_sink comp="1393" pin=3"/></net>

<net id="1407"><net_src comp="1385" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="1389" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="1413"><net_src comp="1385" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="110" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1419"><net_src comp="1389" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="1385" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1426"><net_src comp="1379" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="1403" pin="2"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="1415" pin="2"/><net_sink comp="1421" pin=2"/></net>

<net id="1434"><net_src comp="1379" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="1393" pin="4"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="157" pin="3"/><net_sink comp="1429" pin=2"/></net>

<net id="1442"><net_src comp="1379" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="1409" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1444"><net_src comp="1385" pin="1"/><net_sink comp="1437" pin=2"/></net>

<net id="1449"><net_src comp="110" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1421" pin="3"/><net_sink comp="1445" pin=1"/></net>

<net id="1454"><net_src comp="1437" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="1445" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="1429" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1451" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1469"><net_src comp="54" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="1455" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="1459" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1465" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1480"><net_src comp="1471" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1488"><net_src comp="54" pin="0"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1481" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1494"><net_src comp="1484" pin="2"/><net_sink comp="1490" pin=1"/></net>

<net id="1498"><net_src comp="1490" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1503"><net_src comp="1495" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1508"><net_src comp="1499" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1513"><net_src comp="1504" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1523"><net_src comp="1509" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1528"><net_src comp="1514" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="110" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1535"><net_src comp="577" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1536"><net_src comp="1514" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1537"><net_src comp="1517" pin="1"/><net_sink comp="1530" pin=2"/></net>

<net id="1543"><net_src comp="577" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1544"><net_src comp="1517" pin="1"/><net_sink comp="1538" pin=1"/></net>

<net id="1545"><net_src comp="1514" pin="1"/><net_sink comp="1538" pin=2"/></net>

<net id="1551"><net_src comp="577" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1552"><net_src comp="1524" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1553"><net_src comp="1514" pin="1"/><net_sink comp="1546" pin=2"/></net>

<net id="1558"><net_src comp="1530" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="110" pin="0"/><net_sink comp="1554" pin=1"/></net>

<net id="1563"><net_src comp="1546" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1567"><net_src comp="1538" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1571"><net_src comp="1554" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1576"><net_src comp="1520" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="1560" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1584"><net_src comp="106" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1585"><net_src comp="1572" pin="2"/><net_sink comp="1578" pin=1"/></net>

<net id="1586"><net_src comp="52" pin="0"/><net_sink comp="1578" pin=2"/></net>

<net id="1587"><net_src comp="108" pin="0"/><net_sink comp="1578" pin=3"/></net>

<net id="1593"><net_src comp="577" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1594"><net_src comp="1578" pin="4"/><net_sink comp="1588" pin=1"/></net>

<net id="1595"><net_src comp="1572" pin="2"/><net_sink comp="1588" pin=2"/></net>

<net id="1600"><net_src comp="54" pin="0"/><net_sink comp="1596" pin=0"/></net>

<net id="1601"><net_src comp="1564" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="1606"><net_src comp="54" pin="0"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="1568" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="1612"><net_src comp="1596" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1613"><net_src comp="1602" pin="2"/><net_sink comp="1608" pin=1"/></net>

<net id="1618"><net_src comp="1588" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="1608" pin="2"/><net_sink comp="1614" pin=1"/></net>

<net id="1620"><net_src comp="1614" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="1628"><net_src comp="114" pin="0"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="1621" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="1630"><net_src comp="1624" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="1639"><net_src comp="1635" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="1646"><net_src comp="592" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1654"><net_src comp="604" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1662"><net_src comp="621" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1667"><net_src comp="627" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1672"><net_src comp="162" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1680"><net_src comp="647" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1685"><net_src comp="200" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1690"><net_src comp="207" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1695"><net_src comp="214" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1703"><net_src comp="664" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1708"><net_src comp="702" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1713"><net_src comp="181" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1719"><net_src comp="706" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1724"><net_src comp="710" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1729"><net_src comp="728" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1734"><net_src comp="736" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1739"><net_src comp="752" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1748"><net_src comp="766" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1753"><net_src comp="222" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1758"><net_src comp="229" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1766"><net_src comp="809" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1771"><net_src comp="236" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1776"><net_src comp="243" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1781"><net_src comp="851" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1786"><net_src comp="857" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1791"><net_src comp="863" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1800"><net_src comp="902" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1805"><net_src comp="251" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1810"><net_src comp="258" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1815"><net_src comp="193" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="1820"><net_src comp="1631" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1828"><net_src comp="931" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1833"><net_src comp="264" pin="3"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1838"><net_src comp="272" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1843"><net_src comp="943" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1848"><net_src comp="157" pin="3"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="1853"><net_src comp="953" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="1861"><net_src comp="278" pin="3"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1866"><net_src comp="285" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1871"><net_src comp="981" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1876"><net_src comp="996" pin="3"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1884"><net_src comp="292" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1889"><net_src comp="300" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1894"><net_src comp="1038" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1899"><net_src comp="1044" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1904"><net_src comp="1048" pin="2"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1909"><net_src comp="1059" pin="3"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1917"><net_src comp="1088" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1922"><net_src comp="1094" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1927"><net_src comp="308" pin="3"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1935"><net_src comp="1109" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1940"><net_src comp="1121" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1948"><net_src comp="1135" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1953"><net_src comp="1141" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1958"><net_src comp="1156" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1963"><net_src comp="322" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1971"><net_src comp="1180" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1976"><net_src comp="1186" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1982"><net_src comp="338" pin="3"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1987"><net_src comp="345" pin="3"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1992"><net_src comp="1284" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1997"><net_src comp="1288" pin="3"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1999"><net_src comp="1994" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2003"><net_src comp="1296" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="2005"><net_src comp="2000" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2009"><net_src comp="1363" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2014"><net_src comp="1373" pin="2"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2019"><net_src comp="1477" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2021"><net_src comp="2016" pin="1"/><net_sink comp="1509" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {3 12 25 26 28 48 }
 - Input state : 
	Port: poly_R2_inv : r_coeffs | {11 12 17 18 24 25 26 44 45 46 47 }
	Port: poly_R2_inv : a_coeffs | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond9 : 1
		StgValue_56 : 2
		tmp : 1
		b_coeffs_addr_4 : 2
		StgValue_59 : 3
		i_25 : 1
		StgValue_63 : 1
	State 3
		exitcond8 : 1
		i_26 : 1
		StgValue_69 : 2
		tmp_s : 1
		r_coeffs_addr : 2
		StgValue_72 : 3
	State 4
		exitcond7 : 1
		i_27 : 1
		StgValue_79 : 2
		tmp_218 : 1
		a_coeffs_addr : 2
		a_coeffs_load : 3
	State 5
		tmp_273 : 1
		tmp_254_cast : 2
		StgValue_88 : 3
	State 6
		exitcond6 : 1
		i_28 : 1
		StgValue_94 : 2
		tmp_219 : 1
		g_coeffs_addr : 2
		StgValue_97 : 3
	State 7
		exitcond5 : 1
		j_7 : 1
		StgValue_111 : 2
		k_cast : 1
		tmp_220 : 1
		tmp_274 : 2
		tmp_261_cast_cast : 3
		k_6 : 4
		k_6_cast_cast : 5
	State 8
		tmp_275 : 1
		tmp_221 : 1
		tmp_276 : 2
		tmp21 : 2
		swap : 3
		tmp_i3_cast : 3
	State 9
		exitcond_i5 : 1
		i_20 : 1
		StgValue_136 : 2
		tmp_307_i : 1
		temp_r_coeffs_addr_8 : 2
		temp_r_coeffs_load_7 : 3
		g_coeffs_addr_4 : 2
		g_coeffs_load : 3
	State 10
		tmp_308_i : 1
		t : 1
		tmp_309_i : 1
		StgValue_148 : 1
		tmp_310_i : 1
		StgValue_150 : 1
	State 11
		exitcond_i9 : 1
		i_21 : 1
		StgValue_156 : 2
		tmp_307_i2 : 1
		b_coeffs_addr_6 : 2
		b_coeffs_load_3 : 3
		r_coeffs_addr_16 : 2
		r_coeffs_load_13 : 3
		tmp_227 : 1
		degf_3 : 1
		degg_2 : 1
	State 12
		tmp_308_i2 : 1
		t_2 : 1
		tmp_309_i2 : 1
		StgValue_176 : 1
		tmp_310_i2 : 1
		StgValue_178 : 1
	State 13
		exitcond4 : 1
		i_22 : 1
		StgValue_184 : 2
		tmp_233 : 1
		g_coeffs_addr_5 : 2
		g_coeffs_load_3 : 3
		temp_r_coeffs_addr_10 : 2
	State 14
	State 15
	State 16
		tmp_236 : 1
		StgValue_196 : 1
	State 17
		exitcond3 : 1
		i_24 : 1
		StgValue_202 : 2
		tmp_237 : 1
		r_coeffs_addr_12 : 2
		r_coeffs_load : 3
		b_coeffs_addr_7 : 2
	State 18
	State 19
		tmp_239 : 1
		tmp_240 : 1
	State 20
	State 21
		exitcond_i : 1
		StgValue_220 : 2
		tmp_34_i : 1
		temp_r_coeffs_addr_11 : 2
		temp_r_coeffs_load_9 : 3
		tmp_35_i : 1
		tmp_36_i : 2
		temp_r_coeffs_addr_12 : 3
		temp_r_coeffs_load_10 : 4
		i_31 : 1
	State 22
		tmp_37_i : 1
		StgValue_233 : 2
	State 23
		tmp_33_i : 1
		StgValue_238 : 1
	State 24
		exitcond_i3 : 1
		StgValue_243 : 2
		tmp_28_i : 1
		tmp_29_i : 2
		r_coeffs_addr_14 : 3
		r_coeffs_load_11 : 4
		tmp_30_i : 1
		tmp_31_i : 2
		r_coeffs_addr_15 : 3
		r_coeffs_load_12 : 4
		i_32 : 1
		tmp_241 : 1
		tmp_335 : 2
	State 25
		tmp_32_i : 1
		StgValue_261 : 2
	State 26
		tmp_27_i : 1
		StgValue_265 : 1
	State 27
		exitcond2 : 1
		i_29 : 1
		StgValue_271 : 2
		tmp_223 : 1
		b_coeffs_addr_5 : 2
		b_coeffs_load : 3
	State 28
		StgValue_278 : 1
	State 29
		i_7_cast : 1
		exitcond1 : 1
		i_30 : 1
		StgValue_286 : 2
		tmp_224 : 2
		tmp_281_cast : 3
	State 30
		j_1_cast : 1
		exitcond : 1
		j_8 : 1
		StgValue_296 : 2
		tmp_229 : 2
		tmp_230 : 3
		b_assign_2_cast : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_231 : 1
		r_coeffs_addr_13 : 2
		r_coeffs_load_9 : 3
	State 45
		temp_r_coeffs_addr_9 : 1
		StgValue_322 : 2
	State 46
		exitcond_i8 : 1
		i_23 : 1
		StgValue_328 : 2
		tmp_279 : 1
		adjSize : 1
		adjSize309_cast : 2
		mem_index_gep : 3
		tmp_280 : 4
		addrCmp : 4
		gepindex : 5
		gepindex2 : 6
		gepindex2_cast : 7
		temp_r_coeffs_addr_13 : 8
		temp_r_coeffs_load_11 : 9
		mem_index_gep2 : 3
		tmp_298 : 4
		addrCmp2 : 4
		gepindex4 : 5
		gepindex5 : 6
		gepindex2335_cast : 7
		r_coeffs_addr_17 : 8
		r_coeffs_load_14 : 9
		tmp_36 : 1
	State 47
		end_pos : 1
		tmp_281 : 1
		tmp_282 : 1
		tmp_283 : 1
		tmp_284 : 1
		tmp_285 : 2
		tmp_286 : 2
		tmp_287 : 2
		tmp_288 : 3
		tmp_289 : 2
		tmp_290 : 2
		tmp_291 : 4
		tmp_292 : 3
		tmp_294 : 4
		tmp_299 : 1
		tmp_300 : 1
		tmp_301 : 1
		tmp_302 : 1
		tmp_303 : 2
		tmp_304 : 2
		tmp_305 : 2
		tmp_306 : 3
		tmp_307 : 2
		tmp_308 : 2
		tmp_309 : 4
		tmp_310 : 3
		tmp_311 : 5
		tmp_312 : 4
		tmp_313 : 6
		tmp_314 : 7
		tmp_315 : 7
	State 48
		tmp_295 : 1
		tmp_296 : 2
		tmp_297 : 2
		tmp_i9 : 3
		tmp_i2 : 3
		tmp_311_i : 3
		tmp_319 : 3
		tmp_320 : 1
		tmp_321 : 1
		tmp_322 : 1
		tmp_323 : 1
		tmp_324 : 2
		tmp_325 : 2
		tmp_326 : 2
		tmp_327 : 2
		tmp_328 : 4
		tmp_329 : 5
		tmp_330 : 6
		tmp_331 : 3
		tmp_332 : 3
		p_demorgan : 4
		tmp_333 : 7
		mask : 1
		StgValue_414 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        i_25_fu_592        |    0    |    0    |    17   |
|          |        i_26_fu_604        |    0    |    0    |    17   |
|          |        i_27_fu_621        |    0    |    0    |    17   |
|          |        i_28_fu_647        |    0    |    0    |    17   |
|          |         j_7_fu_664        |    0    |    0    |    18   |
|          |        i_20_fu_766        |    0    |    0    |    17   |
|          |        i_21_fu_809        |    0    |    0    |    17   |
|          |        i_22_fu_902        |    0    |    0    |    17   |
|          |        i_24_fu_931        |    0    |    0    |    17   |
|          |      tmp_35_i_fu_970      |    0    |    0    |    17   |
|    add   |        i_31_fu_981        |    0    |    0    |    17   |
|          |        i_32_fu_1038       |    0    |    0    |    17   |
|          |        k_7_fu_1048        |    0    |    0    |    18   |
|          |        i_29_fu_1088       |    0    |    0    |    17   |
|          |        i_30_fu_1109       |    0    |    0    |    13   |
|          |        j_8_fu_1135        |    0    |    0    |    17   |
|          |      tmp_229_fu_1141      |    0    |    0    |    17   |
|          |        i_23_fu_1180       |    0    |    0    |    18   |
|          |   mem_index_gep_fu_1204   |    0    |    0    |    22   |
|          |      gepindex_fu_1220     |    0    |    0    |    17   |
|          |   mem_index_gep2_fu_1239  |    0    |    0    |    22   |
|          |     gepindex4_fu_1255     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_577        |    0    |    0    |    9    |
|          |      exitcond9_fu_581     |    0    |    0    |    13   |
|          |      exitcond8_fu_598     |    0    |    0    |    13   |
|          |      exitcond7_fu_615     |    0    |    0    |    13   |
|          |      exitcond6_fu_641     |    0    |    0    |    13   |
|          |      exitcond5_fu_658     |    0    |    0    |    13   |
|          |     exitcond_i5_fu_760    |    0    |    0    |    13   |
|          |     exitcond_i9_fu_803    |    0    |    0    |    13   |
|          |      exitcond4_fu_896     |    0    |    0    |    13   |
|   icmp   |      exitcond3_fu_925     |    0    |    0    |    13   |
|          |     exitcond_i_fu_959     |    0    |    0    |    13   |
|          |    exitcond_i3_fu_1010    |    0    |    0    |    13   |
|          |     exitcond2_fu_1082     |    0    |    0    |    13   |
|          |     exitcond1_fu_1103     |    0    |    0    |    9    |
|          |      exitcond_fu_1129     |    0    |    0    |    13   |
|          |    exitcond_i8_fu_1174    |    0    |    0    |    13   |
|          |      addrCmp_fu_1214      |    0    |    0    |    13   |
|          |      addrCmp2_fu_1249     |    0    |    0    |    13   |
|          |      tmp_299_fu_1379      |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_220_fu_674      |    0    |    0    |    18   |
|          |         k_6_fu_696        |    0    |    0    |    18   |
|          |       tmp_221_fu_722      |    0    |    0    |    23   |
|          |      tmp_28_i_fu_1016     |    0    |    0    |    17   |
|          |      tmp_30_i_fu_1027     |    0    |    0    |    17   |
|          |       degf_4_fu_1044      |    0    |    0    |    23   |
|    sub   |      tmp_241_fu_1053      |    0    |    0    |    23   |
|          |      tmp_285_fu_1321      |    0    |    0    |    13   |
|          |      tmp_287_fu_1333      |    0    |    0    |    13   |
|          |      tmp_291_fu_1363      |    0    |    0    |    15   |
|          |      tmp_303_fu_1403      |    0    |    0    |    13   |
|          |      tmp_305_fu_1415      |    0    |    0    |    13   |
|          |      tmp_309_fu_1445      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|   urem   |        grp_fu_1146        |    0    |   142   |    78   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_308_i_fu_778     |    0    |    0    |    16   |
|          |      tmp_309_i_fu_789     |    0    |    0    |    16   |
|          |      tmp_310_i_fu_796     |    0    |    0    |    16   |
|          |       tmp_225_fu_821      |    0    |    0    |    16   |
|          |       degf_3_fu_851       |    0    |    0    |    16   |
|          |       degg_2_fu_857       |    0    |    0    |    16   |
|          |     tmp_308_i2_fu_871     |    0    |    0    |    16   |
|          |     tmp_309_i2_fu_882     |    0    |    0    |    16   |
|    xor   |     tmp_310_i2_fu_889     |    0    |    0    |    16   |
|          |       tmp_236_fu_918      |    0    |    0    |    16   |
|          |        tmp_i_fu_943       |    0    |    0    |    2    |
|          |       tmp_240_fu_953      |    0    |    0    |    16   |
|          |      tmp_286_fu_1327      |    0    |    0    |    5    |
|          |      tmp_304_fu_1409      |    0    |    0    |    5    |
|          |       tmp_i9_fu_1499      |    0    |    0    |    8    |
|          |     tmp_311_i_fu_1509     |    0    |    0    |    8    |
|          |      tmp_320_fu_1524      |    0    |    0    |    5    |
|          |      tmp_324_fu_1554      |    0    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp21_fu_740       |    0    |    0    |    2    |
|          |        swap_fu_746        |    0    |    0    |    2    |
|          |          t_fu_784         |    0    |    0    |    16   |
|          |        tmp22_fu_827       |    0    |    0    |    2    |
|          |       tmp_226_fu_832      |    0    |    0    |    2    |
|          |       tmp_227_fu_845      |    0    |    0    |    16   |
|          |         t_2_fu_877        |    0    |    0    |    16   |
|    and   |       tmp_235_fu_914      |    0    |    0    |    16   |
|          |       tmp_239_fu_949      |    0    |    0    |    16   |
|          |      tmp_33_i_fu_1003     |    0    |    0    |    16   |
|          |      tmp_27_i_fu_1076     |    0    |    0    |    16   |
|          |      tmp_314_fu_1471      |    0    |    0    |    16   |
|          |      tmp_296_fu_1490      |    0    |    0    |    16   |
|          |       tmp_i2_fu_1504      |    0    |    0    |    8    |
|          |     p_demorgan_fu_1608    |    0    |    0    |    16   |
|          |      tmp_333_fu_1614      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |  tmp_261_cast_cast_fu_688 |    0    |    0    |    11   |
|          |     tmp_i3_cast_fu_752    |    0    |    0    |    2    |
|          |    tmp_271_cast_fu_837    |    0    |    0    |    2    |
|          |       tmp_228_fu_863      |    0    |    0    |    2    |
|          |      tmp_37_i_fu_987      |    0    |    0    |    16   |
|          |      tmp_i_66_fu_996      |    0    |    0    |    2    |
|          |      tmp_32_i_fu_1067     |    0    |    0    |    16   |
|          |  b_assign_2_cast_fu_1156  |    0    |    0    |    2    |
|          |     gepindex2_fu_1226     |    0    |    0    |    10   |
|  select  |     gepindex5_fu_1261     |    0    |    0    |    10   |
|          |      tmp_288_fu_1339      |    0    |    0    |    5    |
|          |      tmp_289_fu_1347      |    0    |    0    |    16   |
|          |      tmp_290_fu_1355      |    0    |    0    |    5    |
|          |      tmp_306_fu_1421      |    0    |    0    |    5    |
|          |      tmp_307_fu_1429      |    0    |    0    |    16   |
|          |      tmp_308_fu_1437      |    0    |    0    |    5    |
|          |      tmp_321_fu_1530      |    0    |    0    |    4    |
|          |      tmp_322_fu_1538      |    0    |    0    |    4    |
|          |      tmp_323_fu_1546      |    0    |    0    |    5    |
|          |      tmp_330_fu_1588      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_294_fu_1373      |    0    |    0    |    35   |
|          |      tmp_312_fu_1459      |    0    |    0    |    35   |
|   lshr   |      tmp_313_fu_1465      |    0    |    0    |    12   |
|          |      tmp_295_fu_1484      |    0    |    0    |    12   |
|          |      tmp_332_fu_1602      |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_224_fu_1115      |    0    |    0    |    11   |
|    shl   |      tmp_328_fu_1572      |    0    |    0    |    19   |
|          |      tmp_331_fu_1596      |    0    |    0    |    11   |
|          |        mask_fu_1624       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    mul   |      tmp_234_fu_1631      |    1    |    0    |    0    |
|          |      tmp_238_fu_1635      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_587        |    0    |    0    |    0    |
|          |        tmp_s_fu_610       |    0    |    0    |    0    |
|          |       tmp_218_fu_627      |    0    |    0    |    0    |
|          |    tmp_254_cast_fu_636    |    0    |    0    |    0    |
|          |       tmp_219_fu_653      |    0    |    0    |    0    |
|          |       k_cast_fu_670       |    0    |    0    |    0    |
|          |    s_assign_cast_fu_710   |    0    |    0    |    0    |
|          |    tmp_264_cast_fu_714    |    0    |    0    |    0    |
|          |    tmp_265_cast_fu_718    |    0    |    0    |    0    |
|          |       tmp_222_fu_736      |    0    |    0    |    0    |
|          |      tmp_307_i_fu_772     |    0    |    0    |    0    |
|          |     tmp_307_i2_fu_815     |    0    |    0    |    0    |
|          |       tmp_233_fu_908      |    0    |    0    |    0    |
|          |       tmp_237_fu_937      |    0    |    0    |    0    |
|          |      tmp_34_i_fu_965      |    0    |    0    |    0    |
|          |      tmp_36_i_fu_976      |    0    |    0    |    0    |
|          |      tmp_29_i_fu_1022     |    0    |    0    |    0    |
|          |      tmp_31_i_fu_1033     |    0    |    0    |    0    |
|          |      tmp_223_fu_1094      |    0    |    0    |    0    |
|          |      i_7_cast_fu_1099     |    0    |    0    |    0    |
|   zext   |    tmp_281_cast_fu_1121   |    0    |    0    |    0    |
|          |      j_1_cast_fu_1125     |    0    |    0    |    0    |
|          |      tmp_231_fu_1164      |    0    |    0    |    0    |
|          |      tmp_232_fu_1169      |    0    |    0    |    0    |
|          |  adjSize309_cast_fu_1200  |    0    |    0    |    0    |
|          |   gepindex2_cast_fu_1234  |    0    |    0    |    0    |
|          | gepindex2335_cast_fu_1269 |    0    |    0    |    0    |
|          |      tmp_282_fu_1303      |    0    |    0    |    0    |
|          |      tmp_283_fu_1307      |    0    |    0    |    0    |
|          |      tmp_292_fu_1369      |    0    |    0    |    0    |
|          |      tmp_300_fu_1385      |    0    |    0    |    0    |
|          |      tmp_301_fu_1389      |    0    |    0    |    0    |
|          |      tmp_310_fu_1451      |    0    |    0    |    0    |
|          |      tmp_311_fu_1455      |    0    |    0    |    0    |
|          |      tmp_293_fu_1481      |    0    |    0    |    0    |
|          |      tmp_317_fu_1514      |    0    |    0    |    0    |
|          |      tmp_318_fu_1517      |    0    |    0    |    0    |
|          |      tmp_319_fu_1520      |    0    |    0    |    0    |
|          |      tmp_325_fu_1560      |    0    |    0    |    0    |
|          |      tmp_326_fu_1564      |    0    |    0    |    0    |
|          |      tmp_327_fu_1568      |    0    |    0    |    0    |
|          |      tmp_334_fu_1621      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_273_fu_632      |    0    |    0    |    0    |
|          |       tmp_275_fu_706      |    0    |    0    |    0    |
|          |      tmp_277_fu_1152      |    0    |    0    |    0    |
|   trunc  |      tmp_279_fu_1186      |    0    |    0    |    0    |
|          |      tmp_280_fu_1210      |    0    |    0    |    0    |
|          |      tmp_298_fu_1245      |    0    |    0    |    0    |
|          |      tmp_315_fu_1477      |    0    |    0    |    0    |
|          |      tmp_297_fu_1495      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_274_fu_680      |    0    |    0    |    0    |
| bitselect|       tmp_276_fu_728      |    0    |    0    |    0    |
|          |      tmp_335_fu_1059      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |    k_6_cast_cast_fu_702   |    0    |    0    |    0    |
|          |       tmp_36_fu_1284      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      adjSize_fu_1190      |    0    |    0    |    0    |
|          |      tmp_278_fu_1274      |    0    |    0    |    0    |
|partselect|      tmp_284_fu_1311      |    0    |    0    |    0    |
|          |      tmp_302_fu_1393      |    0    |    0    |    0    |
|          |      tmp_329_fu_1578      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     start_pos_fu_1288     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |      end_pos_fu_1296      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   142   |   1630  |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|b_coeffs|    1   |    0   |    0   |
|f_coeffs|    1   |    0   |    0   |
|g_coeffs|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    a_coeffs_addr_reg_1669    |   10   |
|   b_assign_2_cast_reg_1955   |    8   |
|   b_coeffs_addr_5_reg_1924   |   10   |
|   b_coeffs_addr_6_reg_1768   |   10   |
|   b_coeffs_addr_7_reg_1835   |   10   |
|        degf_3_reg_1778       |   16   |
|        degf_4_reg_1896       |   16   |
|         degf_reg_397         |   16   |
|        degg_2_reg_1783       |   16   |
|         degg_reg_432         |   16   |
|         done_reg_444         |    1   |
|       end_pos_reg_2000       |    4   |
|   g_coeffs_addr_4_reg_1755   |   10   |
|   g_coeffs_addr_5_reg_1802   |   10   |
|   g_coeffs_load_3_reg_1812   |   16   |
|          i_1_reg_364         |   10   |
|         i_20_reg_1745        |   10   |
|         i_21_reg_1763        |   10   |
|         i_22_reg_1797        |   10   |
|         i_23_reg_1968        |   11   |
|         i_24_reg_1825        |   10   |
|         i_25_reg_1643        |   10   |
|         i_26_reg_1651        |   10   |
|         i_27_reg_1659        |   10   |
|         i_28_reg_1677        |   10   |
|         i_29_reg_1914        |   10   |
|          i_2_reg_375         |   10   |
|         i_30_reg_1932        |    4   |
|         i_31_reg_1868        |   10   |
|         i_32_reg_1891        |   10   |
|          i_3_reg_386         |   10   |
|          i_4_reg_478         |   10   |
|          i_5_reg_489         |   10   |
|          i_6_reg_522         |   10   |
|          i_7_reg_543         |    4   |
|         i_i2_reg_511         |   10   |
|         i_i4_reg_456         |   10   |
|         i_i7_reg_566         |   11   |
|         i_i8_reg_467         |   10   |
|          i_i_reg_500         |   10   |
|           i_reg_353          |   10   |
|          j_1_reg_554         |   10   |
|         j_7_reg_1700         |   11   |
|         j_8_reg_1945         |   10   |
|           j_reg_421          |   11   |
|          k_1_reg_533         |   30   |
|    k_6_cast_cast_reg_1705    |   30   |
|         k_7_reg_1901         |   11   |
|           k_reg_409          |   11   |
|   r_coeffs_addr_10_reg_1692  |   10   |
|   r_coeffs_addr_12_reg_1830  |   10   |
|   r_coeffs_addr_13_reg_1960  |   10   |
|   r_coeffs_addr_14_reg_1881  |   10   |
|   r_coeffs_addr_15_reg_1886  |   10   |
|   r_coeffs_addr_16_reg_1773  |   10   |
|   r_coeffs_addr_17_reg_1984  |   10   |
|    r_coeffs_load_reg_1845    |   16   |
|    s_assign_cast_reg_1721    |   11   |
|      start_pos_reg_1994      |    4   |
|temp_r_coeffs_addr_10_reg_1807|   10   |
|temp_r_coeffs_addr_11_reg_1858|   10   |
|temp_r_coeffs_addr_12_reg_1863|   10   |
|temp_r_coeffs_addr_13_reg_1979|   10   |
| temp_r_coeffs_addr_4_reg_1682|   10   |
| temp_r_coeffs_addr_6_reg_1687|   10   |
| temp_r_coeffs_addr_8_reg_1750|   10   |
|  temp_r_coeffs_load_reg_1710 |   16   |
|       tmp_218_reg_1664       |   64   |
|       tmp_222_reg_1731       |   16   |
|       tmp_223_reg_1919       |   64   |
|       tmp_228_reg_1788       |   16   |
|       tmp_229_reg_1950       |   11   |
|       tmp_234_reg_1817       |   16   |
|       tmp_240_reg_1850       |   16   |
|       tmp_275_reg_1716       |    1   |
|       tmp_276_reg_1726       |    1   |
|       tmp_279_reg_1973       |    1   |
|     tmp_281_cast_reg_1937    |   11   |
|       tmp_291_reg_2006       |    5   |
|       tmp_294_reg_2011       |   16   |
|       tmp_315_reg_2016       |    8   |
|       tmp_335_reg_1906       |    1   |
|        tmp_36_reg_1989       |   30   |
|     tmp_i3_cast_reg_1736     |   16   |
|       tmp_i_66_reg_1873      |   16   |
|        tmp_i_reg_1840        |    1   |
+------------------------------+--------+
|             Total            |  1040  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   7  |  10  |   70   ||    38   |
| grp_access_fu_134 |  p1  |   4  |  16  |   64   ||    15   |
| grp_access_fu_157 |  p0  |  13  |  10  |   130  ||    56   |
| grp_access_fu_157 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_169 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_181 |  p0  |  13  |  10  |   130  ||    56   |
| grp_access_fu_181 |  p1  |   6  |  16  |   96   ||    33   |
| grp_access_fu_193 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_193 |  p1  |   2  |  16  |   32   ||    9    |
|    degf_reg_397   |  p0  |   2  |  16  |   32   ||    9    |
|     k_reg_409     |  p0  |   2  |  11  |   22   ||    9    |
|    degg_reg_432   |  p0  |   2  |  16  |   32   ||    9    |
|    done_reg_444   |  p0  |   2  |   1  |    2   ||    9    |
|    j_1_reg_554    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_577    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_577    |  p1  |   2  |   4  |    8   ||    9    |
|    grp_fu_1146    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   802  || 25.6158 ||   336   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   142  |  1630  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   336  |
|  Register |    -   |    -   |    -   |  1040  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   25   |  1182  |  1966  |
+-----------+--------+--------+--------+--------+--------+
