Timing Analyzer report for vga_main
Wed May 01 22:20:46 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; vga_main                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 111.76 MHz ; 111.76 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -7.948 ; -263.105           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.465 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -146.285                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.948 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.479     ; 8.470      ;
; -7.901 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.464     ; 8.438      ;
; -7.895 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 8.431      ;
; -7.851 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 8.368      ;
; -7.810 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.466     ; 8.345      ;
; -7.778 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 8.314      ;
; -7.766 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 8.283      ;
; -7.747 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 8.283      ;
; -7.679 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.483     ; 8.197      ;
; -7.678 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 8.209      ;
; -7.670 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.467     ; 8.204      ;
; -7.596 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.482     ; 8.115      ;
; -7.590 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.478     ; 8.113      ;
; -7.579 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.485     ; 8.095      ;
; -7.550 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.466     ; 8.085      ;
; -7.534 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.479     ; 8.056      ;
; -7.503 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 8.034      ;
; -7.496 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.469     ; 8.028      ;
; -7.487 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.464     ; 8.024      ;
; -7.481 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 8.017      ;
; -7.450 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.464     ; 7.987      ;
; -7.437 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 7.954      ;
; -7.396 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.466     ; 7.931      ;
; -7.364 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 7.900      ;
; -7.352 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 7.869      ;
; -7.338 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 7.869      ;
; -7.333 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.465     ; 7.869      ;
; -7.302 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.477     ; 7.826      ;
; -7.265 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.483     ; 7.783      ;
; -7.264 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 7.795      ;
; -7.256 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.467     ; 7.790      ;
; -7.237 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.482     ; 7.756      ;
; -7.182 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.482     ; 7.701      ;
; -7.176 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.478     ; 7.699      ;
; -7.165 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.485     ; 7.681      ;
; -7.136 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.466     ; 7.671      ;
; -7.089 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 7.620      ;
; -7.082 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.469     ; 7.614      ;
; -7.036 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.464     ; 7.573      ;
; -7.013 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.002     ; 8.012      ;
; -6.947 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.013      ; 7.961      ;
; -6.941 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 7.954      ;
; -6.924 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.470     ; 7.455      ;
; -6.917 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 7.434      ;
; -6.897 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.891      ;
; -6.888 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.477     ; 7.412      ;
; -6.856 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 7.868      ;
; -6.824 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 7.837      ;
; -6.823 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.482     ; 7.342      ;
; -6.812 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 7.806      ;
; -6.793 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.012      ; 7.806      ;
; -6.725 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.006     ; 7.720      ;
; -6.724 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.007      ; 7.732      ;
; -6.716 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.010      ; 7.727      ;
; -6.644 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.008     ; 7.637      ;
; -6.642 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.005     ; 7.638      ;
; -6.636 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.001     ; 7.636      ;
; -6.596 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.011      ; 7.608      ;
; -6.549 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.007      ; 7.557      ;
; -6.542 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.008      ; 7.551      ;
; -6.503 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.484     ; 7.020      ;
; -6.496 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.013      ; 7.510      ;
; -6.384 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.007      ; 7.392      ;
; -6.348 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 7.349      ;
; -6.283 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.005     ; 7.279      ;
; -5.963 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.007     ; 6.957      ;
; -5.103 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 6.019      ;
; -4.990 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 5.906      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.783 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.702      ;
; -4.689 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 5.605      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.676 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.595      ;
; -4.576 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.085     ; 5.492      ;
; -4.541 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.325      ; 5.914      ;
; -4.528 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.327      ; 5.903      ;
; -4.527 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.301      ; 5.876      ;
; -4.514 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.303      ; 5.865      ;
; -4.505 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.326      ; 5.879      ;
; -4.498 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.325      ; 5.871      ;
; -4.491 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.302      ; 5.841      ;
; -4.488 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.407      ;
; -4.488 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.407      ;
; -4.488 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.407      ;
; -4.488 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.407      ;
; -4.488 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 5.407      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                         ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.201      ;
; 0.465 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.469 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.205      ;
; 0.487 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.223      ;
; 0.501 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.237      ;
; 0.502 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.237      ;
; 0.506 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.242      ;
; 0.514 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.250      ;
; 0.517 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.683 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.419      ;
; 0.732 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.024      ;
; 0.752 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.755 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.761 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_sync:vga_sync_unit|h_count_reg[6] ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.768 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.782 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.076      ;
; 0.783 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.801 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.539      ;
; 0.810 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.546      ;
; 0.815 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.551      ;
; 0.821 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.559      ;
; 0.825 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.563      ;
; 0.827 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.563      ;
; 0.828 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.561      ;
; 0.830 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.563      ;
; 0.830 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.491      ; 1.575      ;
; 0.832 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.481      ; 1.567      ;
; 0.836 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.571      ;
; 0.838 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.572      ;
; 0.839 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.575      ;
; 0.839 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.577      ;
; 0.840 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.576      ;
; 0.841 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.580      ;
; 0.843 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.582      ;
; 0.843 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.581      ;
; 0.845 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.491      ; 1.590      ;
; 0.847 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.585      ;
; 0.849 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.584      ;
; 0.850 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.583      ;
; 0.850 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.584      ;
; 0.850 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.491      ; 1.595      ;
; 0.856 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.594      ;
; 0.860 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.487      ; 1.601      ;
; 0.862 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.491      ; 1.607      ;
; 0.865 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.604      ;
; 0.866 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.598      ;
; 0.868 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.606      ;
; 0.868 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.162      ;
; 0.871 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.610      ;
; 0.874 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.612      ;
; 0.876 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.607      ;
; 0.879 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.615      ;
; 0.881 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.487      ; 1.622      ;
; 0.882 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.485      ; 1.621      ;
; 0.886 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.624      ;
; 0.887 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.484      ; 1.625      ;
; 0.897 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.629      ;
; 0.898 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.636      ;
; 0.912 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.644      ;
; 0.914 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.645      ;
; 0.918 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.104      ; 1.234      ;
; 0.921 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.659      ;
; 0.924 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.659      ;
; 0.929 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.660      ;
; 0.953 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.245      ;
; 0.953 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.245      ;
; 0.959 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.251      ;
; 0.960 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.252      ;
; 0.995 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.731      ;
; 1.010 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.484      ; 1.748      ;
; 1.020 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.752      ;
; 1.022 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.477      ; 1.753      ;
; 1.051 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 1.784      ;
; 1.088 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.461      ; 1.803      ;
; 1.101 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.461      ; 1.816      ;
; 1.107 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 119.52 MHz ; 119.52 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -7.367 ; -240.481          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.416 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -146.285                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.367 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.414     ; 7.955      ;
; -7.354 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.943      ;
; -7.328 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 7.905      ;
; -7.253 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 7.826      ;
; -7.205 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.415     ; 7.792      ;
; -7.196 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.410     ; 7.788      ;
; -7.179 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.428     ; 7.753      ;
; -7.149 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.738      ;
; -7.118 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.704      ;
; -7.108 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.412     ; 7.698      ;
; -7.080 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.427     ; 7.655      ;
; -7.003 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.412     ; 7.593      ;
; -6.994 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.424     ; 7.572      ;
; -6.986 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 7.563      ;
; -6.978 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 7.551      ;
; -6.974 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.414     ; 7.562      ;
; -6.961 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.550      ;
; -6.935 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 7.512      ;
; -6.922 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.511      ;
; -6.914 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.500      ;
; -6.905 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.494      ;
; -6.860 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 7.433      ;
; -6.813 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.399      ;
; -6.812 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.415     ; 7.399      ;
; -6.803 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.410     ; 7.395      ;
; -6.786 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.428     ; 7.360      ;
; -6.756 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.345      ;
; -6.725 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.311      ;
; -6.721 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 7.300      ;
; -6.715 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.412     ; 7.305      ;
; -6.687 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.427     ; 7.262      ;
; -6.661 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 7.238      ;
; -6.610 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.412     ; 7.200      ;
; -6.601 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.424     ; 7.179      ;
; -6.593 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 7.170      ;
; -6.585 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 7.158      ;
; -6.529 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.118      ;
; -6.521 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.107      ;
; -6.512 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.413     ; 7.101      ;
; -6.448 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.034      ; 7.484      ;
; -6.435 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 7.472      ;
; -6.420 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.416     ; 7.006      ;
; -6.409 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 7.434      ;
; -6.366 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 6.939      ;
; -6.334 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 7.355      ;
; -6.328 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.423     ; 6.907      ;
; -6.286 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.033      ; 7.321      ;
; -6.277 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.038      ; 7.317      ;
; -6.268 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.425     ; 6.845      ;
; -6.260 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.020      ; 7.282      ;
; -6.230 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 7.267      ;
; -6.199 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 7.233      ;
; -6.189 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 7.227      ;
; -6.161 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.021      ; 7.184      ;
; -6.084 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.036      ; 7.122      ;
; -6.075 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.024      ; 7.101      ;
; -6.067 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 7.092      ;
; -6.059 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 7.080      ;
; -6.003 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 7.040      ;
; -5.995 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 7.029      ;
; -5.986 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.035      ; 7.023      ;
; -5.973 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.429     ; 6.546      ;
; -5.894 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.032      ; 6.928      ;
; -5.802 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.025      ; 6.829      ;
; -5.742 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.023      ; 6.767      ;
; -5.447 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; 0.019      ; 6.468      ;
; -4.832 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.074     ; 5.760      ;
; -4.749 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.074     ; 5.677      ;
; -4.439 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.074     ; 5.367      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.372 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.301      ;
; -4.356 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.074     ; 5.284      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.266 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.195      ;
; -4.175 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.268      ; 5.482      ;
; -4.162 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 5.492      ;
; -4.154 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.270      ; 5.463      ;
; -4.141 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 5.473      ;
; -4.137 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.269      ; 5.445      ;
; -4.130 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.291      ; 5.460      ;
; -4.124 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.292      ; 5.455      ;
; -4.116 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.271      ; 5.426      ;
; -4.109 ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.293      ; 5.441      ;
; -4.103 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.032      ;
; -4.103 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.032      ;
; -4.103 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.073     ; 5.032      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.443 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.098      ;
; 0.453 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.108      ;
; 0.472 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.127      ;
; 0.474 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.129      ;
; 0.474 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.130      ;
; 0.477 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.480 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.135      ;
; 0.487 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.142      ;
; 0.679 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.334      ;
; 0.684 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.951      ;
; 0.697 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.701 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.969      ;
; 0.705 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.712 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; vga_sync:vga_sync_unit|h_count_reg[6] ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.987      ;
; 0.728 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.998      ;
; 0.740 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.399      ;
; 0.743 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.399      ;
; 0.747 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.402      ;
; 0.754 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.413      ;
; 0.756 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.415      ;
; 0.758 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.413      ;
; 0.760 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.416      ;
; 0.760 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.426      ; 1.416      ;
; 0.765 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.420      ;
; 0.765 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.427      ;
; 0.767 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.422      ;
; 0.768 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.427      ;
; 0.768 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.423      ;
; 0.770 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.424      ; 1.424      ;
; 0.774 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.433      ;
; 0.775 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.430      ;
; 0.777 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.436      ;
; 0.778 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.433      ;
; 0.780 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.424      ; 1.434      ;
; 0.781 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.440      ;
; 0.781 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.440      ;
; 0.781 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.443      ;
; 0.781 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.443      ;
; 0.783 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.438      ;
; 0.792 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.424      ; 1.446      ;
; 0.792 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.431      ; 1.453      ;
; 0.793 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.452      ;
; 0.793 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.432      ; 1.455      ;
; 0.798 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.066      ;
; 0.801 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.460      ;
; 0.801 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.459      ;
; 0.801 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.460      ;
; 0.802 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.455      ;
; 0.806 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.465      ;
; 0.809 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.431      ; 1.470      ;
; 0.814 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.469      ;
; 0.818 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.477      ;
; 0.818 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.429      ; 1.477      ;
; 0.820 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.478      ;
; 0.827 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.424      ; 1.481      ;
; 0.831 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.489      ;
; 0.844 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.424      ; 1.498      ;
; 0.846 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.499      ;
; 0.846 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.505      ;
; 0.854 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.507      ;
; 0.856 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.512      ;
; 0.861 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.151      ;
; 0.873 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.140      ;
; 0.874 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.141      ;
; 0.880 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.880 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.935 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.590      ;
; 0.942 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.601      ;
; 0.959 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.424      ; 1.613      ;
; 0.961 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.614      ;
; 0.984 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 1.639      ;
; 0.996 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.410      ; 1.636      ;
; 1.006 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.410      ; 1.646      ;
; 1.014 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.654 ; -74.801           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.164 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -80.044                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.654 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.225     ; 3.416      ;
; -2.650 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.416      ;
; -2.647 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.219     ; 3.415      ;
; -2.642 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.230     ; 3.399      ;
; -2.635 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.402      ;
; -2.619 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.384      ;
; -2.605 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.372      ;
; -2.572 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.228     ; 3.331      ;
; -2.567 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.227     ; 3.327      ;
; -2.539 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.304      ;
; -2.515 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.281      ;
; -2.507 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.226     ; 3.268      ;
; -2.502 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.225     ; 3.264      ;
; -2.498 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.229     ; 3.256      ;
; -2.497 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.264      ;
; -2.487 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.218     ; 3.256      ;
; -2.484 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.225     ; 3.246      ;
; -2.480 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.246      ;
; -2.477 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.219     ; 3.245      ;
; -2.477 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.243      ;
; -2.472 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.230     ; 3.229      ;
; -2.465 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.232      ;
; -2.449 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.214      ;
; -2.438 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.203      ;
; -2.435 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.202      ;
; -2.402 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.228     ; 3.161      ;
; -2.397 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.227     ; 3.157      ;
; -2.384 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.224     ; 3.147      ;
; -2.369 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.134      ;
; -2.351 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.226     ; 3.112      ;
; -2.350 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.116      ;
; -2.345 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.111      ;
; -2.337 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.226     ; 3.098      ;
; -2.332 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.225     ; 3.094      ;
; -2.328 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.229     ; 3.086      ;
; -2.327 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.220     ; 3.094      ;
; -2.317 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.218     ; 3.086      ;
; -2.307 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 3.073      ;
; -2.288 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.032     ; 3.243      ;
; -2.284 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.028     ; 3.243      ;
; -2.281 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.026     ; 3.242      ;
; -2.276 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 3.226      ;
; -2.269 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a3~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.027     ; 3.229      ;
; -2.268 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.222     ; 3.033      ;
; -2.253 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a7~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.211      ;
; -2.239 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.027     ; 3.199      ;
; -2.214 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.224     ; 2.977      ;
; -2.213 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.230     ; 2.970      ;
; -2.206 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.035     ; 3.158      ;
; -2.201 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.034     ; 3.154      ;
; -2.181 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.226     ; 2.942      ;
; -2.180 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.221     ; 2.946      ;
; -2.173 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a11~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.131      ;
; -2.149 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a2~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.028     ; 3.108      ;
; -2.141 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 3.095      ;
; -2.136 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.032     ; 3.091      ;
; -2.132 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.036     ; 3.083      ;
; -2.131 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a8~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.027     ; 3.091      ;
; -2.121 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a13~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.025     ; 3.083      ;
; -2.111 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a10~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.028     ; 3.070      ;
; -2.072 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a4~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.029     ; 3.030      ;
; -2.043 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.230     ; 2.800      ;
; -2.018 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.031     ; 2.974      ;
; -1.985 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.033     ; 2.939      ;
; -1.984 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a6~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.028     ; 2.943      ;
; -1.847 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; rgb_reg[0]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.797      ;
; -1.628 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.578      ;
; -1.626 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[1]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.576      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.552 ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.503      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.425      ;
; -1.458 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[0]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.408      ;
; -1.456 ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|address_reg_a[1]                 ; rgb_reg[2]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 2.406      ;
; -1.400 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.150      ; 2.559      ;
; -1.398 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.137      ; 2.544      ;
; -1.386 ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.149      ; 2.544      ;
; -1.384 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                               ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.136      ; 2.529      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
; -1.383 ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.334      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.164 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.494      ;
; 0.174 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.504      ;
; 0.174 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.505      ;
; 0.175 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.506      ;
; 0.179 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.509      ;
; 0.194 ; vga_sync:vga_sync_unit|mod2_reg       ; vga_sync:vga_sync_unit|mod2_reg                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.209 ; vga_pix_gen:pixel_gen|addr_reg[17]    ; vga_pix_gen:pixel_gen|addr_reg[17]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.285 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.615      ;
; 0.289 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.408      ;
; 0.297 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.627      ;
; 0.301 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.636      ;
; 0.304 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.635      ;
; 0.304 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|addr_reg[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_sync:vga_sync_unit|h_count_reg[2] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.640      ;
; 0.306 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.640      ;
; 0.306 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|addr_reg[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|addr_reg[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.636      ;
; 0.306 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.642      ;
; 0.307 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_sync:vga_sync_unit|v_count_reg[4] ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.638      ;
; 0.309 ; vga_pix_gen:pixel_gen|addr_reg[9]     ; vga_pix_gen:pixel_gen|addr_reg[9]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_pix_gen:pixel_gen|addr_reg[15]    ; vga_pix_gen:pixel_gen|addr_reg[15]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_sync:vga_sync_unit|h_count_reg[6] ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|addr_reg[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|addr_reg[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.640      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[14]    ; vga_pix_gen:pixel_gen|addr_reg[14]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|addr_reg[10]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|addr_reg[11]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_sync:vga_sync_unit|h_count_reg[4] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_sync:vga_sync_unit|h_count_reg[0] ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[2]     ; vga_pix_gen:pixel_gen|addr_reg[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[12]    ; vga_pix_gen:pixel_gen|addr_reg[12]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_pix_gen:pixel_gen|addr_reg[13]    ; vga_pix_gen:pixel_gen|addr_reg[13]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.641      ;
; 0.312 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|addr_reg[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.647      ;
; 0.314 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.649      ;
; 0.317 ; vga_pix_gen:pixel_gen|addr_reg[16]    ; vga_pix_gen:pixel_gen|addr_reg[16]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.647      ;
; 0.319 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.652      ;
; 0.319 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.654      ;
; 0.320 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.648      ;
; 0.324 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.653      ;
; 0.324 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.654      ;
; 0.324 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.659      ;
; 0.325 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.659      ;
; 0.325 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.654      ;
; 0.326 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.654      ;
; 0.327 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.661      ;
; 0.329 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.658      ;
; 0.329 ; vga_pix_gen:pixel_gen|addr_reg[10]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.663      ;
; 0.331 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.665      ;
; 0.333 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.662      ;
; 0.334 ; vga_pix_gen:pixel_gen|addr_reg[6]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.662      ;
; 0.335 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.669      ;
; 0.335 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.669      ;
; 0.337 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.670      ;
; 0.340 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; vga_pix_gen:pixel_gen|addr_reg[4]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.673      ;
; 0.342 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.672      ;
; 0.343 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.676      ;
; 0.346 ; vga_pix_gen:pixel_gen|addr_reg[8]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.679      ;
; 0.346 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.680      ;
; 0.347 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.681      ;
; 0.349 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.682      ;
; 0.352 ; vga_pix_gen:pixel_gen|addr_reg[0]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.684      ;
; 0.356 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.685      ;
; 0.358 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.690      ;
; 0.364 ; vga_pix_gen:pixel_gen|addr_reg[3]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.692      ;
; 0.366 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.695      ;
; 0.368 ; vga_pix_gen:pixel_gen|addr_reg[1]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.696      ;
; 0.372 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                   ; clk          ; clk         ; 0.000        ; 0.049      ; 0.505      ;
; 0.384 ; vga_pix_gen:pixel_gen|addr_reg[11]    ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.715      ;
; 0.397 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.518      ;
; 0.403 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.523      ;
; 0.403 ; vga_sync:vga_sync_unit|v_count_reg[1] ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.734      ;
; 0.407 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.230      ; 0.741      ;
; 0.425 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.754      ;
; 0.427 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.755      ;
; 0.430 ; vga_pix_gen:pixel_gen|addr_reg[5]     ; vga_pix_gen:pixel_gen|bitmap_mem:bitmap_memory|altsyncram:rom_rtl_0|altsyncram_v261:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.759      ;
; 0.450 ; vga_sync:vga_sync_unit|h_count_reg[1] ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; vga_sync:vga_sync_unit|h_count_reg[3] ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; vga_pix_gen:pixel_gen|addr_reg[7]     ; vga_pix_gen:pixel_gen|addr_reg[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.948   ; 0.164 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -7.948   ; 0.164 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -263.105 ; 0.0   ; 0.0      ; 0.0     ; -146.285            ;
;  clk             ; -263.105 ; 0.000 ; N/A      ; N/A     ; -146.285            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2196     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2196     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 01 22:20:43 2024
Info: Command: quartus_sta vga_main -c vga_main
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.948
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.948            -263.105 clk 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.285 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.367            -240.481 clk 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.285 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.654             -74.801 clk 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -80.044 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Wed May 01 22:20:46 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


