#include "nv3052c.h"

extern LTDC_HandleTypeDef hltdc;

/* Real framebuffer at fixed address in AXI SRAM (RAM_D1, 512 KB total).
 * Linker .bss lives in DTCMRAM (0x20000000) which is CPU-private — LTDC, an AXI
 * master, cannot read it. A pointer to 0x24000000 sidesteps the linker entirely.
 * RAM_D1 is otherwise unused (build report shows RAM: 0/512 KB). */
#define FB_HEIGHT  128
#define FB_BYTES   (NV3052C_WIDTH * FB_HEIGHT * 2U)
static uint16_t * const fb = (uint16_t *)0x24000000U;

/* -------------------------------------------------------------------------
 * Bit-bang 9-bit SPI
 * PA7=MOSI, PG11=SCK, PG4=CS  (Mode 3: idle HIGH, latch on rising edge)
 * -------------------------------------------------------------------------*/
#define BB_MOSI_PORT  GPIOA
#define BB_MOSI_PIN   GPIO_PIN_7
#define BB_SCK_PORT   GPIOG
#define BB_SCK_PIN    GPIO_PIN_11

/* PE14 = LTDC_CLK. Force it LOW as a GPIO during SPI init so the NV3052C
 * doesn't see a running pixel clock and ignore our SPI commands. */
#define LTDC_CLK_PORT  GPIOE
#define LTDC_CLK_PIN   GPIO_PIN_14

static void bb_spi_init(void)
{
    GPIO_InitTypeDef g = {0};
    g.Mode  = GPIO_MODE_OUTPUT_PP;
    g.Pull  = GPIO_NOPULL;
    g.Speed = GPIO_SPEED_FREQ_LOW;

    /* Hold LTDC pixel clock pin LOW — prevents NV3052C from ignoring SPI */
    g.Pin = LTDC_CLK_PIN;
    HAL_GPIO_Init(LTDC_CLK_PORT, &g);
    HAL_GPIO_WritePin(LTDC_CLK_PORT, LTDC_CLK_PIN, GPIO_PIN_RESET);

    g.Pin   = BB_MOSI_PIN;
    HAL_GPIO_Init(BB_MOSI_PORT, &g);
    g.Pin   = BB_SCK_PIN;
    HAL_GPIO_Init(BB_SCK_PORT, &g);

    HAL_GPIO_WritePin(BB_SCK_PORT,  BB_SCK_PIN,  GPIO_PIN_SET);   /* SCK idle HIGH */
    HAL_GPIO_WritePin(BB_MOSI_PORT, BB_MOSI_PIN, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(NV3052C_CS_GPIO_Port, NV3052C_CS_Pin, GPIO_PIN_SET);
}

static void ltdc_clk_restore(void)
{
    GPIO_InitTypeDef g = {0};
    g.Mode      = GPIO_MODE_AF_PP;
    g.Pull      = GPIO_NOPULL;
    g.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;   /* 48 MHz PCLK needs fast slew */
    g.Alternate = GPIO_AF14_LTDC;
    g.Pin       = LTDC_CLK_PIN;
    HAL_GPIO_Init(LTDC_CLK_PORT, &g);
}

static void spi_write_9(uint16_t word)
{
    HAL_GPIO_WritePin(NV3052C_CS_GPIO_Port, NV3052C_CS_Pin, GPIO_PIN_RESET);
    for (int i = 8; i >= 0; i--) {
        HAL_GPIO_WritePin(BB_SCK_PORT,  BB_SCK_PIN,  GPIO_PIN_RESET);
        HAL_GPIO_WritePin(BB_MOSI_PORT, BB_MOSI_PIN, ((word >> i) & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(BB_SCK_PORT,  BB_SCK_PIN,  GPIO_PIN_SET);
    }
    HAL_GPIO_WritePin(NV3052C_CS_GPIO_Port, NV3052C_CS_Pin, GPIO_PIN_SET);
}

static inline void nv_cmd(uint8_t c)            { spi_write_9(c); }
static inline void nv_dat(uint8_t d)            { spi_write_9(0x100u | d); }
static inline void nv_reg(uint8_t r, uint8_t v) { nv_cmd(r); nv_dat(v); }

/* -------------------------------------------------------------------------
 * Init register table (page-switched layout)
 * -------------------------------------------------------------------------*/
typedef struct { uint8_t reg; uint8_t val; } nv_reg_t;

static const nv_reg_t nv_init[] = {
    /* Page 1: Power, VCOM, analog */
    {0xFF,0x30},{0xFF,0x52},{0xFF,0x01},
    {0xE3,0x00},{0x0A,0x11},{0x23,0x80},{0x24,0x32},{0x25,0x12},  /* 0x23=0x80 = SYNC+DE mode (manufacturer used 0xA0=DE-only; SYNC+DE is more tolerant of jumper-wire timing) */
    {0x26,0x2E},{0x27,0x2E},{0x29,0x02},{0x2A,0xCF},{0x32,0x34},
    {0x38,0x9C},{0x39,0xA7},{0x3A,0x27},{0x3B,0x94},
    {0x42,0x6D},{0x43,0x83},{0x81,0x00},
    {0x91,0x67},{0x92,0x67},
    {0xA0,0x52},{0xA1,0x50},{0xA4,0x9C},{0xA7,0x02},{0xA8,0x02},
    {0xA9,0x02},{0xAA,0xA8},{0xAB,0x28},{0xAE,0xD2},{0xAF,0x02},
    {0xB0,0xD2},{0xB2,0x26},{0xB3,0x26},

    /* Page 2: Gamma */
    {0xFF,0x30},{0xFF,0x52},{0xFF,0x02},
    {0xB1,0x0A},{0xD1,0x0E},{0xB4,0x2F},{0xD4,0x2D},
    {0xB2,0x0C},{0xD2,0x0C},{0xB3,0x30},{0xD3,0x2A},
    {0xB6,0x1E},{0xD6,0x16},{0xB7,0x3B},{0xD7,0x35},
    {0xC1,0x08},{0xE1,0x08},{0xB8,0x0D},{0xD8,0x0D},
    {0xB9,0x05},{0xD9,0x05},{0xBD,0x15},{0xDD,0x15},
    {0xBC,0x13},{0xDC,0x13},{0xBB,0x12},{0xDB,0x10},
    {0xBA,0x11},{0xDA,0x11},{0xBE,0x17},{0xDE,0x17},
    {0xBF,0x0F},{0xDF,0x0F},{0xC0,0x16},{0xE0,0x16},
    {0xB5,0x2E},{0xD5,0x3F},{0xB0,0x03},{0xD0,0x02},

    /* Page 3: GIP timing & pin mapping */
    {0xFF,0x30},{0xFF,0x52},{0xFF,0x03},
    {0x08,0x09},{0x09,0x0A},{0x0A,0x0B},{0x0B,0x0C},
    {0x28,0x22},{0x2A,0xE9},{0x2B,0xE9},
    {0x34,0x51},{0x35,0x01},{0x36,0x26},{0x37,0x13},
    {0x40,0x07},{0x41,0x08},{0x42,0x09},{0x43,0x0A},
    {0x44,0x22},{0x45,0xDB},{0x46,0xDC},{0x47,0x22},{0x48,0xDD},{0x49,0xDE},
    {0x50,0x0B},{0x51,0x0C},{0x52,0x0D},{0x53,0x0E},
    {0x54,0x22},{0x55,0xDF},{0x56,0xE0},{0x57,0x22},{0x58,0xE1},{0x59,0xE2},
    {0x80,0x1E},{0x81,0x1E},{0x82,0x1F},{0x83,0x1F},
    {0x84,0x05},{0x85,0x0A},{0x86,0x0A},{0x87,0x0C},{0x88,0x0C},
    {0x89,0x0E},{0x8A,0x0E},{0x8B,0x10},{0x8C,0x10},
    {0x8D,0x00},{0x8E,0x00},{0x8F,0x1F},{0x90,0x1F},
    {0x91,0x1E},{0x92,0x1E},{0x93,0x02},{0x94,0x04},
    {0x96,0x1E},{0x97,0x1E},{0x98,0x1F},{0x99,0x1F},
    {0x9A,0x05},{0x9B,0x09},{0x9C,0x09},{0x9D,0x0B},{0x9E,0x0B},
    {0x9F,0x0D},{0xA0,0x0D},{0xA1,0x0F},{0xA2,0x0F},
    {0xA3,0x00},{0xA4,0x00},{0xA5,0x1F},{0xA6,0x1F},
    {0xA7,0x1E},{0xA8,0x1E},{0xA9,0x01},{0xAA,0x03},

    /* Page 0: Display control */
    {0xFF,0x30},{0xFF,0x52},{0xFF,0x00},
    {0x3A,0x60},  /* COLMOD: 0x60 = 18-bit pixel (dpi=110) — datasheet default is 0x70=24-bit; manufacturer omits, force in case */
    {0x36,0x00},  /* MADCTL: 0x00 (was 0x0A) */
};

/* -------------------------------------------------------------------------
 * Public API
 * -------------------------------------------------------------------------*/

void NV3052C_SetColor(uint16_t color_rgb565)
{
    for (int i = 0; i < NV3052C_WIDTH * FB_HEIGHT; i++)
        fb[i] = color_rgb565;
    SCB_CleanDCache_by_Addr((uint32_t*)fb, FB_BYTES);
}

/* Fill framebuffer with 8 vertical color bars, each 90 px wide.
 * If the panel is working, all 8 bars span the screen left-to-right at full width.
 * If we still only see 2 columns, the limitation is panel-side, not LTDC. */
static void fill_color_bars(void)
{
    /* 8 bars × 90 px = 720 px. Bar order chosen to be obvious under MADCTL BGR swap:
     * panel sees R↔B swapped, so RGB565 RED (0xF800) appears blue, BLUE (0x001F) appears red. */
    static const uint16_t bar[] = {
        0xF800,  /* "red"   → blue on panel */
        0x07E0,  /* green   → green */
        0x001F,  /* "blue"  → red on panel */
        0xFFE0,  /* yellow  → cyan on panel */
        0x07FF,  /* cyan    → yellow on panel */
        0xF81F,  /* magenta → magenta */
        0xFFFF,  /* white   → white */
        0x0000   /* black */
    };
    for (int y = 0; y < FB_HEIGHT; y++) {
        for (int x = 0; x < NV3052C_WIDTH; x++) {
            fb[y * NV3052C_WIDTH + x] = bar[(x / 90) & 7];
        }
    }
    SCB_CleanDCache_by_Addr((uint32_t*)fb, FB_BYTES);
}

void NV3052C_Init(void)
{
    /* Stop LTDC — NV3052C ignores SPI while PCLK is running */
    __HAL_LTDC_DISABLE(&hltdc);
    HAL_Delay(20);

    bb_spi_init();

    /* Hardware reset */
    HAL_GPIO_WritePin(NV3052C_RST_GPIO_Port, NV3052C_RST_Pin, GPIO_PIN_SET);
    HAL_Delay(10);
    HAL_GPIO_WritePin(NV3052C_RST_GPIO_Port, NV3052C_RST_Pin, GPIO_PIN_RESET);
    HAL_Delay(15);
    HAL_GPIO_WritePin(NV3052C_RST_GPIO_Port, NV3052C_RST_Pin, GPIO_PIN_SET);
    HAL_Delay(150);

    /* Send init sequence */
    for (size_t i = 0; i < sizeof(nv_init) / sizeof(nv_reg_t); i++)
        nv_reg(nv_init[i].reg, nv_init[i].val);

    nv_reg(0x11, 0x00);   /* Sleep Out */
    HAL_Delay(200);
    nv_reg(0x29, 0x00);   /* Display On */
    HAL_Delay(100);

    /* fill_color_bars() intentionally NOT called here — BCCR-only diagnostic
     * does not need the framebuffer. If touching 0x24000000 is the source of
     * the HardFault (e.g., AXI SRAM access blocked by MPU), skipping it
     * isolates the problem. */

    ltdc_clk_restore();
    __HAL_LTDC_ENABLE(&hltdc);

    /* Step-1 diagnostic: layer fully OFF, BCCR-only.
     * Identical to the configuration that previously showed 2 cycling columns —
     * we MUST get this baseline back before re-introducing the framebuffer layer. */
    __HAL_LTDC_LAYER_DISABLE(&hltdc, 0);
    hltdc.Instance->SRCR  = LTDC_SRCR_IMR;
    hltdc.Instance->BCCR  = 0x0000FF00U;   /* green */
}

/* Cycle BCCR every 2 s — proves the LTDC→panel path is alive without any layer.
 * Green → red-appears-blue → blue-appears-red (panel BGR swap from MADCTL=0x0A). */
void NV3052C_Update(void)
{
    static uint32_t lastChange = 0;
    static int      phase      = 0;
    static const uint32_t bccr[] = { 0x0000FF00U, 0x00FF0000U, 0x000000FFU };

    uint32_t now = HAL_GetTick();
    if (now - lastChange < 2000U) return;
    lastChange = now;
    phase = (phase + 1) % 3;
    hltdc.Instance->BCCR = bccr[phase];
}
