INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'F:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'HP' on host 'desktop-8u8c26t' (Windows NT_amd64 version 6.2) on Fri May 26 12:57:29 +0530 2023
INFO: [HLS 200-10] In directory 'F:/petaProj/cabac_hls/cabac'
Sourcing Tcl script 'F:/petaProj/cabac_hls/cabac/cabac_top/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project cabac_top 
INFO: [HLS 200-10] Opening project 'F:/petaProj/cabac_hls/cabac/cabac_top'.
INFO: [HLS 200-1510] Running: set_top cabac_top 
INFO: [HLS 200-1510] Running: add_files src/utils.h 
INFO: [HLS 200-10] Adding design file 'src/utils.h' to the project
INFO: [HLS 200-1510] Running: add_files src/utils.cpp 
INFO: [HLS 200-10] Adding design file 'src/utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/typedef.h 
INFO: [HLS 200-10] Adding design file 'src/typedef.h' to the project
INFO: [HLS 200-1510] Running: add_files src/transform.h 
INFO: [HLS 200-10] Adding design file 'src/transform.h' to the project
INFO: [HLS 200-1510] Running: add_files src/transform.cpp 
INFO: [HLS 200-10] Adding design file 'src/transform.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/top.h 
INFO: [HLS 200-10] Adding design file 'src/top.h' to the project
INFO: [HLS 200-1510] Running: add_files src/top.cpp 
INFO: [HLS 200-10] Adding design file 'src/top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/quad_tree.h 
INFO: [HLS 200-10] Adding design file 'src/quad_tree.h' to the project
INFO: [HLS 200-1510] Running: add_files src/quad_tree.cpp 
INFO: [HLS 200-10] Adding design file 'src/quad_tree.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/intra_se.h 
INFO: [HLS 200-10] Adding design file 'src/intra_se.h' to the project
INFO: [HLS 200-1510] Running: add_files src/intra_se.cpp 
INFO: [HLS 200-10] Adding design file 'src/intra_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/initializer.h 
INFO: [HLS 200-10] Adding design file 'src/initializer.h' to the project
INFO: [HLS 200-1510] Running: add_files src/initializer.cpp 
INFO: [HLS 200-10] Adding design file 'src/initializer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/init_tables.h 
INFO: [HLS 200-10] Adding design file 'src/init_tables.h' to the project
INFO: [HLS 200-1510] Running: add_files src/deBin.h 
INFO: [HLS 200-10] Adding design file 'src/deBin.h' to the project
INFO: [HLS 200-1510] Running: add_files src/deBin.cpp 
INFO: [HLS 200-10] Adding design file 'src/deBin.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/arith_dec.h 
INFO: [HLS 200-10] Adding design file 'src/arith_dec.h' to the project
INFO: [HLS 200-1510] Running: add_files src/arith_dec.cpp 
INFO: [HLS 200-10] Adding design file 'src/arith_dec.cpp' to the project
INFO: [HLS 200-1510] Running: add_files TODO.txt 
INFO: [HLS 200-10] Adding design file 'TODO.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_src/test_1.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_src/test_1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_src/typedef.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_src/typedef.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'F:/petaProj/cabac_hls/cabac/cabac_top/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/petaProj/cabac_hls/cabac/ip_t1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -output F:/petaProj/cabac_hls/cabac/ip_t1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "F:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling quad_tree.cpp_pre.cpp.tb.cpp
   Compiling intra_se.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_cabac_top.cpp
   Compiling deBin.cpp_pre.cpp.tb.cpp
   Compiling test_1.cpp_pre.cpp.tb.cpp
   Compiling transform.cpp_pre.cpp.tb.cpp
   Compiling apatb_cabac_top_util.cpp
   Compiling arith_dec.cpp_pre.cpp.tb.cpp
   Compiling utils.cpp_pre.cpp.tb.cpp
   Compiling initializer.cpp_pre.cpp.tb.cpp
   Compiling apatb_cabac_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :200
Slope : 15
Offset : 48
CtxState : 29

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :157
Slope : 0
Offset : 88
CtxState : 49

Init Val :184
Slope : 10
Offset : 48
CtxState : 9

Init Val :184
Slope : 10
Offset : 48
CtxState : 9

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :94
Slope : -20
Offset : 96
CtxState : 14

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :154
Slope : 0
Offset : 64
CtxState : 1

Init Val :154
Slope : 0
Offset : 64
CtxState : 1

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :109
Slope : -15
Offset : 88
CtxState : 10

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :143
Slope : -5
Offset : 104
CtxState : 61

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :79
Slope : -25
Offset : 104
CtxState : 18

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :123
Slope : -10
Offset : 72
CtxState : 22

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :109
Slope : -15
Offset : 88
CtxState : 10

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :143
Slope : -5
Offset : 104
CtxState : 61

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :79
Slope : -25
Offset : 104
CtxState : 18

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :123
Slope : -10
Offset : 72
CtxState : 22

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :91
Slope : -20
Offset : 72
CtxState : 62

Init Val :171
Slope : 5
Offset : 72
CtxState : 37

Init Val :134
Slope : -5
Offset : 32
CtxState : 82

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :94
Slope : -20
Offset : 96
CtxState : 14

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :92
Slope : -20
Offset : 80
CtxState : 46

Init Val :137
Slope : -5
Offset : 56
CtxState : 34

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :74
Slope : -25
Offset : 64
CtxState : 98

Init Val :149
Slope : 0
Offset : 24
CtxState : 78

Init Val :92
Slope : -20
Offset : 80
CtxState : 46

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :122
Slope : -10
Offset : 64
CtxState : 38

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :166
Slope : 5
Offset : 32
CtxState : 42

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :227
Slope : 25
Offset : 8
CtxState : 10

Init Val :122
Slope : -10
Offset : 64
CtxState : 38

Init Val :197
Slope : 15
Offset : 24
CtxState : 18

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :167
Slope : 5
Offset : 40
CtxState : 26

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :167
Slope : 5
Offset : 40
CtxState : 26

Init Val :91
Slope : -20
Offset : 72
CtxState : 62

Initial Offset : 374
SAO DECODING 

Decoding Mode : Regular
Currr Range : 0x18a
Offset : 0x176
Bin Val : 1
input  context : 1d
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x163
Bin Val : 1
Decoding SAO type IDX
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x13c
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0ee
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x53
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0a6
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 3

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x14c
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x10f
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x094
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x128
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0c7
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x5
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0b
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x17
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x2e
Bin Val : 0
Decoding  SAO EO
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x12b
Offset : 0x2e
Bin Val : 1
input  context : 1f
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x5d
Bin Val : 0
Decoding SAO type IDX
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0bb
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x4c
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x099
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x11
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x22
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x45
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08b
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x117
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x103
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0dc
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08d
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x11b
Bin Val : 0
Decoding SAO BO
Symbol Val : e

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x10b
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0ec
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0ad
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x2f
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x5f
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 4

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0be
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x51
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0a2
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x1a
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x35
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x6b
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0d6
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x081
Bin Val : 1
Decoding SAO abs Sign
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x102
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0da
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08a
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x115
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x100
Bin Val : 1
Decoding SAO BO
Symbol Val : d

====================== Internal Sao Buffer =========================
sao_offset_sign :
0 0 1 1 
0 0 0 0 
0 0 0 1 

sao_offset_abs :
3 0 2 2 
0 1 1 0 
4 0 1 1 

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x0aa
Bin Val : 1
input  context : 2
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

1 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x54
Bin Val : 1
input  context : 0
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

2 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x0a8
Bin Val : 1
input  context : 1
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

3 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x1d0
Offset : 0x70
Bin Val : 0
input  context : 9
Decoding part mode
Symbol Val : 1

4 part mode symbol val :1

Decoding Mode : Regular
Currr Range : 0x10d
Offset : 0x70
Bin Val : 1
input  context : 9
Decoding prev intra luma pred flag
Symbol Val : 1

5 prev intra luma pred flag :1

Decoding Mode : Regular
Currr Range : 0x13c
Offset : 0x0e0
Bin Val : 1
input  context : b
Decoding prev intra luma pred flag
Symbol Val : 1

6 prev intra luma pred flag :1

Decoding Mode : Regular
Currr Range : 0x1a4
Offset : 0x35
Bin Val : 0
input  context : d
Decoding prev intra luma pred flag
Symbol Val : 0

7 prev intra luma pred flag :0

Decoding Mode : Regular
Currr Range : 0x1f6
Offset : 0x6b
Bin Val : 1
input  context : 9
Decoding prev intra luma pred flag
Symbol Val : 1

8 prev intra luma pred flag :1

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0d7
Bin Val : 0
Decoding mpm idx
Symbol Val : 0

9 mpm idx :0

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x1af
Bin Val : 0
Decoding mpm idx
Symbol Val : 0

10 mpm idx :0

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x168
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0db
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x1b7
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x179
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0fd
Bin Val : 1
Decoding rem intra luma pred mode
Symbol Val : 1b

11 rem intra luma pred :1b

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x5
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0b
Bin Val : 0
Decoding mpm idx
Symbol Val : 1

12 mpm idx :1

Decoding Mode : Regular
Currr Range : 0x19d
Offset : 0x0b
Bin Val : 0
input  context : 26
Decoding prev intra luma pred flag
Symbol Val : 4

13 Intra Chroma Pred Mode :4

Part Idx : 0
Part size : 4
Avail A : 0
avail B : 0
CandIntraPredModeA : 1
CandIntraPredModeB : 1
Candidate mode list :
0 
1 
26 

Pred Mode Luma : 0
Pred Mode Chroma : 0


Part Idx : 1
Part size : 4
Avail A : 1
avail B : 0
CandIntraPredModeA : 0
CandIntraPredModeB : 1
Candidate mode list :
0 
1 
26 

Pred Mode Luma : 0
Pred Mode Chroma : 0


Part Idx : 2
Part size : 4
Avail A : 0
avail B : 1
CandIntraPredModeA : 1
CandIntraPredModeB : 0
Candidate mode list :
0 
1 
26 

Pred Mode Luma : 30
Pred Mode Chroma : 0


Part Idx : 3
Part size : 4
Avail A : 1
avail B : 1
CandIntraPredModeA : 30
CandIntraPredModeB : 0
Candidate mode list :
30 
0 
1 

Pred Mode Luma : 0
Pred Mode Chroma : 0


===================== Transform Tree Depth 0 at 0 0==========
Decoding Mode : Regular
Currr Range : 0x10d
Offset : 0x0b
Bin Val : 0
input  context : e
Decoding Cbf_C
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x15c
Offset : 0x17
Bin Val : 0
input  context : 10
Decoding Cbf_C
ctxInc : 0
Symbol Val : 0

===================== Transform Tree Depth 1 at 0 0==========
Decoding Mode : Regular
Currr Range : 0x1e8
Offset : 0x2f
Bin Val : 1
input  context : 15
Decoding Cbf_luma
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x105
Offset : 0x2f
Bin Val : 0
input  context : 2
Decoding Skip transform flag
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x10a
Offset : 0x5e
Bin Val : 1
input  context : 5
Decoding Mode : Regular
Currr Range : 0x114
Offset : 0x0bd
Bin Val : 1
input  context : 5
Decoding Mode : Regular
Currr Range : 0x1ec
Offset : 0x093
Bin Val : 1
input  context : 6
Sig coeff X prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 3

Decoding Mode : Regular
Currr Range : 0x114
Offset : 0x093
Bin Val : 1
input  context : 5
Decoding Mode : Regular
Currr Range : 0x128
Offset : 0x127
Bin Val : 1
input  context : 5
Decoding Mode : Regular
Currr Range : 0x1ec
Offset : 0x1e9
Bin Val : 1
input  context : 6
Sig coeff Y prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 3

TU @ 0,0
IntraPredModeY = 0
IntraPredModeC = 0
Predmode Intra = 0
Scan Idx : 0

Selected Up Right Scan order
Scan order :  :
0 0 

Selected Up Right Scan order
Scan order :  :
0 0 
0 1 
1 0 
0 2 
1 1 
2 0 
0 3 
1 2 
2 1 
3 0 
1 3 
2 2 
3 1 
2 3 
3 2 
3 3 

Checking pos : 3, 3
Temp Val : e
i val : 0
lastSubBLock Val : 0

Decoding Mode : Regular
Currr Range : 0x19a
Offset : 0x195
Bin Val : 1
input  context : 6
////////////////// Decoding sigCoeffFlag at3 2////////////////
ctxInc : 8
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x176
Offset : 0x16c
Bin Val : 1
input  context : 4
////////////////// Decoding sigCoeffFlag at2 3////////////////
ctxInc : 8
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1e8
Offset : 0x1c3
Bin Val : 1
input  context : e
////////////////// Decoding sigCoeffFlag at3 1////////////////
ctxInc : 5
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1c6
Offset : 0x17d
Bin Val : 1
input  context : 2
////////////////// Decoding sigCoeffFlag at2 2////////////////
ctxInc : 8
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1e8
Offset : 0x0c4
Bin Val : 1
input  context : 1a
////////////////// Decoding sigCoeffFlag at1 3////////////////
ctxInc : 7
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x12f
Offset : 0x0c4
Bin Val : 0
input  context : a
////////////////// Decoding sigCoeffFlag at3 0////////////////
ctxInc : 5
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x2a
Bin Val : 0
input  context : 5
////////////////// Decoding sigCoeffFlag at2 1////////////////
ctxInc : 4
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x10a
Offset : 0x55
Bin Val : 0
input  context : 6
////////////////// Decoding sigCoeffFlag at1 2////////////////
ctxInc : 6
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x172
Offset : 0x0aa
Bin Val : 0
input  context : 16
////////////////// Decoding sigCoeffFlag at0 3////////////////
ctxInc : 7
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x196
Offset : 0x155
Bin Val : 1
input  context : 3
////////////////// Decoding sigCoeffFlag at2 0////////////////
ctxInc : 4
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x176
Offset : 0x0f4
Bin Val : 0
input  context : 5
////////////////// Decoding sigCoeffFlag at1 1////////////////
ctxInc : 3
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x11c
Offset : 0x18
Bin Val : 1
input  context : 8
////////////////// Decoding sigCoeffFlag at0 2////////////////
ctxInc : 6
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x18e
Offset : 0x30
Bin Val : 1
input  context : 15
////////////////// Decoding sigCoeffFlag at1 0////////////////
ctxInc : 1
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1ca
Offset : 0x61
Bin Val : 1
input  context : 9
////////////////// Decoding sigCoeffFlag at0 1////////////////
ctxInc : 2
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x13c
Offset : 0x61
Bin Val : 1
input  context : 15
////////////////// Decoding sigCoeffFlag at0 0////////////////
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x111
Offset : 0x61
Bin Val : 0
input  context : 2e
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 1
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1ac
Offset : 0x0c2
Bin Val : 0
input  context : 22
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 2
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x12a
Offset : 0x0c2
Bin Val : 0
input  context : 12
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 3
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1aa
Offset : 0x184
Bin Val : 0
input  context : 14
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 3
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1d4
Offset : 0x13e
Bin Val : 1
input  context : 16
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 3
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x15e
Offset : 0x33
Bin Val : 0
input  context : d
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1a0
Offset : 0x67
Bin Val : 1
input  context : 9
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x67
Bin Val : 1
input  context : b
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x14c
Offset : 0x0cf
Bin Val : 0
input  context : 12
////////////////// Decoding coeff_abs_grater_level2  ////////////////
ctxInc : 0
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x52
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0a5
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x14a
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x148
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x144
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x13c
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x12c
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x10d
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0ce
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x50
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Setting transform coefficient at 3,3
transCoeffVal = -1
Setting transform coefficient at 3,2
transCoeffVal = 1
Setting transform coefficient at 2,3
transCoeffVal = 1
Setting transform coefficient at 3,1
transCoeffVal = -1
Setting transform coefficient at 2,2
transCoeffVal = -2
Setting transform coefficient at 1,3
transCoeffVal = -1
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0a1
Bin Val : 0
Symbol Val : 0

Setting transform coefficient at 2,0
transCoeffVal = -2
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x142
Bin Val : 0
Symbol Val : 0

Setting transform coefficient at 0,2
transCoeffVal = -2
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x139
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x127
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x102
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0b9
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x26
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x4d
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x09a
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x135
Bin Val : 0
Symbol Val : 6

Setting transform coefficient at 1,0
transCoeffVal = -7
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x11e
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0f1
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x097
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x12f
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x112
Bin Val : 1
Symbol Val : 7

Setting transform coefficient at 0,1
transCoeffVal = -8
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :2
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0d9
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x66
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x0cc
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x4c
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x14c
Offset : 0x098
Bin Val : 0
Symbol Val : a

Setting transform coefficient at 0,0
transCoeffVal = -11
===================== Transform Tree Depth 1 at 4 0==========
Decoding Mode : Regular
Currr Range : 0x1d2
Offset : 0x131
Bin Val : 1
input  context : 17
Decoding Cbf_luma
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1b0
Offset : 0x6f
Bin Val : 1
input  context : 4
Decoding Skip transform flag
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1fc
Offset : 0x0df
Bin Val : 1
input  context : 7
Decoding Mode : Regular
Currr Range : 0x12f
Offset : 0x0df
Bin Val : 1
input  context : 7
Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x60
Bin Val : 1
input  context : 4
Sig coeff X prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 3

Decoding Mode : Regular
Currr Range : 0x10a
Offset : 0x0c0
Bin Val : 1
input  context : 7
Decoding Mode : Regular
Currr Range : 0x1ec
Offset : 0x0c7
Bin Val : 0
input  context : 7
Sig coeff Y prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 1

TU @ 4,0
IntraPredModeY = 0
IntraPredModeC = 0
Predmode Intra = 0
Scan Idx : 0

Selected Up Right Scan order
Scan order :  :
0 0 

Selected Up Right Scan order
Scan order :  :
0 0 
0 1 
1 0 
0 2 
1 1 
2 0 
0 3 
1 2 
2 1 
3 0 
1 3 
2 2 
3 1 
2 3 
3 2 
3 3 

Checking pos : 3, 3
Checking pos : 3, 2
Checking pos : 2, 3
Checking pos : 3, 1
Temp Val : b
i val : 0
lastSubBLock Val : 0

Decoding Mode : Regular
Currr Range : 0x1f8
Offset : 0x18e
Bin Val : 0
input  context : 0
////////////////// Decoding sigCoeffFlag at2 2////////////////
ctxInc : 8
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x2c
Bin Val : 1
input  context : 18
////////////////// Decoding sigCoeffFlag at1 3////////////////
ctxInc : 7
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x12e
Offset : 0x59
Bin Val : 0
input  context : c
////////////////// Decoding sigCoeffFlag at3 0////////////////
ctxInc : 5
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x15c
Offset : 0x0b3
Bin Val : 1
input  context : 5
////////////////// Decoding sigCoeffFlag at2 1////////////////
ctxInc : 4
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x17c
Offset : 0x167
Bin Val : 0
input  context : 4
////////////////// Decoding sigCoeffFlag at1 2////////////////
ctxInc : 6
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1b8
Offset : 0x164
Bin Val : 1
input  context : 12
////////////////// Decoding sigCoeffFlag at0 3////////////////
ctxInc : 7
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x164
Offset : 0x0bc
Bin Val : 0
input  context : 7
////////////////// Decoding sigCoeffFlag at2 0////////////////
ctxInc : 4
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x17a
Offset : 0x179
Bin Val : 1
input  context : 3
////////////////// Decoding sigCoeffFlag at1 1////////////////
ctxInc : 3
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x12c
Offset : 0x12b
Bin Val : 1
input  context : 6
////////////////// Decoding sigCoeffFlag at0 2////////////////
ctxInc : 6
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x144
Offset : 0x142
Bin Val : 0
input  context : 17
////////////////// Decoding sigCoeffFlag at1 0////////////////
ctxInc : 1
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x10e
Offset : 0x10b
Bin Val : 0
input  context : b
////////////////// Decoding sigCoeffFlag at0 1////////////////
ctxInc : 2
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x144
Offset : 0x13a
Bin Val : 0
input  context : 17
////////////////// Decoding sigCoeffFlag at0 0////////////////
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x190
Offset : 0x146
Bin Val : 1
input  context : 30
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 1
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x130
Offset : 0x09c
Bin Val : 0
input  context : d
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x178
Offset : 0x138
Bin Val : 1
input  context : 9
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x10e
Offset : 0x08f
Bin Val : 0
input  context : b
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x134
Offset : 0x11f
Bin Val : 1
input  context : 9
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1bc
Offset : 0x16a
Bin Val : 0
input  context : b
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1ec
Offset : 0x0a6
Bin Val : 1
input  context : 14
////////////////// Decoding coeff_abs_grater_level2  ////////////////
ctxInc : 0
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x14d
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x0ae
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x15c
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x0cc
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x199
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x146
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x0a1
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x142
Bin Val : 0
Symbol Val : 2

Setting transform coefficient at 3,1
transCoeffVal = 5
Setting transform coefficient at 1,3
transCoeffVal = -1
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :1
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x099
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x133
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x7b
Bin Val : 1
Symbol Val : 3

Setting transform coefficient at 2,1
transCoeffVal = 5
Setting transform coefficient at 0,3
transCoeffVal = -1
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :1
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x0f6
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x1ec
Offset : 0x1
Bin Val : 1
Symbol Val : 1

Setting transform coefficient at 1,1
transCoeffVal = 3
Setting transform coefficient at 0,2
transCoeffVal = 1
===================== Transform Tree Depth 1 at 0 4==========
Decoding Mode : Regular
Currr Range : 0x16c
Offset : 0x1
Bin Val : 1
input  context : 19
Decoding Cbf_luma
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x18a
Offset : 0x2
Bin Val : 0
input  context : 2
Decoding Skip transform flag
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1c2
Offset : 0x5
Bin Val : 1
input  context : 9
Decoding Mode : Regular
Currr Range : 0x1fe
Offset : 0x0a
Bin Val : 1
input  context : 9
Decoding Mode : Regular
Currr Range : 0x11b
Offset : 0x0a
Bin Val : 0
input  context : 2
Sig coeff X prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 2

Decoding Mode : Regular
Currr Range : 0x14e
Offset : 0x15
Bin Val : 1
input  context : 9
Decoding Mode : Regular
Currr Range : 0x160
Offset : 0x2b
Bin Val : 1
input  context : 5
Decoding Mode : Regular
Currr Range : 0x184
Offset : 0x57
Bin Val : 0
input  context : 4
Sig coeff Y prefix
ctxOffset : 0
ctxShift : 0
Symbol Val : 2

TU @ 0,4
IntraPredModeY = 1e
IntraPredModeC = 0
Predmode Intra = 1e
Scan Idx : 1

Selected Horizontal Scan order
Scan order :  :
0 0 

Selected Horizontal Scan order
Scan order :  :
0 0 
1 0 
2 0 
3 0 
0 1 
1 1 
2 1 
3 1 
0 2 
1 2 
2 2 
3 2 
0 3 
1 3 
2 3 
3 3 

Checking pos : 3, 3
Checking pos : 2, 3
Checking pos : 1, 3
Checking pos : 0, 3
Checking pos : 3, 2
Checking pos : 2, 2
Temp Val : 9
i val : 0
lastSubBLock Val : 0

Decoding Mode : Regular
Currr Range : 0x192
Offset : 0x0ae
Bin Val : 0
input  context : 4
////////////////// Decoding sigCoeffFlag at1 2////////////////
ctxInc : 6
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1c0
Offset : 0x15d
Bin Val : 0
input  context : 6
////////////////// Decoding sigCoeffFlag at0 2////////////////
ctxInc : 6
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x14c
Offset : 0x086
Bin Val : 1
input  context : e
////////////////// Decoding sigCoeffFlag at3 1////////////////
ctxInc : 5
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x15c
Offset : 0x10c
Bin Val : 1
input  context : 5
////////////////// Decoding sigCoeffFlag at2 1////////////////
ctxInc : 4
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x13c
Offset : 0x09c
Bin Val : 0
input  context : 5
////////////////// Decoding sigCoeffFlag at1 1////////////////
ctxInc : 3
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x190
Offset : 0x139
Bin Val : 1
input  context : 9
////////////////// Decoding sigCoeffFlag at0 1////////////////
ctxInc : 2
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x140
Offset : 0x092
Bin Val : 1
input  context : a
////////////////// Decoding sigCoeffFlag at3 0////////////////
ctxInc : 5
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x154
Offset : 0x124
Bin Val : 1
input  context : 7
////////////////// Decoding sigCoeffFlag at2 0////////////////
ctxInc : 4
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x1b8
Offset : 0x0f9
Bin Val : 0
input  context : 13
////////////////// Decoding sigCoeffFlag at1 0////////////////
ctxInc : 1
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x136
Offset : 0x0f9
Bin Val : 1
input  context : 13
////////////////// Decoding sigCoeffFlag at0 0////////////////
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x101
Offset : 0x0f9
Bin Val : 0
input  context : 26
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 1
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x1c0
Offset : 0x184
Bin Val : 1
input  context : 24
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 2
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x186
Offset : 0x10e
Bin Val : 0
input  context : 9
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x176
Offset : 0x086
Bin Val : 0
input  context : 5
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x19e
Offset : 0x10d
Bin Val : 1
input  context : 3
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x176
Offset : 0x55
Bin Val : 0
input  context : 5
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x19e
Offset : 0x0ab
Bin Val : 1
input  context : 3
////////////////// Decoding coeff_abs_grater_level1  ////////////////
ctxSet : 0
ctxInc : 0
Symbol Val : 1

Decoding Mode : Regular
Currr Range : 0x115
Offset : 0x0ab
Bin Val : 0
input  context : 10
////////////////// Decoding coeff_abs_grater_level2  ////////////////
ctxInc : 0
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x41
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x083
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x107
Bin Val : 0
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x0f9
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x0de
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x0a7
Bin Val : 1
////////////////// Decoding coeff_sign_flag  ////////////////
Symbol Val : 1

Setting transform coefficient at 2,2
transCoeffVal = -1
Setting transform coefficient at 3,1
transCoeffVal = 2
Setting transform coefficient at 2,1
transCoeffVal = 1
Setting transform coefficient at 0,1
transCoeffVal = -1
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x3a
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x74
Bin Val : 0
Symbol Val : 1

Setting transform coefficient at 3,0
transCoeffVal = -3
Setting transform coefficient at 2,0
transCoeffVal = -1
/////////////////////  Decoding coeff_abs_remaining_flag /////////////////////
cRiceParam :0
Decode Mode : Bypass
Currr Range : 0x115
Offset : 0x0e8
Bin Val : 0
Symbol Val : 0

Setting transform coefficient at 0,0
transCoeffVal = -2
===================== Transform Tree Depth 1 at 4 4==========
Decoding Mode : Regular
Currr Range : 0x124
Offset : 0x72
Bin Val : 0
input  context : 1b
Decoding Cbf_luma
ctxInc : 0
Symbol Val : 0


TEST BENCH RESULTS
14
33
3
29
49
5
11
40
====================== Sao Buffer Output =========================
SaoTypeIdx :
2 
1 
1 

abc
SaoEoClass :
0 
2 
0 

abc
SaoOffsetVal :
0 3 0 -2 -2 
----------------
0 0 1 1 0 
----------------
0 4 0 1 -1 
----------------

abc
sao_band_position :
0 
14 
13 

====================== Transform Output =========================
-11
-8
-2
0
-2
-1
0
0
0
0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

F:\petaProj\cabac_hls\cabac\cabac_top\solution1\sim\verilog>set PATH= 

F:\petaProj\cabac_hls\cabac\cabac_top\solution1\sim\verilog>call F:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_cabac_top_top glbl -Oenable_linking_all_libraries  -prj cabac_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s cabac_top -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cabac_top_top glbl -Oenable_linking_all_libraries -prj cabac_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s cabac_top -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_master_ctx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ctx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_bitStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_bitStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_data_in_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_data_out_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_tranCoeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tranCoeff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cabac_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_182_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_182_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_18_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_18_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_198_1_VITIS_LOOP_199_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_198_1_VITIS_LOOP_199_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_49_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_49_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_50_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_50_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_ctxTables_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_ctxTables_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_ctx_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_buffer
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_decoder
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_throttle
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_ctx_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_data_out_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_data_out_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_decision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_decision
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_decision_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_decision_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_1_lpsTable_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_1_lpsTable_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_1_Pipeline_VITIS_LOOP_53_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_1_Pipeline_VITIS_LOOP_53_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_1_transLPS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_1_transLPS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_1_transMPS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_1_transMPS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_dint_IntraPredModeC_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_dint_IntraPredModeC_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_dint_IntraPredModeY_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_dint_IntraPredModeY_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_dint_TransCoeffLevel_1_RAM_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_dint_TransCoeffLevel_1_RAM_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_fifo_w8_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_fifo_w8_d512_A_ram
INFO: [VRFC 10-311] analyzing module cabac_top_fifo_w8_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mul_2s_8s_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mul_2s_8s_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mul_7s_6ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mul_7s_6ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_32_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_32_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseMpmIdx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseMpmIdx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSAOEO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSAOEO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSAOMergeFlag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSAOMergeFlag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSigCoeffSuffix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSigCoeffSuffix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSigCoeffSuffix_FL_CONVERT_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSigCoeffSuffix_FL_CONVERT_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSigCoeffSuffix_Pipeline_VITIS_LOOP_147_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSigCoeffSuffix_Pipeline_VITIS_LOOP_147_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_regslice_both
INFO: [VRFC 10-311] analyzing module cabac_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_coded_sub_block_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_coded_sub_block_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_coeffBlockScan_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_coeffBlockScan_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_coeff_abs_level_greater1_flag_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_coeff_abs_level_greater1_flag_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_coeff_abs_level_remaining_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_coeff_abs_level_remaining_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_CTX_IDX_MAP_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_CTX_IDX_MAP_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_134_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_134_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_134_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_134_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_149_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_149_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_149_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_149_37
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_161_1_VITIS_LOOP_162_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_161_1_VITIS_LOOP_162_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_162_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_162_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_168_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_168_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_168_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_168_38
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_181_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_181_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_181_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_181_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_187_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_187_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_187_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_187_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_316_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_316_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_331_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_331_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_340_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_340_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_409_3_VITIS_LOOP_410_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_409_3_VITIS_LOOP_410_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_467_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_467_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_498_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_498_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_552_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_552_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_Pipeline_VITIS_LOOP_599_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_Pipeline_VITIS_LOOP_599_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_sig_coeff_flag_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_sig_coeff_flag_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_residual_coding_subBlockScan_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_residual_coding_subBlockScan_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_149_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_149_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_176_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_176_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_188_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_188_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_200_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_200_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_83_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_83_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_setIntraPredMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_setIntraPredMode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_189_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_189_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_219_2_VITIS_LOOP_220_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_219_2_VITIS_LOOP_220_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_225_4_VITIS_LOOP_226_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_225_4_VITIS_LOOP_226_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_233_6_VITIS_LOOP_234_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_setIntraPredMode_Pipeline_VITIS_LOOP_233_6_VITIS_LOOP_234_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_tempBst_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_tempBst_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_transform_tree_rec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_transform_tree_rec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/cabac_top_transform_tree_rec_TS2RS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_transform_tree_rec_TS2RS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [F:/petaProj/cabac_hls/cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cabac_top_ctxTables_RAM_AUTO_1R1...
Compiling module xil_defaultlib.cabac_top_data_out_1_RAM_AUTO_1R...
Compiling module xil_defaultlib.cabac_top_tempBst_RAM_AUTO_1R1W
Compiling module xil_defaultlib.cabac_top_dint_IntraPredModeY_RA...
Compiling module xil_defaultlib.cabac_top_dint_IntraPredModeC_RA...
Compiling module xil_defaultlib.cabac_top_dint_TransCoeffLevel_1...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_mul_7s_6ns_13_1_1(NUM_...
Compiling module xil_defaultlib.cabac_top_flow_control_loop_pipe...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_abs...
Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_sig...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_1
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_2
Compiling module xil_defaultlib.cabac_top_parseSAOMergeFlag
Compiling module xil_defaultlib.cabac_top_mux_32_8_1_1(ID=1,din0...
Compiling module xil_defaultlib.cabac_top_mux_32_16_1_1(ID=1,din...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_decode_regular_1_lpsTa...
Compiling module xil_defaultlib.cabac_top_decode_regular_1_trans...
Compiling module xil_defaultlib.cabac_top_decode_regular_1_trans...
Compiling module xil_defaultlib.cabac_top_decode_regular_1_Pipel...
Compiling module xil_defaultlib.cabac_top_decode_regular_1
Compiling module xil_defaultlib.cabac_top_decode_decision_1
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_parseSAOEO
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_decode_regular_Pipelin...
Compiling module xil_defaultlib.cabac_top_decode_regular
Compiling module xil_defaultlib.cabac_top_parseMpmIdx
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_setIntraPredMode_Pipel...
Compiling module xil_defaultlib.cabac_top_setIntraPredMode_Pipel...
Compiling module xil_defaultlib.cabac_top_setIntraPredMode_Pipel...
Compiling module xil_defaultlib.cabac_top_setIntraPredMode_Pipel...
Compiling module xil_defaultlib.cabac_top_mux_42_1_1_1(ID=1,din0...
Compiling module xil_defaultlib.cabac_top_mux_42_8_1_1(ID=1,din0...
Compiling module xil_defaultlib.cabac_top_setIntraPredMode
Compiling module xil_defaultlib.cabac_top_transform_tree_rec_TS2...
Compiling module xil_defaultlib.cabac_top_residual_coding_CTX_ID...
Compiling module xil_defaultlib.cabac_top_residual_coding_coded_...
Compiling module xil_defaultlib.cabac_top_residual_coding_sig_co...
Compiling module xil_defaultlib.cabac_top_residual_coding_coeff_...
Compiling module xil_defaultlib.cabac_top_residual_coding_coeff_...
Compiling module xil_defaultlib.cabac_top_residual_coding_subBlo...
Compiling module xil_defaultlib.cabac_top_residual_coding_coeffB...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_parseSigCoeffSuffix_FL...
Compiling module xil_defaultlib.cabac_top_parseSigCoeffSuffix_Pi...
Compiling module xil_defaultlib.cabac_top_parseSigCoeffSuffix
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_decode_decision
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_residual_coding_Pipeli...
Compiling module xil_defaultlib.cabac_top_mul_8ns_8ns_16_1_1(NUM...
Compiling module xil_defaultlib.cabac_top_mul_2s_8s_8_1_1(NUM_ST...
Compiling module xil_defaultlib.cabac_top_residual_coding
Compiling module xil_defaultlib.cabac_top_transform_tree_rec
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_control_s_axi
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_throttle(ADD...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A_ram
Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top
Compiling module xil_defaultlib.fifo(DEPTH=10)
Compiling module xil_defaultlib.AESL_axi_s_tranCoeff
Compiling module xil_defaultlib.fifo(DEPTH=30)
Compiling module xil_defaultlib.AESL_axi_s_bitStream
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4096)
Compiling module xil_defaultlib.AESL_axi_s_data_in_s
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=320)
Compiling module xil_defaultlib.AESL_axi_s_data_out_s
Compiling module xil_defaultlib.AESL_axi_master_ctx
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=72)
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=70)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=62)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=31)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=69)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cabac_top_top
Compiling module work.glbl
Built simulation snapshot cabac_top

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Fri May 26 13:05:08 2023...
INFO: [COSIM 212-316] Starting C post checking ...
WARNING: [SIM 212-201] RTL produces unknown value 'x' or 'X' on port data_out_s, possible cause: There are uninitialized variables in the C design.
TEST BENCH RESULTS
14
33
3
29
49
5
11
40
====================== Sao Buffer Output =========================
SaoTypeIdx :
2 
1 
1 

abc
SaoEoClass :
0 
0 
0 

abc
SaoOffsetVal :
0 3 0 -2 -2 
----------------
0 0 1 1 0 
----------------
0 4 0 1 -1 
----------------

abc
sao_band_position :
0 
14 
13 

====================== Transform Output =========================
0
1
0
0
0
0
0
0
0
0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 458.242 seconds; current allocated memory: 216.547 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 459.395 seconds; peak allocated memory: 1.089 GB.
