Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Base_top_tb_behav xil_defaultlib.Base_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe0' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:47]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe1' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:48]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe2' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:49]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe3' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:50]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe4' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:51]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe5' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:52]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe6' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:53]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'probe7' [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/retarget/IBUFGDS.v" Line 31. Module IBUFGDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.gen/sources_1/ip/ila_0/sim/ila_0.v" Line 49. Module ila_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/retarget/IBUFGDS.v" Line 31. Module IBUFGDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.gen/sources_1/ip/ila_0/sim/ila_0.v" Line 49. Module ila_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.random_matrix(M=4,K=4,N=4)
Compiling module xil_defaultlib.PE(DATA_WIDTH=2)
Compiling module xil_defaultlib.SystolicArray(DATA_WIDTH=2,M=4,N...
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.Base_top
Compiling module xil_defaultlib.Base_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Base_top_tb_behav
