Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec 31 16:08:57 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 254 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MMU_0/ack_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 553 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 121 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 14 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.498     -301.376                     20                 2492       -1.517       -4.599                      7                 2492        0.000        0.000                       0                  1157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 50.000}       100.000         10.000          
clk_uart              {0.000 45.211}       90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.000        0.000                      0                 2272       -1.517       -4.599                      7                 2272       13.360        0.000                       0                  1062  
  clkfbout_clk_wiz_0                                                                                                                                                    0.000        0.000                       0                     3  
clk_uart                   85.261        0.000                      0                  150        0.161        0.000                      0                  150       44.711        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_uart                -15.498     -301.376                     20                   20        0.216        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       89.464        0.000                      0                   70        0.096        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -1.517ns,  Total Violation       -4.599ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ram1_data_IOBUF[31]_inst_i_2/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 0.780ns (9.357%)  route 7.556ns (90.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.162ns
    Computed max time borrow:         99.838ns
    Time borrowed from endpoint:      8.907ns
    Time given to startpoint:         8.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927     0.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105     0.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579     0.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442     2.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          LDCE (EnToQ_ldce_G_Q)        0.464     2.683 f  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027     3.711    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105     3.816 f  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479     4.294    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105     4.399 f  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.794     6.193    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.106     6.299 r  MEM_CONTROLL_0/ram1_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           4.256    10.555    MEM_CONTROLL_0_n_152
    SLICE_X50Y96         LDCE                                         r  ram1_data_IOBUF[31]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.727    -0.526    MEM_CONTROLL_0/clk_out1
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.084    -0.442 r  MEM_CONTROLL_0/n_2_2806_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.414    -0.028    n_2_2806_BUFG_inst_n_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     0.049 r  n_2_2806_BUFG_inst/O
                         net (fo=33, routed)          1.262     1.311    n_2_2806_BUFG
    SLICE_X50Y96         LDCE                                         r  ram1_data_IOBUF[31]_inst_i_2/G
                         clock pessimism              0.338     1.649    
                         time borrowed                8.907    10.555    
  -------------------------------------------------------------------
                         required time                         10.555    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ram2_data_IOBUF[31]_inst_i_2/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 0.799ns (9.583%)  route 7.538ns (90.417%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.158ns
    Computed max time borrow:         99.842ns
    Time borrowed from endpoint:      8.823ns
    Time given to startpoint:         8.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927     0.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105     0.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579     0.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442     2.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          LDCE (EnToQ_ldce_G_Q)        0.464     2.683 f  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027     3.711    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105     3.816 f  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479     4.294    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105     4.399 f  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.767     6.166    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.125     6.291 r  MEM_CONTROLL_0/ram2_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           4.266    10.557    MEM_CONTROLL_0_n_182
    SLICE_X50Y95         LDCE                                         r  ram2_data_IOBUF[31]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.719    -0.534    MEM_CONTROLL_0/clk_out1
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.084    -0.450 r  MEM_CONTROLL_0/n_3_2838_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.507     0.058    n_3_2838_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     0.135 r  n_3_2838_BUFG_inst/O
                         net (fo=33, routed)          1.262     1.396    n_3_2838_BUFG
    SLICE_X50Y95         LDCE                                         r  ram2_data_IOBUF[31]_inst_i_2/G
                         clock pessimism              0.338     1.734    
                         time borrowed                8.823    10.557    
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.112ns  (logic 0.700ns (17.023%)  route 3.412ns (82.978%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.218ns = ( 100.218 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         99.930ns
    Time borrowed from endpoint:      8.634ns
    Time given to startpoint:         8.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.114   108.288    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.110   108.398 f  MEM_CONTROLL_0/ram_addr_o_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.792   109.190    EXTEND_RAM_CONTROLL/pc_o_reg[22][5]
    SLICE_X0Y83          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.590   100.218    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y83          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[5]/G
                         clock pessimism              0.338   100.556    
                         time borrowed                8.634   109.190    
  -------------------------------------------------------------------
                         required time                        109.190    
                         arrival time                        -109.190    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[6]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.099ns  (logic 0.700ns (17.077%)  route 3.399ns (82.923%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.218ns = ( 100.218 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.053ns
    Computed max time borrow:         99.947ns
    Time borrowed from endpoint:      8.621ns
    Time given to startpoint:         8.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.150   108.324    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.110   108.434 f  MEM_CONTROLL_0/ram_addr_o_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.743   109.177    EXTEND_RAM_CONTROLL/pc_o_reg[22][6]
    SLICE_X0Y83          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.590   100.218    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y83          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[6]/G
                         clock pessimism              0.338   100.556    
                         time borrowed                8.621   109.177    
  -------------------------------------------------------------------
                         required time                        109.177    
                         arrival time                        -109.177    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[6]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.840ns  (logic 0.695ns (18.098%)  route 3.145ns (81.903%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.061ns = ( 100.061 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         100.113ns
    Time borrowed from endpoint:      8.520ns
    Time given to startpoint:         8.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.150   108.324    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.105   108.429 f  MEM_CONTROLL_0/ram_addr_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.489   108.919    BASE_SRAM_CONTROLL/pc_o_reg[22][6]
    SLICE_X0Y96          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.675    99.422    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.099    99.521 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.539   100.061    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y96          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[6]/G
                         clock pessimism              0.338   100.398    
                         time borrowed                8.520   108.919    
  -------------------------------------------------------------------
                         required time                        108.919    
                         arrival time                        -108.919    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[12]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.996ns  (logic 0.698ns (17.467%)  route 3.298ns (82.533%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.288ns = ( 100.288 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.077ns
    Computed max time borrow:         99.923ns
    Time borrowed from endpoint:      8.449ns
    Time given to startpoint:         8.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.021   108.195    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.108   108.303 f  MEM_CONTROLL_0/ram_addr_o_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.772   109.074    EXTEND_RAM_CONTROLL/pc_o_reg[22][12]
    SLICE_X0Y87          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.660   100.288    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y87          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[12]/G
                         clock pessimism              0.338   100.625    
                         time borrowed                8.449   109.074    
  -------------------------------------------------------------------
                         required time                        109.074    
                         arrival time                        -109.074    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[7]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.582ns  (logic 0.695ns (19.403%)  route 2.887ns (80.597%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 99.931 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         100.113ns
    Time borrowed from endpoint:      8.391ns
    Time given to startpoint:         8.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          0.984   108.158    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.105   108.263 f  MEM_CONTROLL_0/ram_addr_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.397   108.660    BASE_SRAM_CONTROLL/pc_o_reg[22][7]
    SLICE_X0Y95          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.675    99.422    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.099    99.521 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.410    99.931    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y95          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[7]/G
                         clock pessimism              0.338   100.269    
                         time borrowed                8.391   108.660    
  -------------------------------------------------------------------
                         required time                        108.660    
                         arrival time                        -108.660    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[11]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.937ns  (logic 0.698ns (17.729%)  route 3.239ns (82.271%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.288ns = ( 100.288 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.057ns
    Computed max time borrow:         99.943ns
    Time borrowed from endpoint:      8.390ns
    Time given to startpoint:         8.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          0.965   108.139    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.108   108.247 f  MEM_CONTROLL_0/ram_addr_o_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.769   109.015    EXTEND_RAM_CONTROLL/pc_o_reg[22][11]
    SLICE_X1Y87          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.660   100.288    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X1Y87          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[11]/G
                         clock pessimism              0.338   100.625    
                         time borrowed                8.390   109.015    
  -------------------------------------------------------------------
                         required time                        109.015    
                         arrival time                        -109.015    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.897ns  (logic 0.700ns (17.962%)  route 3.197ns (82.039%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.260ns = ( 100.260 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         99.950ns
    Time borrowed from endpoint:      8.378ns
    Time given to startpoint:         8.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.032   108.206    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.110   108.316 f  MEM_CONTROLL_0/ram_addr_o_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.659   108.975    EXTEND_RAM_CONTROLL/pc_o_reg[22][9]
    SLICE_X0Y86          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.632   100.260    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y86          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[9]/G
                         clock pessimism              0.338   100.598    
                         time borrowed                8.378   108.975    
  -------------------------------------------------------------------
                         required time                        108.975    
                         arrival time                        -108.975    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_addr_o_reg[10]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.867ns  (logic 0.698ns (18.050%)  route 3.169ns (81.951%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.260ns = ( 100.260 - 100.000 ) 
    Source Clock Delay      (SCD):    2.219ns = ( 102.219 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              100.000ns
    Library setup time:              -0.065ns
    Computed max time borrow:         99.935ns
    Time borrowed from endpoint:      8.348ns
    Time given to startpoint:         8.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927   100.012    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.117 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579   100.697    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   100.778 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.442   102.219    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.859   105.078    
    SLICE_X5Y79                                       0.000   105.078 r  MEM_CONTROLL_0/addr_o_reg[28]/D
    SLICE_X5Y79          LDCE (DToQ_ldce_D_Q)         0.380   105.458 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           1.027   106.485    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.105   106.590 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2/O
                         net (fo=2, routed)           0.479   107.069    MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_2_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.105   107.174 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          0.995   108.169    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.108   108.277 f  MEM_CONTROLL_0/ram_addr_o_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.668   108.945    EXTEND_RAM_CONTROLL/pc_o_reg[22][10]
    SLICE_X0Y86          LDCE                                         f  EXTEND_RAM_CONTROLL/ram_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.786    99.533    MEM_CONTROLL_0/clk_out1
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.095    99.628 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2__0/O
                         net (fo=20, routed)          0.632   100.260    EXTEND_RAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X0Y86          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_addr_o_reg[10]/G
                         clock pessimism              0.338   100.598    
                         time borrowed                8.348   108.945    
  -------------------------------------------------------------------
                         required time                        108.945    
                         arrival time                        -108.945    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.517ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[8]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.161ns (3.142%)  route 4.964ns (96.858%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        5.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    -3.963ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         3.331     1.078    EX_to_MEM_0/clk_out1
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.084     1.162 f  EX_to_MEM_0/data_o_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.162    MEM_CONTROLL_0/store_data_o_reg[31]_1[8]
    SLICE_X4Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.924     0.009    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105     0.114 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.590     0.704    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     0.785 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          1.451     2.236    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X4Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[8]/G
                         clock pessimism             -0.253     1.983    
                         clock uncertainty            0.473     2.456    
    SLICE_X4Y62          LDCE (Hold_ldce_G_D)         0.223     2.679    MEM_CONTROLL_0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -0.799ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[4]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.071ns (2.464%)  route 2.811ns (97.536%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.148     1.038    EX_to_MEM_0/clk_out1
    SLICE_X0Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.083 f  EX_to_MEM_0/data_o_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.083    MEM_CONTROLL_0/store_data_o_reg[31]_1[4]
    SLICE_X0Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.117    -0.502    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.446 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.147    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -0.118 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.871     0.752    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X0Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/G
                         clock pessimism              0.565     1.317    
                         clock uncertainty            0.473     1.790    
    SLICE_X0Y62          LDCE (Hold_ldce_G_D)         0.091     1.881    MEM_CONTROLL_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.798ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[29]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.071ns (2.439%)  route 2.840ns (97.561%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.178     1.067    EX_to_MEM_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.045     1.112 f  EX_to_MEM_0/data_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.112    MEM_CONTROLL_0/store_data_o_reg[31]_1[29]
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.117    -0.502    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.446 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.147    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -0.118 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.869     0.750    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[29]/G
                         clock pessimism              0.565     1.315    
                         clock uncertainty            0.473     1.788    
    SLICE_X2Y65          LDCE (Hold_ldce_G_D)         0.121     1.909    MEM_CONTROLL_0/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.649ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[31]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.071ns (2.320%)  route 2.989ns (97.680%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.327     1.216    EX_to_MEM_0/clk_out1
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.045     1.261 f  EX_to_MEM_0/data_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.261    MEM_CONTROLL_0/store_data_o_reg[31]_1[31]
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.117    -0.502    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.446 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.147    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -0.118 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.869     0.750    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X2Y65          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[31]/G
                         clock pessimism              0.565     1.315    
                         clock uncertainty            0.473     1.788    
    SLICE_X2Y65          LDCE (Hold_ldce_G_D)         0.121     1.909    MEM_CONTROLL_0/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.405ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[7]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        6.209ns  (logic 0.161ns (2.593%)  route 6.048ns (97.407%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        5.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 102.240 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 96.037 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.815    99.562    EX_to_MEM_0/clk_out1
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.084    99.646 r  EX_to_MEM_0/data_o_reg[7]_i_1/O
                         net (fo=1, routed)           2.600   102.246    MEM_CONTROLL_0/store_data_o_reg[31]_1[7]
    SLICE_X2Y60          LDCE                                         r  MEM_CONTROLL_0/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.924   100.009    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105   100.114 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.590   100.704    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081   100.785 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          1.455   102.240    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X2Y60          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[7]/G
                         clock pessimism             -0.253   101.987    
                         clock uncertainty            0.473   102.460    
    SLICE_X2Y60          LDCE (Hold_ldce_G_D)         0.191   102.651    MEM_CONTROLL_0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                       -102.651    
                         arrival time                         102.246    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.269ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[3]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.071ns (2.104%)  route 3.304ns (97.896%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.790    -0.321    EX_to_MEM_0/clk_out1
    SLICE_X9Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.276 f  EX_to_MEM_0/addr_o_reg[3]_i_1/O
                         net (fo=1, routed)           1.852     1.576    MEM_CONTROLL_0/pc_o_reg[31][3]
    SLICE_X6Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    -0.497    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.441 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.146    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.117 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.861     0.744    MEM_CONTROLL_0/E[0]
    SLICE_X6Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/G
                         clock pessimism              0.565     1.309    
                         clock uncertainty            0.473     1.782    
    SLICE_X6Y79          LDCE (Hold_ldce_G_D)         0.063     1.845    MEM_CONTROLL_0/addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.163ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[18]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.161ns (2.491%)  route 6.302ns (97.509%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        5.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    -3.963ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.084    -0.169    EX_to_MEM_0/clk_out1
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.084    -0.085 f  EX_to_MEM_0/data_o_reg[18]_i_1/O
                         net (fo=1, routed)           2.585     2.500    MEM_CONTROLL_0/store_data_o_reg[31]_1[18]
    SLICE_X2Y61          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.924     0.009    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105     0.114 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.590     0.704    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     0.785 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          1.454     2.239    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X2Y61          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[18]/G
                         clock pessimism             -0.253     1.986    
                         clock uncertainty            0.473     2.459    
    SLICE_X2Y61          LDCE (Hold_ldce_G_D)         0.204     2.663    MEM_CONTROLL_0/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.565    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X9Y71          FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MEM_to_WB_0/reg_wt_data_o_reg[30]/Q
                         net (fo=4, routed)           0.078    -0.327    REGISTERS_0/reg_array_reg_r2_0_31_30_31/DIA0
    SLICE_X8Y71          RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.834    -0.786    REGISTERS_0/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y71          RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.253    -0.533    
    SLICE_X8Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.386    REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[15]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.071ns (1.917%)  route 3.633ns (98.083%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.443     0.332    EX_to_MEM_0/clk_out1
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.045     0.377 f  EX_to_MEM_0/addr_o_reg[15]_i_1/O
                         net (fo=1, routed)           1.527     1.905    MEM_CONTROLL_0/pc_o_reg[31][15]
    SLICE_X6Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    -0.497    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.441 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.146    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.117 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.862     0.745    MEM_CONTROLL_0/E[0]
    SLICE_X6Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[15]/G
                         clock pessimism              0.565     1.310    
                         clock uncertainty            0.473     1.783    
    SLICE_X6Y80          LDCE (Hold_ldce_G_D)         0.059     1.842    MEM_CONTROLL_0/addr_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.727ns  (logic 0.071ns (1.905%)  route 3.656ns (98.095%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 100.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.241   100.130    EX_to_MEM_0/clk_out1
    SLICE_X6Y63          LUT5 (Prop_lut5_I4_O)        0.045   100.175 r  EX_to_MEM_0/data_o_reg[0]_i_1/O
                         net (fo=1, routed)           1.753   101.928    MEM_CONTROLL_0/store_data_o_reg[31]_1[0]
    SLICE_X4Y63          LDCE                                         r  MEM_CONTROLL_0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.117    99.498    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.554 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    99.853    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    99.882 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.867   100.748    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X4Y63          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[0]/G
                         clock pessimism              0.565   101.313    
                         clock uncertainty            0.473   101.786    
    SLICE_X4Y63          LDCE (Hold_ldce_G_D)         0.070   101.856    MEM_CONTROLL_0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.856    
                         arrival time                         101.928    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y2    n_1_1951_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y3    n_2_2806_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y4    n_3_2838_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y8    n_7_1950_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y10   n_9_2783_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y66     EX_to_MEM_0/clock_cycle_cnt_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X33Y76     EX_to_MEM_0/clock_cycle_cnt_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y64      EX_to_MEM_0/funct_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X6Y68      REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X6Y68      REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X10Y69     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X6Y70      REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X6Y70      REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       85.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             85.261ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/write_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.484ns (9.849%)  route 4.430ns (90.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 95.822 - 90.422 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     6.049    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.379     6.428 r  SERIAL_CONTROLL_0/write_state_reg/Q
                         net (fo=3, routed)           0.799     7.227    MEM_CONTROLL_0/write_state
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.332 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           3.631    10.963    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336    95.822    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/C
                         clock pessimism              0.605    96.427    
                         clock uncertainty           -0.035    96.392    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.168    96.224    SERIAL_CONTROLL_0/TxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         96.224    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 85.261    

Slack (MET) :             87.362ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.538ns (21.058%)  route 2.017ns (78.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 95.824 - 90.422 ) 
    Source Clock Delay      (SCD):    6.054ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     6.054    SERIAL_TRANSMITTER/CLK
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.433     6.487 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/Q
                         net (fo=9, routed)           0.735     7.222    SERIAL_TRANSMITTER/TxD_state[2]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.105     7.327 r  SERIAL_TRANSMITTER//i___0/O
                         net (fo=23, routed)          1.282     8.609    SERIAL_TRANSMITTER/tickgen/FSM_sequential_TxD_state_reg[3]
    SLICE_X6Y82          FDSE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.824    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X6Y82          FDSE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[0]/C
                         clock pessimism              0.605    96.429    
                         clock uncertainty           -0.035    96.394    
    SLICE_X6Y82          FDSE (Setup_fdse_C_S)       -0.423    95.971    SERIAL_TRANSMITTER/tickgen/Acc_reg[0]
  -------------------------------------------------------------------
                         required time                         95.971    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 87.362    

Slack (MET) :             87.430ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.538ns (21.043%)  route 2.019ns (78.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 95.823 - 90.422 ) 
    Source Clock Delay      (SCD):    6.054ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     6.054    SERIAL_TRANSMITTER/CLK
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.433     6.487 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/Q
                         net (fo=9, routed)           0.735     7.222    SERIAL_TRANSMITTER/TxD_state[2]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.105     7.327 r  SERIAL_TRANSMITTER//i___0/O
                         net (fo=23, routed)          1.284     8.611    SERIAL_TRANSMITTER/tickgen/FSM_sequential_TxD_state_reg[3]
    SLICE_X4Y81          FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.337    95.823    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X4Y81          FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/C
                         clock pessimism              0.605    96.428    
                         clock uncertainty           -0.035    96.393    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.352    96.041    SERIAL_TRANSMITTER/tickgen/Acc_reg[1]
  -------------------------------------------------------------------
                         required time                         96.041    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                 87.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.596     2.380    SERIAL_RECEIVER/CLK
    SLICE_X3Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     2.521 f  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/Q
                         net (fo=8, routed)           0.108     2.630    SERIAL_RECEIVER/RxD_state[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.045     2.675 r  SERIAL_RECEIVER/FSM_sequential_RxD_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.675    SERIAL_RECEIVER/FSM_sequential_RxD_state[1]_i_1_n_10
    SLICE_X2Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.867     3.103    SERIAL_RECEIVER/CLK
    SLICE_X2Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
                         clock pessimism             -0.709     2.393    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120     2.513    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.889%)  route 0.141ns (43.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.598     2.382    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     2.523 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/Q
                         net (fo=9, routed)           0.141     2.664    SERIAL_TRANSMITTER/TxD_state[3]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.045     2.709 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.709    SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1_n_10
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     3.106    SERIAL_TRANSMITTER/CLK
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                         clock pessimism             -0.710     2.395    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     2.515    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.201%)  route 0.145ns (43.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.598     2.382    SERIAL_TRANSMITTER/CLK
    SLICE_X3Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     2.523 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/Q
                         net (fo=9, routed)           0.145     2.668    SERIAL_TRANSMITTER/TxD_state[3]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.045     2.713 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.713    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[1]_i_1_n_10
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     3.106    SERIAL_TRANSMITTER/CLK
    SLICE_X2Y85          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
                         clock pessimism             -0.710     2.395    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     2.516    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.887%)  route 0.129ns (50.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.379    SERIAL_RECEIVER/CLK
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     2.507 r  SERIAL_RECEIVER/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.129     2.636    SERIAL_CONTROLL_0/RxD_data_reg[7][6]
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
                         clock pessimism             -0.685     2.412    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.023     2.435    SERIAL_CONTROLL_0/data_from_serial_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.905%)  route 0.134ns (51.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.379    SERIAL_RECEIVER/CLK
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     2.507 r  SERIAL_RECEIVER/RxD_data_reg[5]/Q
                         net (fo=2, routed)           0.134     2.641    SERIAL_CONTROLL_0/RxD_data_reg[7][5]
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism             -0.685     2.412    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.025     2.437    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.625%)  route 0.112ns (44.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.379    SERIAL_RECEIVER/CLK
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.520 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.112     2.633    SERIAL_RECEIVER/RxD_data[3]
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.866     3.102    SERIAL_RECEIVER/CLK
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism             -0.722     2.379    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.047     2.426    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.672%)  route 0.182ns (56.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.379    SERIAL_RECEIVER/CLK
    SLICE_X3Y81          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.520 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.182     2.702    SERIAL_CONTROLL_0/RxD_data_reg[7][3]
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism             -0.685     2.412    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.075     2.487    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.594     2.378    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     2.542 r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/Q
                         net (fo=2, routed)           0.066     2.608    SERIAL_RECEIVER/tickgen/Acc[9]
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.737 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.737    SERIAL_RECEIVER/tickgen/p_1_in[10]
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.865     3.101    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.722     2.378    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     2.512    SERIAL_RECEIVER/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.594     2.378    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     2.542 r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/Q
                         net (fo=2, routed)           0.066     2.608    SERIAL_RECEIVER/tickgen/Acc[11]
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.737 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.737    SERIAL_RECEIVER/tickgen/p_1_in[12]
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.865     3.101    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y80          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.722     2.378    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     2.512    SERIAL_RECEIVER/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     2.376    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     2.540 r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/Q
                         net (fo=2, routed)           0.066     2.606    SERIAL_RECEIVER/tickgen/Acc[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.735 r  SERIAL_RECEIVER/tickgen/Acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.735    SERIAL_RECEIVER/tickgen/p_1_in[4]
    SLICE_X2Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     3.099    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X2Y78          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/C
                         clock pessimism             -0.722     2.376    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     2.510    SERIAL_RECEIVER/tickgen/Acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y1  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y83    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y79    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y83    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X4Y80    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y83    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X7Y80    SERIAL_CONTROLL_0/TxD_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X4Y80    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_uart

Setup :           20  Failing Endpoints,  Worst Slack      -15.498ns,  Total Violation     -301.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[1]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[2]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[4]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[6]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.498ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.376ns  (logic 0.902ns (6.743%)  route 12.474ns (93.257%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          2.483 79318.031    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79318.133 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           1.257 79319.391    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X4Y80          FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.336 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y80          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.168 79303.922    SERIAL_CONTROLL_0/data_from_serial_o_reg[7]
  -------------------------------------------------------------------
                         required time                      79303.930    
                         arrival time                       -79319.430    
  -------------------------------------------------------------------
                         slack                                -15.498    

Slack (VIOLATED) :        -15.374ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.455ns  (logic 0.902ns (6.704%)  route 12.553ns (93.296%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 79305.492 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          3.818 79319.367    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.105 79319.469 f  SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1/O
                         net (fo=1, routed)           0.000 79319.469    SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1_n_10
    SLICE_X7Y83          FDRE                                         f  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.339 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y83          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.032 79304.125    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]
  -------------------------------------------------------------------
                         required time                      79304.133    
                         arrival time                       -79319.500    
  -------------------------------------------------------------------
                         slack                                -15.374    

Slack (VIOLATED) :        -15.350ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.088ns  (clk_uart rise@79300.086ns - clk_out1_clk_wiz_0 fall@79300.000ns)
  Data Path Delay:        13.427ns  (logic 0.902ns (6.718%)  route 12.525ns (93.282%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        3.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 79305.484 - 79300.086 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 79302.219 - 79300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  79300.000 79300.000 f  
    D18                                               0.000 79300.000 f  clk (IN)
                         net (fo=0)                   0.000 79300.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 79301.461 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 79302.523    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 79296.281 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 79297.992    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 79298.070 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.927 79300.000    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.105 79300.102 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.579 79300.680    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 79300.758 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.444 79302.203    MEM_CONTROLL_0/E[0]
    SLICE_X7Y81          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[21]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.828 79306.031    
    SLICE_X7Y81                                       0.000 79306.031 r  MEM_CONTROLL_0/addr_o_reg[21]/D
    SLICE_X7Y81          LDCE (DToQ_ldce_D_Q)         0.377 79306.406 r  MEM_CONTROLL_0/addr_o_reg[21]/Q
                         net (fo=2, routed)           1.722 79308.125    MEM_CONTROLL_0/TxD_data_reg[7]_0[19]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.105 79308.227 r  MEM_CONTROLL_0/TxD_start0_i_6/O
                         net (fo=1, routed)           1.955 79310.180    MEM_CONTROLL_0/TxD_start0_i_6_n_10
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.105 79310.281 f  MEM_CONTROLL_0/TxD_start0_i_3/O
                         net (fo=2, routed)           2.467 79312.750    MEM_CONTROLL_0/TxD_start0_i_3_n_10
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.105 79312.852 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           2.591 79315.445    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.105 79315.547 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          3.790 79319.336    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.105 79319.438 f  SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1/O
                         net (fo=1, routed)           0.000 79319.438    SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1_n_10
    SLICE_X7Y79          FDRE                                         f  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  79300.086 79300.086 r  
    C18                                               0.000 79300.086 r  clk_uart (IN)
                         net (fo=0)                   0.000 79300.086    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 79301.484 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 79304.070    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 79304.148 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.335 79305.484    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y79          FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
                         clock pessimism              0.000 79305.484    
                         clock uncertainty           -1.393 79304.094    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.032 79304.125    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                      79304.125    
                         arrival time                       -79319.477    
  -------------------------------------------------------------------
                         slack                                -15.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[5]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.268ns (6.406%)  route 3.916ns (93.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.591     0.613    MEM_CONTROLL_0/E[0]
    SLICE_X6Y78          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          LDCE (EnToQ_ldce_G_Q)        0.178     0.791 r  MEM_CONTROLL_0/addr_o_reg[5]/Q
                         net (fo=3, routed)           1.959     2.751    MEM_CONTROLL_0/TxD_data_reg[7]_0[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.796 f  MEM_CONTROLL_0/TxD_start0_i_2/O
                         net (fo=6, routed)           1.956     4.752    SERIAL_CONTROLL_0/pc_o_reg[8]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.045     4.797 r  SERIAL_CONTROLL_0/TxD_start0/O
                         net (fo=1, routed)           0.000     4.797    SERIAL_CONTROLL_0/TxD_start0_n_10
    SLICE_X7Y79          FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     3.097    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y79          FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            1.393     4.489    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.092     4.581    SERIAL_CONTROLL_0/TxD_start_reg
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[5]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/write_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.268ns (6.365%)  route 3.943ns (93.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.591     0.613    MEM_CONTROLL_0/E[0]
    SLICE_X6Y78          LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          LDCE (EnToQ_ldce_G_Q)        0.178     0.791 r  MEM_CONTROLL_0/addr_o_reg[5]/Q
                         net (fo=3, routed)           1.959     2.751    MEM_CONTROLL_0/TxD_data_reg[7]_0[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.796 f  MEM_CONTROLL_0/TxD_start0_i_2/O
                         net (fo=6, routed)           1.983     4.779    MEM_CONTROLL_0/TxD_data_reg[7]_2
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.045     4.824 r  MEM_CONTROLL_0/write_state_i_1/O
                         net (fo=1, routed)           0.000     4.824    SERIAL_CONTROLL_0/write_state_reg_0
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.865     3.101    SERIAL_CONTROLL_0/CLK
    SLICE_X3Y80          FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
                         clock pessimism              0.000     3.101    
                         clock uncertainty            1.393     4.493    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     4.585    SERIAL_CONTROLL_0/write_state_reg
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.824    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[0]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[2]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[3]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[4]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[5]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[6]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.203ns (4.849%)  route 3.984ns (95.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.801    -0.310    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.261    -0.003    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.023 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.595     0.617    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         r  MEM_CONTROLL_0/we_o_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.775 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=29, routed)          1.983     2.758    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.803 r  MEM_CONTROLL_0/TxD_data[7]_i_1/O
                         net (fo=8, routed)           2.000     4.804    SERIAL_CONTROLL_0/E[0]
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     3.098    SERIAL_CONTROLL_0/CLK
    SLICE_X7Y80          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[7]/C
                         clock pessimism              0.000     3.098    
                         clock uncertainty            1.393     4.490    
    SLICE_X7Y80          FDRE (Hold_fdre_C_CE)       -0.039     4.451    SERIAL_CONTROLL_0/TxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       89.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.464ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[25]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.642ns  (logic 0.515ns (5.960%)  route 8.127ns (94.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 201.472 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          6.046   111.541    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.335   201.472    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[25]/G
                         clock pessimism              0.338   201.809    
                         clock uncertainty           -0.473   201.336    
    SLICE_X5Y79          LDCE (Recov_ldce_G_CLR)     -0.331   201.005    MEM_CONTROLL_0/addr_o_reg[25]
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -111.541    
  -------------------------------------------------------------------
                         slack                                 89.464    

Slack (MET) :             89.464ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.642ns  (logic 0.515ns (5.960%)  route 8.127ns (94.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 201.472 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          6.046   111.541    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.335   201.472    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/G
                         clock pessimism              0.338   201.809    
                         clock uncertainty           -0.473   201.336    
    SLICE_X5Y79          LDCE (Recov_ldce_G_CLR)     -0.331   201.005    MEM_CONTROLL_0/addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -111.541    
  -------------------------------------------------------------------
                         slack                                 89.464    

Slack (MET) :             89.464ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.642ns  (logic 0.515ns (5.960%)  route 8.127ns (94.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 201.472 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          6.046   111.541    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.335   201.472    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/G
                         clock pessimism              0.338   201.809    
                         clock uncertainty           -0.473   201.336    
    SLICE_X5Y79          LDCE (Recov_ldce_G_CLR)     -0.331   201.005    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -111.541    
  -------------------------------------------------------------------
                         slack                                 89.464    

Slack (MET) :             89.464ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.642ns  (logic 0.515ns (5.960%)  route 8.127ns (94.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 201.472 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          6.046   111.541    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.335   201.472    MEM_CONTROLL_0/E[0]
    SLICE_X5Y79          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/G
                         clock pessimism              0.338   201.809    
                         clock uncertainty           -0.473   201.336    
    SLICE_X5Y79          LDCE (Recov_ldce_G_CLR)     -0.331   201.005    MEM_CONTROLL_0/addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -111.541    
  -------------------------------------------------------------------
                         slack                                 89.464    

Slack (MET) :             90.232ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[26]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.951ns  (logic 0.515ns (6.477%)  route 7.436ns (93.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 201.476 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.355   110.851    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X6Y84          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.339   201.476    MEM_CONTROLL_0/E[0]
    SLICE_X6Y84          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[26]/G
                         clock pessimism              0.338   201.813    
                         clock uncertainty           -0.473   201.340    
    SLICE_X6Y84          LDCE (Recov_ldce_G_CLR)     -0.258   201.082    MEM_CONTROLL_0/addr_o_reg[26]
  -------------------------------------------------------------------
                         required time                        201.082    
                         arrival time                        -110.851    
  -------------------------------------------------------------------
                         slack                                 90.232    

Slack (MET) :             90.552ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[0]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.555ns  (logic 0.515ns (6.817%)  route 7.040ns (93.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 201.473 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          4.959   110.454    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.336   201.473    MEM_CONTROLL_0/E[0]
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[0]/G
                         clock pessimism              0.338   201.810    
                         clock uncertainty           -0.473   201.337    
    SLICE_X5Y80          LDCE (Recov_ldce_G_CLR)     -0.331   201.006    MEM_CONTROLL_0/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -110.454    
  -------------------------------------------------------------------
                         slack                                 90.552    

Slack (MET) :             90.552ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[13]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.555ns  (logic 0.515ns (6.817%)  route 7.040ns (93.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 201.473 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          4.959   110.454    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.336   201.473    MEM_CONTROLL_0/E[0]
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[13]/G
                         clock pessimism              0.338   201.810    
                         clock uncertainty           -0.473   201.337    
    SLICE_X5Y80          LDCE (Recov_ldce_G_CLR)     -0.331   201.006    MEM_CONTROLL_0/addr_o_reg[13]
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -110.454    
  -------------------------------------------------------------------
                         slack                                 90.552    

Slack (MET) :             90.552ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[14]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.555ns  (logic 0.515ns (6.817%)  route 7.040ns (93.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 201.473 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          4.959   110.454    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.336   201.473    MEM_CONTROLL_0/E[0]
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/G
                         clock pessimism              0.338   201.810    
                         clock uncertainty           -0.473   201.337    
    SLICE_X5Y80          LDCE (Recov_ldce_G_CLR)     -0.331   201.006    MEM_CONTROLL_0/addr_o_reg[14]
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -110.454    
  -------------------------------------------------------------------
                         slack                                 90.552    

Slack (MET) :             90.552ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[4]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.555ns  (logic 0.515ns (6.817%)  route 7.040ns (93.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 201.473 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          4.959   110.454    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.336   201.473    MEM_CONTROLL_0/E[0]
    SLICE_X5Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[4]/G
                         clock pessimism              0.338   201.810    
                         clock uncertainty           -0.473   201.337    
    SLICE_X5Y80          LDCE (Recov_ldce_G_CLR)     -0.331   201.006    MEM_CONTROLL_0/addr_o_reg[4]
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -110.454    
  -------------------------------------------------------------------
                         slack                                 90.552    

Slack (MET) :             90.980ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[12]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        7.200ns  (logic 0.515ns (7.153%)  route 6.685ns (92.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 201.473 - 200.000 ) 
    Source Clock Delay      (SCD):    0.368ns = ( 100.368 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.738    99.823    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y84         LUT6 (Prop_lut6_I3_O)        0.105    99.928 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.441   100.368    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X12Y84         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.531   102.900    
    SLICE_X12Y84                                      0.000   102.900 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X12Y84         LDCE (DToQ_ldce_D_Q)         0.410   103.310 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=75, routed)          2.081   105.391    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.105   105.496 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          4.604   110.100    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X6Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713   199.460    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.084   199.544 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.515   200.060    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   200.137 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.336   201.473    MEM_CONTROLL_0/E[0]
    SLICE_X6Y80          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/G
                         clock pessimism              0.338   201.810    
                         clock uncertainty           -0.473   201.337    
    SLICE_X6Y80          LDCE (Recov_ldce_G_CLR)     -0.258   201.079    MEM_CONTROLL_0/addr_o_reg[12]
  -------------------------------------------------------------------
                         required time                        201.079    
                         arrival time                        -110.100    
  -------------------------------------------------------------------
                         slack                                 90.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.586ns  (logic 0.071ns (1.980%)  route 3.515ns (98.020%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 100.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.381   101.787    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.863   100.746    MEM_CONTROLL_0/E[0]
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.565   101.311    
                         clock uncertainty            0.473   101.784    
    SLICE_X5Y81          LDCE (Remov_ldce_G_CLR)     -0.092   101.692    MEM_CONTROLL_0/addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                       -101.692    
                         arrival time                         101.787    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[16]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.586ns  (logic 0.071ns (1.980%)  route 3.515ns (98.020%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 100.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.381   101.787    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.863   100.746    MEM_CONTROLL_0/E[0]
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[16]/G
                         clock pessimism              0.565   101.311    
                         clock uncertainty            0.473   101.784    
    SLICE_X5Y81          LDCE (Remov_ldce_G_CLR)     -0.092   101.692    MEM_CONTROLL_0/addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                       -101.692    
                         arrival time                         101.787    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[22]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.586ns  (logic 0.071ns (1.980%)  route 3.515ns (98.020%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 100.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.381   101.787    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.863   100.746    MEM_CONTROLL_0/E[0]
    SLICE_X5Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/G
                         clock pessimism              0.565   101.311    
                         clock uncertainty            0.473   101.784    
    SLICE_X5Y81          LDCE (Remov_ldce_G_CLR)     -0.092   101.692    MEM_CONTROLL_0/addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                       -101.692    
                         arrival time                         101.787    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[17]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.589ns  (logic 0.071ns (1.978%)  route 3.518ns (98.022%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 100.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.384   101.790    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.864   100.747    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[17]/G
                         clock pessimism              0.565   101.312    
                         clock uncertainty            0.473   101.785    
    SLICE_X7Y82          LDCE (Remov_ldce_G_CLR)     -0.092   101.693    MEM_CONTROLL_0/addr_o_reg[17]
  -------------------------------------------------------------------
                         required time                       -101.693    
                         arrival time                         101.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[18]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.589ns  (logic 0.071ns (1.978%)  route 3.518ns (98.022%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 100.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.384   101.790    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.864   100.747    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[18]/G
                         clock pessimism              0.565   101.312    
                         clock uncertainty            0.473   101.785    
    SLICE_X7Y82          LDCE (Remov_ldce_G_CLR)     -0.092   101.693    MEM_CONTROLL_0/addr_o_reg[18]
  -------------------------------------------------------------------
                         required time                       -101.693    
                         arrival time                         101.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[23]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.589ns  (logic 0.071ns (1.978%)  route 3.518ns (98.022%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 100.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.384   101.790    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.864   100.747    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[23]/G
                         clock pessimism              0.565   101.312    
                         clock uncertainty            0.473   101.785    
    SLICE_X7Y82          LDCE (Remov_ldce_G_CLR)     -0.092   101.693    MEM_CONTROLL_0/addr_o_reg[23]
  -------------------------------------------------------------------
                         required time                       -101.693    
                         arrival time                         101.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/we_o_reg/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.589ns  (logic 0.071ns (1.978%)  route 3.518ns (98.022%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 100.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.384   101.790    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.864   100.747    MEM_CONTROLL_0/E[0]
    SLICE_X7Y82          LDCE                                         f  MEM_CONTROLL_0/we_o_reg/G
                         clock pessimism              0.565   101.312    
                         clock uncertainty            0.473   101.785    
    SLICE_X7Y82          LDCE (Remov_ldce_G_CLR)     -0.092   101.693    MEM_CONTROLL_0/we_o_reg
  -------------------------------------------------------------------
                         required time                       -101.693    
                         arrival time                         101.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[4]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.071ns (1.967%)  route 3.538ns (98.033%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.819    -0.291    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045    -0.246 f  MEM_CONTROLL_0/data_o_reg[31]_i_2/O
                         net (fo=32, routed)          2.056     1.810    MEM_CONTROLL_0/data_o_reg[31]_i_2_n_10
    SLICE_X0Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.117    -0.502    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    -0.446 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.147    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -0.118 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.871     0.752    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X0Y62          LDCE                                         f  MEM_CONTROLL_0/data_o_reg[4]/G
                         clock pessimism              0.565     1.317    
                         clock uncertainty            0.473     1.790    
    SLICE_X0Y62          LDCE (Remov_ldce_G_CLR)     -0.092     1.698    MEM_CONTROLL_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.672ns  (logic 0.071ns (1.933%)  route 3.601ns (98.066%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 100.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.467   101.873    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X6Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.863   100.746    MEM_CONTROLL_0/E[0]
    SLICE_X6Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/G
                         clock pessimism              0.565   101.311    
                         clock uncertainty            0.473   101.784    
    SLICE_X6Y81          LDCE (Remov_ldce_G_CLR)     -0.067   101.717    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.717    
                         arrival time                         101.873    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.672ns  (logic 0.071ns (1.933%)  route 3.601ns (98.066%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 100.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.472   100.361    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045   100.406 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.467   101.873    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X6Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.122    99.503    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.056    99.559 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    99.854    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    99.883 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.863   100.746    MEM_CONTROLL_0/E[0]
    SLICE_X6Y81          LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/G
                         clock pessimism              0.565   101.311    
                         clock uncertainty            0.473   101.784    
    SLICE_X6Y81          LDCE (Remov_ldce_G_CLR)     -0.067   101.717    MEM_CONTROLL_0/addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                       -101.717    
                         arrival time                         101.873    
  -------------------------------------------------------------------
                         slack                                  0.156    





