{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 16:16:52 2018 " "Info: Processing started: Thu Jan 04 16:16:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countDownTimer -c countDownTimer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off countDownTimer -c countDownTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countDownTimer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file countDownTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countDownTimer-inner " "Info: Found design unit 1: countDownTimer-inner" {  } { { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countDownTimer " "Info: Found entity 1: countDownTimer" {  } { { "countDownTimer.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "countDownTimer " "Info: Elaborating entity \"countDownTimer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "remove_jitter.vhd 2 1 " "Warning: Using design file remove_jitter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remove_jitter-bhv " "Info: Found design unit 1: remove_jitter-bhv" {  } { { "remove_jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 remove_jitter " "Info: Found entity 1: remove_jitter" {  } { { "remove_jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_jitter remove_jitter:u1 " "Info: Elaborating entity \"remove_jitter\" for hierarchy \"remove_jitter:u1\"" {  } { { "countDownTimer.vhd" "u1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "short_or_long.vhd 2 1 " "Warning: Using design file short_or_long.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 short_or_long-inner " "Info: Found design unit 1: short_or_long-inner" {  } { { "short_or_long.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/short_or_long.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 short_or_long " "Info: Found entity 1: short_or_long" {  } { { "short_or_long.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/short_or_long.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_or_long short_or_long:u4 " "Info: Elaborating entity \"short_or_long\" for hierarchy \"short_or_long:u4\"" {  } { { "countDownTimer.vhd" "u4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "frequencyDivider.vhd 2 1 " "Warning: Using design file frequencyDivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequencyDivider-struct " "Info: Found design unit 1: frequencyDivider-struct" {  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Info: Found entity 1: frequencyDivider" {  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider short_or_long:u4\|frequencyDivider:inner1 " "Info: Elaborating entity \"frequencyDivider\" for hierarchy \"short_or_long:u4\|frequencyDivider:inner1\"" {  } { { "short_or_long.vhd" "inner1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/short_or_long.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "press_time.vhd 2 1 " "Warning: Using design file press_time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 press_time-bhv " "Info: Found design unit 1: press_time-bhv" {  } { { "press_time.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/press_time.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 press_time " "Info: Found entity 1: press_time" {  } { { "press_time.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/press_time.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_time short_or_long:u4\|press_time:inner2 " "Info: Elaborating entity \"press_time\" for hierarchy \"short_or_long:u4\|press_time:inner2\"" {  } { { "short_or_long.vhd" "inner2" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/short_or_long.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-cont " "Info: Found design unit 1: control-cont" {  } { { "control.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/control.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u5 " "Info: Elaborating entity \"control\" for hierarchy \"control:u5\"" {  } { { "countDownTimer.vhd" "u5" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Warning: Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-inner " "Info: Found design unit 1: counter-inner" {  } { { "counter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u6 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:u6\"" {  } { { "countDownTimer.vhd" "u6" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider counter:u6\|frequencyDivider:inner1 " "Info: Elaborating entity \"frequencyDivider\" for hierarchy \"counter:u6\|frequencyDivider:inner1\"" {  } { { "counter.vhd" "inner1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jitter.vhd 2 1 " "Warning: Using design file jitter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jitter-bhv " "Info: Found design unit 1: jitter-bhv" {  } { { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jitter " "Info: Found entity 1: jitter" {  } { { "jitter.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jitter counter:u6\|jitter:inner2 " "Info: Elaborating entity \"jitter\" for hierarchy \"counter:u6\|jitter:inner2\"" {  } { { "counter.vhd" "inner2" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "setInit.vhd 2 1 " "Warning: Using design file setInit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setInit-bhv " "Info: Found design unit 1: setInit-bhv" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 setInit " "Info: Found entity 1: setInit" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setInit counter:u6\|setInit:inner4 " "Info: Elaborating entity \"setInit\" for hierarchy \"counter:u6\|setInit:inner4\"" {  } { { "counter.vhd" "inner4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "minuteCountDown.vhd 2 1 " "Warning: Using design file minuteCountDown.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minuteCountDown-inner " "Info: Found design unit 1: minuteCountDown-inner" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minuteCountDown " "Info: Found entity 1: minuteCountDown" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minuteCountDown counter:u6\|minuteCountDown:inner5 " "Info: Elaborating entity \"minuteCountDown\" for hierarchy \"counter:u6\|minuteCountDown:inner5\"" {  } { { "counter.vhd" "inner5" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_start minuteCountDown.vhd(31) " "Warning (10492): VHDL Process Statement warning at minuteCountDown.vhd(31): signal \"minute_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_start minuteCountDown.vhd(37) " "Warning (10492): VHDL Process Statement warning at minuteCountDown.vhd(37): signal \"minute_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hourCountDown.vhd 2 1 " "Warning: Using design file hourCountDown.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hourCountDown-inner " "Info: Found design unit 1: hourCountDown-inner" {  } { { "hourCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/hourCountDown.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hourCountDown " "Info: Found entity 1: hourCountDown" {  } { { "hourCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/hourCountDown.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourCountDown counter:u6\|hourCountDown:inner6 " "Info: Elaborating entity \"hourCountDown\" for hierarchy \"counter:u6\|hourCountDown:inner6\"" {  } { { "counter.vhd" "inner6" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_start hourCountDown.vhd(29) " "Warning (10492): VHDL Process Statement warning at hourCountDown.vhd(29): signal \"hour_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hourCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/hourCountDown.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_start hourCountDown.vhd(35) " "Warning (10492): VHDL Process Statement warning at hourCountDown.vhd(35): signal \"hour_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hourCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/hourCountDown.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "testCout.vhd 2 1 " "Warning: Using design file testCout.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testCout-inner " "Info: Found design unit 1: testCout-inner" {  } { { "testCout.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/testCout.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testCout " "Info: Found entity 1: testCout" {  } { { "testCout.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/testCout.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testCout counter:u6\|testCout:inner7 " "Info: Elaborating entity \"testCout\" for hierarchy \"counter:u6\|testCout:inner7\"" {  } { { "counter.vhd" "inner7" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/counter.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.vhd 2 1 " "Warning: Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-bhv " "Info: Found design unit 1: lcd_display-bhv" {  } { { "lcd_display.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/lcd_display.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Info: Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/lcd_display.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:u7 " "Info: Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:u7\"" {  } { { "countDownTimer.vhd" "u7" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/countDownTimer.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:u6\|hourCountDown:inner6\|hour\[0\]~9 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:u6\|hourCountDown:inner6\|hour\[0\]~9\"" {  } { { "hourCountDown.vhd" "hour\[0\]~9" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/hourCountDown.vhd" 31 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u2\|key_h\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u2\|key_h\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_h\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 9 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u2\|key_l\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u2\|key_l\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_l\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u1\|key_h\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u1\|key_h\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_h\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 9 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u1\|key_l\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u1\|key_l\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_l\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:u6\|jitter:inner2\|key_h\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:u6\|jitter:inner2\|key_h\[0\]~4\"" {  } { { "jitter.vhd" "key_h\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:u6\|jitter:inner2\|key_l\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:u6\|jitter:inner2\|key_l\[0\]~4\"" {  } { { "jitter.vhd" "key_l\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:u6\|jitter:inner3\|key_h\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:u6\|jitter:inner3\|key_h\[0\]~4\"" {  } { { "jitter.vhd" "key_h\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:u6\|jitter:inner3\|key_l\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:u6\|jitter:inner3\|key_l\[0\]~4\"" {  } { { "jitter.vhd" "key_l\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/jitter.vhd" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "short_or_long:u4\|press_time:inner2\|num\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"short_or_long:u4\|press_time:inner2\|num\[0\]~4\"" {  } { { "press_time.vhd" "num\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/press_time.vhd" 24 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u3\|key_h\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u3\|key_h\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_h\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 9 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "remove_jitter:u3\|key_l\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"remove_jitter:u3\|key_l\[0\]~4\"" {  } { { "remove_jitter.vhd" "key_l\[0\]~4" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/remove_jitter.vhd" 10 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Info: Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|minuteCountDown:inner5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|minuteCountDown:inner5\|Add0\"" {  } { { "minuteCountDown.vhd" "Add0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Mod1\"" {  } { { "setInit.vhd" "Mod1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 87 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|setInit:inner4\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|setInit:inner4\|Add2\"" {  } { { "setInit.vhd" "Add2" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Div1\"" {  } { { "setInit.vhd" "Div1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Mod2\"" {  } { { "setInit.vhd" "Mod2" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 105 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|setInit:inner4\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|setInit:inner4\|Add6\"" {  } { { "setInit.vhd" "Add6" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 106 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Div2\"" {  } { { "setInit.vhd" "Div2" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|setInit:inner4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|setInit:inner4\|Add0\"" {  } { { "setInit.vhd" "Add0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Mod0\"" {  } { { "setInit.vhd" "Mod0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 65 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|setInit:inner4\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|setInit:inner4\|Add1\"" {  } { { "setInit.vhd" "Add1" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 66 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:u6\|setInit:inner4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:u6\|setInit:inner4\|Div0\"" {  } { { "setInit.vhd" "Div0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:u6\|frequencyDivider:inner1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:u6\|frequencyDivider:inner1\|Add0\"" {  } { { "frequencyDivider.vhd" "Add0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "short_or_long:u4\|frequencyDivider:inner1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"short_or_long:u4\|frequencyDivider:inner1\|Add0\"" {  } { { "frequencyDivider.vhd" "Add0" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0 " "Info: Instantiated megafunction \"counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0\|alt_counter_f10ke:wysi_counter counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"counter:u6\|hourCountDown:inner6\|lpm_counter:hour_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "remove_jitter:u2\|lpm_counter:key_h_rtl_1 " "Info: Elaborated megafunction instantiation \"remove_jitter:u2\|lpm_counter:key_h_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remove_jitter:u2\|lpm_counter:key_h_rtl_1 " "Info: Instantiated megafunction \"remove_jitter:u2\|lpm_counter:key_h_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "remove_jitter:u2\|lpm_counter:key_h_rtl_1\|alt_counter_f10ke:wysi_counter remove_jitter:u2\|lpm_counter:key_h_rtl_1 " "Info: Elaborated megafunction instantiation \"remove_jitter:u2\|lpm_counter:key_h_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"remove_jitter:u2\|lpm_counter:key_h_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|jitter:inner2\|lpm_counter:key_h_rtl_5 " "Info: Elaborated megafunction instantiation \"counter:u6\|jitter:inner2\|lpm_counter:key_h_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|jitter:inner2\|lpm_counter:key_h_rtl_5 " "Info: Instantiated megafunction \"counter:u6\|jitter:inner2\|lpm_counter:key_h_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "short_or_long:u4\|press_time:inner2\|lpm_counter:num_rtl_9 " "Info: Elaborated megafunction instantiation \"short_or_long:u4\|press_time:inner2\|lpm_counter:num_rtl_9\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_or_long:u4\|press_time:inner2\|lpm_counter:num_rtl_9 " "Info: Instantiated megafunction \"short_or_long:u4\|press_time:inner2\|lpm_counter:num_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"counter:u6\|minuteCountDown:inner5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "minuteCountDown.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/minuteCountDown.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|setInit:inner4\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\"" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|setInit:inner4\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 87 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ol.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ol " "Info: Found entity 1: lpm_divide_0ol" {  } { { "db/lpm_divide_0ol.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_divide_0ol.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mie " "Info: Found entity 1: alt_u_div_mie" {  } { { "db/alt_u_div_mie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_mie.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_j7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_k7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n7c " "Info: Found entity 1: add_sub_n7c" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_o7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o7c " "Info: Found entity 1: add_sub_o7c" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_p7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p7c " "Info: Found entity 1: add_sub_p7c" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\"" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs counter:u6\|setInit:inner4\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|setInit:inner4\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_divide:Div1\"" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|setInit:inner4\|lpm_divide:Div1 " "Info: Instantiated megafunction \"counter:u6\|setInit:inner4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ldo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ldo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ldo " "Info: Found entity 1: lpm_divide_ldo" {  } { { "db/lpm_divide_ldo.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_divide_ldo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4ag.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4ag " "Info: Found entity 1: abs_divider_4ag" {  } { { "db/abs_divider_4ag.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/abs_divider_4ag.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_nie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nie " "Info: Found entity 1: alt_u_div_nie" {  } { { "db/alt_u_div_nie.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/alt_u_div_nie.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ed9 " "Info: Found entity 1: lpm_abs_ed9" {  } { { "db/lpm_abs_ed9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_id9 " "Info: Found entity 1: lpm_abs_id9" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ive.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ive " "Info: Found entity 1: add_sub_ive" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eve " "Info: Found entity 1: add_sub_eve" {  } { { "db/add_sub_eve.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_eve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\"" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs counter:u6\|setInit:inner4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\"" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\"" {  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:u6\|frequencyDivider:inner1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "frequencyDivider.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/frequencyDivider.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "setInit.vhd" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/setInit.vhd" 52 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "108 " "Warning: Ignored 108 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANIN_HDR" "27 " "Warning: Ignored 27 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" of type CARRY_SUM" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[5\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" of type CARRY_SUM" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[4\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[3\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[2\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANIN" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[1\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" of type CARRY_SUM" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "81 " "Warning: Ignored 81 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~30\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~26\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[2\]~29\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~31\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[4\]~35\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~39\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[3\]~43\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~23\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~58\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[1\]~62\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~52\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~53 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~53\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~54\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~2 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~2\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~5 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~5\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~8 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~8\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~14 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~14\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~17 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~17\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~21 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~21\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~25 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~25\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~29 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~29\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~33\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~37 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~37\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~41 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~41\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~64 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~64\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~49 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~49\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~45 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~45\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~65 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~65\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~66 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~66\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~53\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~54\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[2\]~27\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_6\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~54\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[1\]~33\" of type LUT" {  } { { "db/add_sub_ive.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_8\|add_sub_cella\[1\]\" of type CARRY_SUM" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~55\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_7\|add_sub_cella\[5\]~56\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~59 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~59\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~60 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~60\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~61 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~61\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~62 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod1\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~62\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~58\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[5\]~22\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" of type CARRY_SUM" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~59 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~59\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~11\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~19\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~27\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~35\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~43\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~64 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~64\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~65 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~65\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~66 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Mod2\|lpm_divide_0ol:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_mie:divider\|add_sub_p7c:add_sub_6\|add_sub_cella\[6\]~66\" of type LUT" {  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_p7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_p7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~32\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[5\]~19\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\" of type LUT" {  } { { "db/add_sub_o7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~33\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~34\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69 " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|cs2a\[6\]~69\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~23\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~20\" of type LUT" {  } { { "db/add_sub_n7c.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 31 6 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~1\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2 " "Warning: Node \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|lpm_abs_id9:my_abs_num\|result_tmp\[6\]~2\" of type LUT" {  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "db/lpm_abs_id9.tdf" "" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/lpm_abs_id9.tdf" 32 12 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "short_or_long:u4\|press_time:inner2\|temp\[1\] " "Info: Register \"short_or_long:u4\|press_time:inner2\|temp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "short_or_long:u4\|press_time:inner2\|temp\[0\] " "Info: Register \"short_or_long:u4\|press_time:inner2\|temp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~19" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~21" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~19" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~21" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~19\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~19" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|add_sub_ive:compl_add_quot\|add_sub_cella\[0\]~21\"" {  } { { "db/add_sub_ive.tdf" "add_sub_cella\[0\]~21" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_ive.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~11" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~13" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~15" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~17" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~11" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~13" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~15" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~17" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~11\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~11" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~13\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[4\]~13" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~15\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~15" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[1\]~17\"" {  } { { "db/add_sub_n7c.tdf" "add_sub_cella\[1\]~17" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~47" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div0\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~51" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~47" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div1\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~51" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~47\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~47" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_divide:Div2\|lpm_divide_ldo:auto_generated\|abs_divider_4ag:divider\|alt_u_div_nie:divider\|add_sub_o7c:add_sub_5\|add_sub_cella\[1\]~51\"" {  } { { "db/add_sub_o7c.tdf" "add_sub_cella\[1\]~51" { Text "D:/VHDL_demo/new_version/1月3号最终调试版/countDownTimer(boss_version)/db/add_sub_o7c.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~45 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~45\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~45" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~49 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~49\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~49" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~51" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~55" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~51\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~51" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 " "Info (17048): Logic cell \"counter:u6\|setInit:inner4\|lpm_add_sub:Add6\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[1\]~55" { Text "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "732 " "Info: Implemented 732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Info: Implemented 717 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 343 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 16:17:09 2018 " "Info: Processing ended: Thu Jan 04 16:17:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
