// Seed: 3834682098
module module_0 (
    output tri id_0,
    output uwire id_1,
    output wire id_2
    , id_36,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14,
    input wire id_15,
    input supply1 id_16,
    output tri id_17,
    input tri0 id_18,
    input wor id_19,
    input wand id_20,
    input tri0 id_21,
    input tri id_22,
    input uwire id_23,
    output uwire id_24,
    input tri id_25,
    output tri1 id_26,
    output uwire id_27,
    output tri0 id_28,
    output tri id_29,
    input uwire id_30,
    output wand id_31,
    input wand id_32,
    input supply1 id_33,
    output supply0 id_34
);
  assign id_26 = 1 ? 1 : 1 ? id_30 : 1;
  assign id_0  = id_10;
endmodule
module module_1 (
    input wire id_0
    , id_12,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9
    , id_13,
    output tri1 id_10
);
  always @(id_0) #0;
  module_0(
      id_7,
      id_7,
      id_10,
      id_5,
      id_2,
      id_7,
      id_9,
      id_10,
      id_6,
      id_8,
      id_1,
      id_0,
      id_6,
      id_7,
      id_8,
      id_0,
      id_1,
      id_7,
      id_8,
      id_2,
      id_6,
      id_1,
      id_0,
      id_1,
      id_10,
      id_3,
      id_7,
      id_10,
      id_7,
      id_10,
      id_4,
      id_7,
      id_5,
      id_9,
      id_10
  );
endmodule
