// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_intg_rdc_8to4,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.762000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1130,HLS_SYN_LUT=1487}" *)

module app_intg_rdc_8to4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_intg_rdc_8to4_V_dout,
        reset_app_intg_rdc_8to4_V_empty_n,
        reset_app_intg_rdc_8to4_V_read,
        app_intg_rdc_input_8to4_V_overlap_0_dout,
        app_intg_rdc_input_8to4_V_overlap_0_empty_n,
        app_intg_rdc_input_8to4_V_overlap_0_read,
        app_intg_rdc_input_8to4_V_overlap_1_dout,
        app_intg_rdc_input_8to4_V_overlap_1_empty_n,
        app_intg_rdc_input_8to4_V_overlap_1_read,
        app_intg_rdc_input_8to4_V_overlap_2_dout,
        app_intg_rdc_input_8to4_V_overlap_2_empty_n,
        app_intg_rdc_input_8to4_V_overlap_2_read,
        app_intg_rdc_input_8to4_V_overlap_3_dout,
        app_intg_rdc_input_8to4_V_overlap_3_empty_n,
        app_intg_rdc_input_8to4_V_overlap_3_read,
        app_intg_rdc_input_8to4_V_overlap_4_dout,
        app_intg_rdc_input_8to4_V_overlap_4_empty_n,
        app_intg_rdc_input_8to4_V_overlap_4_read,
        app_intg_rdc_input_8to4_V_overlap_5_dout,
        app_intg_rdc_input_8to4_V_overlap_5_empty_n,
        app_intg_rdc_input_8to4_V_overlap_5_read,
        app_intg_rdc_input_8to4_V_overlap_6_dout,
        app_intg_rdc_input_8to4_V_overlap_6_empty_n,
        app_intg_rdc_input_8to4_V_overlap_6_read,
        app_intg_rdc_input_8to4_V_overlap_7_dout,
        app_intg_rdc_input_8to4_V_overlap_7_empty_n,
        app_intg_rdc_input_8to4_V_overlap_7_read,
        app_intg_rdc_input_8to4_V_record_0_dout,
        app_intg_rdc_input_8to4_V_record_0_empty_n,
        app_intg_rdc_input_8to4_V_record_0_read,
        app_intg_rdc_input_8to4_V_record_1_dout,
        app_intg_rdc_input_8to4_V_record_1_empty_n,
        app_intg_rdc_input_8to4_V_record_1_read,
        app_intg_rdc_input_8to4_V_record_2_dout,
        app_intg_rdc_input_8to4_V_record_2_empty_n,
        app_intg_rdc_input_8to4_V_record_2_read,
        app_intg_rdc_input_8to4_V_record_3_dout,
        app_intg_rdc_input_8to4_V_record_3_empty_n,
        app_intg_rdc_input_8to4_V_record_3_read,
        app_intg_rdc_input_8to4_V_record_4_dout,
        app_intg_rdc_input_8to4_V_record_4_empty_n,
        app_intg_rdc_input_8to4_V_record_4_read,
        app_intg_rdc_input_8to4_V_record_5_dout,
        app_intg_rdc_input_8to4_V_record_5_empty_n,
        app_intg_rdc_input_8to4_V_record_5_read,
        app_intg_rdc_input_8to4_V_record_6_dout,
        app_intg_rdc_input_8to4_V_record_6_empty_n,
        app_intg_rdc_input_8to4_V_record_6_read,
        app_intg_rdc_input_8to4_V_record_7_dout,
        app_intg_rdc_input_8to4_V_record_7_empty_n,
        app_intg_rdc_input_8to4_V_record_7_read,
        app_intg_rdc_input_8to4_V_record_8_dout,
        app_intg_rdc_input_8to4_V_record_8_empty_n,
        app_intg_rdc_input_8to4_V_record_8_read,
        app_intg_rdc_input_8to4_V_record_9_dout,
        app_intg_rdc_input_8to4_V_record_9_empty_n,
        app_intg_rdc_input_8to4_V_record_9_read,
        app_intg_rdc_input_8to4_V_record_10_dout,
        app_intg_rdc_input_8to4_V_record_10_empty_n,
        app_intg_rdc_input_8to4_V_record_10_read,
        app_intg_rdc_input_8to4_V_record_11_dout,
        app_intg_rdc_input_8to4_V_record_11_empty_n,
        app_intg_rdc_input_8to4_V_record_11_read,
        app_intg_rdc_input_8to4_V_record_12_dout,
        app_intg_rdc_input_8to4_V_record_12_empty_n,
        app_intg_rdc_input_8to4_V_record_12_read,
        app_intg_rdc_input_8to4_V_record_13_dout,
        app_intg_rdc_input_8to4_V_record_13_empty_n,
        app_intg_rdc_input_8to4_V_record_13_read,
        app_intg_rdc_input_8to4_V_record_14_dout,
        app_intg_rdc_input_8to4_V_record_14_empty_n,
        app_intg_rdc_input_8to4_V_record_14_read,
        app_intg_rdc_input_8to4_V_record_15_dout,
        app_intg_rdc_input_8to4_V_record_15_empty_n,
        app_intg_rdc_input_8to4_V_record_15_read,
        app_intg_rdc_input_8to4_V_record_16_dout,
        app_intg_rdc_input_8to4_V_record_16_empty_n,
        app_intg_rdc_input_8to4_V_record_16_read,
        app_intg_rdc_input_8to4_V_record_17_dout,
        app_intg_rdc_input_8to4_V_record_17_empty_n,
        app_intg_rdc_input_8to4_V_record_17_read,
        app_intg_rdc_input_8to4_V_record_18_dout,
        app_intg_rdc_input_8to4_V_record_18_empty_n,
        app_intg_rdc_input_8to4_V_record_18_read,
        app_intg_rdc_input_8to4_V_record_19_dout,
        app_intg_rdc_input_8to4_V_record_19_empty_n,
        app_intg_rdc_input_8to4_V_record_19_read,
        app_intg_rdc_input_8to4_V_record_20_dout,
        app_intg_rdc_input_8to4_V_record_20_empty_n,
        app_intg_rdc_input_8to4_V_record_20_read,
        app_intg_rdc_input_8to4_V_record_21_dout,
        app_intg_rdc_input_8to4_V_record_21_empty_n,
        app_intg_rdc_input_8to4_V_record_21_read,
        app_intg_rdc_input_8to4_V_record_22_dout,
        app_intg_rdc_input_8to4_V_record_22_empty_n,
        app_intg_rdc_input_8to4_V_record_22_read,
        app_intg_rdc_input_8to4_V_record_23_dout,
        app_intg_rdc_input_8to4_V_record_23_empty_n,
        app_intg_rdc_input_8to4_V_record_23_read,
        app_intg_rdc_input_8to4_V_record_24_dout,
        app_intg_rdc_input_8to4_V_record_24_empty_n,
        app_intg_rdc_input_8to4_V_record_24_read,
        app_intg_rdc_input_8to4_V_record_25_dout,
        app_intg_rdc_input_8to4_V_record_25_empty_n,
        app_intg_rdc_input_8to4_V_record_25_read,
        app_intg_rdc_input_8to4_V_record_26_dout,
        app_intg_rdc_input_8to4_V_record_26_empty_n,
        app_intg_rdc_input_8to4_V_record_26_read,
        app_intg_rdc_input_8to4_V_record_27_dout,
        app_intg_rdc_input_8to4_V_record_27_empty_n,
        app_intg_rdc_input_8to4_V_record_27_read,
        app_intg_rdc_input_8to4_V_record_28_dout,
        app_intg_rdc_input_8to4_V_record_28_empty_n,
        app_intg_rdc_input_8to4_V_record_28_read,
        app_intg_rdc_input_8to4_V_record_29_dout,
        app_intg_rdc_input_8to4_V_record_29_empty_n,
        app_intg_rdc_input_8to4_V_record_29_read,
        app_intg_rdc_input_8to4_V_record_30_dout,
        app_intg_rdc_input_8to4_V_record_30_empty_n,
        app_intg_rdc_input_8to4_V_record_30_read,
        app_intg_rdc_input_8to4_V_record_31_dout,
        app_intg_rdc_input_8to4_V_record_31_empty_n,
        app_intg_rdc_input_8to4_V_record_31_read,
        app_intg_rdc_input_8to4_V_record_32_dout,
        app_intg_rdc_input_8to4_V_record_32_empty_n,
        app_intg_rdc_input_8to4_V_record_32_read,
        app_intg_rdc_input_8to4_V_record_33_dout,
        app_intg_rdc_input_8to4_V_record_33_empty_n,
        app_intg_rdc_input_8to4_V_record_33_read,
        app_intg_rdc_input_8to4_V_record_34_dout,
        app_intg_rdc_input_8to4_V_record_34_empty_n,
        app_intg_rdc_input_8to4_V_record_34_read,
        app_intg_rdc_input_8to4_V_record_35_dout,
        app_intg_rdc_input_8to4_V_record_35_empty_n,
        app_intg_rdc_input_8to4_V_record_35_read,
        app_intg_rdc_input_8to4_V_record_36_dout,
        app_intg_rdc_input_8to4_V_record_36_empty_n,
        app_intg_rdc_input_8to4_V_record_36_read,
        app_intg_rdc_input_8to4_V_record_37_dout,
        app_intg_rdc_input_8to4_V_record_37_empty_n,
        app_intg_rdc_input_8to4_V_record_37_read,
        app_intg_rdc_input_8to4_V_record_38_dout,
        app_intg_rdc_input_8to4_V_record_38_empty_n,
        app_intg_rdc_input_8to4_V_record_38_read,
        app_intg_rdc_input_8to4_V_record_39_dout,
        app_intg_rdc_input_8to4_V_record_39_empty_n,
        app_intg_rdc_input_8to4_V_record_39_read,
        app_intg_rdc_input_8to4_V_record_40_dout,
        app_intg_rdc_input_8to4_V_record_40_empty_n,
        app_intg_rdc_input_8to4_V_record_40_read,
        app_intg_rdc_input_8to4_V_record_41_dout,
        app_intg_rdc_input_8to4_V_record_41_empty_n,
        app_intg_rdc_input_8to4_V_record_41_read,
        app_intg_rdc_input_8to4_V_record_42_dout,
        app_intg_rdc_input_8to4_V_record_42_empty_n,
        app_intg_rdc_input_8to4_V_record_42_read,
        app_intg_rdc_input_8to4_V_record_43_dout,
        app_intg_rdc_input_8to4_V_record_43_empty_n,
        app_intg_rdc_input_8to4_V_record_43_read,
        app_intg_rdc_input_8to4_V_record_44_dout,
        app_intg_rdc_input_8to4_V_record_44_empty_n,
        app_intg_rdc_input_8to4_V_record_44_read,
        app_intg_rdc_input_8to4_V_record_45_dout,
        app_intg_rdc_input_8to4_V_record_45_empty_n,
        app_intg_rdc_input_8to4_V_record_45_read,
        app_intg_rdc_input_8to4_V_record_46_dout,
        app_intg_rdc_input_8to4_V_record_46_empty_n,
        app_intg_rdc_input_8to4_V_record_46_read,
        app_intg_rdc_input_8to4_V_record_47_dout,
        app_intg_rdc_input_8to4_V_record_47_empty_n,
        app_intg_rdc_input_8to4_V_record_47_read,
        app_intg_rdc_input_8to4_V_record_48_dout,
        app_intg_rdc_input_8to4_V_record_48_empty_n,
        app_intg_rdc_input_8to4_V_record_48_read,
        app_intg_rdc_input_8to4_V_record_49_dout,
        app_intg_rdc_input_8to4_V_record_49_empty_n,
        app_intg_rdc_input_8to4_V_record_49_read,
        app_intg_rdc_input_8to4_V_record_50_dout,
        app_intg_rdc_input_8to4_V_record_50_empty_n,
        app_intg_rdc_input_8to4_V_record_50_read,
        app_intg_rdc_input_8to4_V_record_51_dout,
        app_intg_rdc_input_8to4_V_record_51_empty_n,
        app_intg_rdc_input_8to4_V_record_51_read,
        app_intg_rdc_input_8to4_V_record_52_dout,
        app_intg_rdc_input_8to4_V_record_52_empty_n,
        app_intg_rdc_input_8to4_V_record_52_read,
        app_intg_rdc_input_8to4_V_record_53_dout,
        app_intg_rdc_input_8to4_V_record_53_empty_n,
        app_intg_rdc_input_8to4_V_record_53_read,
        app_intg_rdc_input_8to4_V_record_54_dout,
        app_intg_rdc_input_8to4_V_record_54_empty_n,
        app_intg_rdc_input_8to4_V_record_54_read,
        app_intg_rdc_input_8to4_V_record_55_dout,
        app_intg_rdc_input_8to4_V_record_55_empty_n,
        app_intg_rdc_input_8to4_V_record_55_read,
        app_intg_rdc_input_8to4_V_record_56_dout,
        app_intg_rdc_input_8to4_V_record_56_empty_n,
        app_intg_rdc_input_8to4_V_record_56_read,
        app_intg_rdc_input_8to4_V_record_57_dout,
        app_intg_rdc_input_8to4_V_record_57_empty_n,
        app_intg_rdc_input_8to4_V_record_57_read,
        app_intg_rdc_input_8to4_V_record_58_dout,
        app_intg_rdc_input_8to4_V_record_58_empty_n,
        app_intg_rdc_input_8to4_V_record_58_read,
        app_intg_rdc_input_8to4_V_record_59_dout,
        app_intg_rdc_input_8to4_V_record_59_empty_n,
        app_intg_rdc_input_8to4_V_record_59_read,
        app_intg_rdc_input_8to4_V_record_60_dout,
        app_intg_rdc_input_8to4_V_record_60_empty_n,
        app_intg_rdc_input_8to4_V_record_60_read,
        app_intg_rdc_input_8to4_V_record_61_dout,
        app_intg_rdc_input_8to4_V_record_61_empty_n,
        app_intg_rdc_input_8to4_V_record_61_read,
        app_intg_rdc_input_8to4_V_record_62_dout,
        app_intg_rdc_input_8to4_V_record_62_empty_n,
        app_intg_rdc_input_8to4_V_record_62_read,
        app_intg_rdc_input_8to4_V_record_63_dout,
        app_intg_rdc_input_8to4_V_record_63_empty_n,
        app_intg_rdc_input_8to4_V_record_63_read,
        app_intg_rdc_input_8to4_V_valid_dout,
        app_intg_rdc_input_8to4_V_valid_empty_n,
        app_intg_rdc_input_8to4_V_valid_read,
        app_intg_rdc_input_8to4_V_eop_dout,
        app_intg_rdc_input_8to4_V_eop_empty_n,
        app_intg_rdc_input_8to4_V_eop_read,
        app_intg_rdc_input_4to2_V_overlap_0_din,
        app_intg_rdc_input_4to2_V_overlap_0_full_n,
        app_intg_rdc_input_4to2_V_overlap_0_write,
        app_intg_rdc_input_4to2_V_overlap_1_din,
        app_intg_rdc_input_4to2_V_overlap_1_full_n,
        app_intg_rdc_input_4to2_V_overlap_1_write,
        app_intg_rdc_input_4to2_V_overlap_2_din,
        app_intg_rdc_input_4to2_V_overlap_2_full_n,
        app_intg_rdc_input_4to2_V_overlap_2_write,
        app_intg_rdc_input_4to2_V_overlap_3_din,
        app_intg_rdc_input_4to2_V_overlap_3_full_n,
        app_intg_rdc_input_4to2_V_overlap_3_write,
        app_intg_rdc_input_4to2_V_record_0_din,
        app_intg_rdc_input_4to2_V_record_0_full_n,
        app_intg_rdc_input_4to2_V_record_0_write,
        app_intg_rdc_input_4to2_V_record_1_din,
        app_intg_rdc_input_4to2_V_record_1_full_n,
        app_intg_rdc_input_4to2_V_record_1_write,
        app_intg_rdc_input_4to2_V_record_2_din,
        app_intg_rdc_input_4to2_V_record_2_full_n,
        app_intg_rdc_input_4to2_V_record_2_write,
        app_intg_rdc_input_4to2_V_record_3_din,
        app_intg_rdc_input_4to2_V_record_3_full_n,
        app_intg_rdc_input_4to2_V_record_3_write,
        app_intg_rdc_input_4to2_V_record_4_din,
        app_intg_rdc_input_4to2_V_record_4_full_n,
        app_intg_rdc_input_4to2_V_record_4_write,
        app_intg_rdc_input_4to2_V_record_5_din,
        app_intg_rdc_input_4to2_V_record_5_full_n,
        app_intg_rdc_input_4to2_V_record_5_write,
        app_intg_rdc_input_4to2_V_record_6_din,
        app_intg_rdc_input_4to2_V_record_6_full_n,
        app_intg_rdc_input_4to2_V_record_6_write,
        app_intg_rdc_input_4to2_V_record_7_din,
        app_intg_rdc_input_4to2_V_record_7_full_n,
        app_intg_rdc_input_4to2_V_record_7_write,
        app_intg_rdc_input_4to2_V_record_8_din,
        app_intg_rdc_input_4to2_V_record_8_full_n,
        app_intg_rdc_input_4to2_V_record_8_write,
        app_intg_rdc_input_4to2_V_record_9_din,
        app_intg_rdc_input_4to2_V_record_9_full_n,
        app_intg_rdc_input_4to2_V_record_9_write,
        app_intg_rdc_input_4to2_V_record_10_din,
        app_intg_rdc_input_4to2_V_record_10_full_n,
        app_intg_rdc_input_4to2_V_record_10_write,
        app_intg_rdc_input_4to2_V_record_11_din,
        app_intg_rdc_input_4to2_V_record_11_full_n,
        app_intg_rdc_input_4to2_V_record_11_write,
        app_intg_rdc_input_4to2_V_record_12_din,
        app_intg_rdc_input_4to2_V_record_12_full_n,
        app_intg_rdc_input_4to2_V_record_12_write,
        app_intg_rdc_input_4to2_V_record_13_din,
        app_intg_rdc_input_4to2_V_record_13_full_n,
        app_intg_rdc_input_4to2_V_record_13_write,
        app_intg_rdc_input_4to2_V_record_14_din,
        app_intg_rdc_input_4to2_V_record_14_full_n,
        app_intg_rdc_input_4to2_V_record_14_write,
        app_intg_rdc_input_4to2_V_record_15_din,
        app_intg_rdc_input_4to2_V_record_15_full_n,
        app_intg_rdc_input_4to2_V_record_15_write,
        app_intg_rdc_input_4to2_V_record_16_din,
        app_intg_rdc_input_4to2_V_record_16_full_n,
        app_intg_rdc_input_4to2_V_record_16_write,
        app_intg_rdc_input_4to2_V_record_17_din,
        app_intg_rdc_input_4to2_V_record_17_full_n,
        app_intg_rdc_input_4to2_V_record_17_write,
        app_intg_rdc_input_4to2_V_record_18_din,
        app_intg_rdc_input_4to2_V_record_18_full_n,
        app_intg_rdc_input_4to2_V_record_18_write,
        app_intg_rdc_input_4to2_V_record_19_din,
        app_intg_rdc_input_4to2_V_record_19_full_n,
        app_intg_rdc_input_4to2_V_record_19_write,
        app_intg_rdc_input_4to2_V_record_20_din,
        app_intg_rdc_input_4to2_V_record_20_full_n,
        app_intg_rdc_input_4to2_V_record_20_write,
        app_intg_rdc_input_4to2_V_record_21_din,
        app_intg_rdc_input_4to2_V_record_21_full_n,
        app_intg_rdc_input_4to2_V_record_21_write,
        app_intg_rdc_input_4to2_V_record_22_din,
        app_intg_rdc_input_4to2_V_record_22_full_n,
        app_intg_rdc_input_4to2_V_record_22_write,
        app_intg_rdc_input_4to2_V_record_23_din,
        app_intg_rdc_input_4to2_V_record_23_full_n,
        app_intg_rdc_input_4to2_V_record_23_write,
        app_intg_rdc_input_4to2_V_record_24_din,
        app_intg_rdc_input_4to2_V_record_24_full_n,
        app_intg_rdc_input_4to2_V_record_24_write,
        app_intg_rdc_input_4to2_V_record_25_din,
        app_intg_rdc_input_4to2_V_record_25_full_n,
        app_intg_rdc_input_4to2_V_record_25_write,
        app_intg_rdc_input_4to2_V_record_26_din,
        app_intg_rdc_input_4to2_V_record_26_full_n,
        app_intg_rdc_input_4to2_V_record_26_write,
        app_intg_rdc_input_4to2_V_record_27_din,
        app_intg_rdc_input_4to2_V_record_27_full_n,
        app_intg_rdc_input_4to2_V_record_27_write,
        app_intg_rdc_input_4to2_V_record_28_din,
        app_intg_rdc_input_4to2_V_record_28_full_n,
        app_intg_rdc_input_4to2_V_record_28_write,
        app_intg_rdc_input_4to2_V_record_29_din,
        app_intg_rdc_input_4to2_V_record_29_full_n,
        app_intg_rdc_input_4to2_V_record_29_write,
        app_intg_rdc_input_4to2_V_record_30_din,
        app_intg_rdc_input_4to2_V_record_30_full_n,
        app_intg_rdc_input_4to2_V_record_30_write,
        app_intg_rdc_input_4to2_V_record_31_din,
        app_intg_rdc_input_4to2_V_record_31_full_n,
        app_intg_rdc_input_4to2_V_record_31_write,
        app_intg_rdc_input_4to2_V_record_32_din,
        app_intg_rdc_input_4to2_V_record_32_full_n,
        app_intg_rdc_input_4to2_V_record_32_write,
        app_intg_rdc_input_4to2_V_record_33_din,
        app_intg_rdc_input_4to2_V_record_33_full_n,
        app_intg_rdc_input_4to2_V_record_33_write,
        app_intg_rdc_input_4to2_V_record_34_din,
        app_intg_rdc_input_4to2_V_record_34_full_n,
        app_intg_rdc_input_4to2_V_record_34_write,
        app_intg_rdc_input_4to2_V_record_35_din,
        app_intg_rdc_input_4to2_V_record_35_full_n,
        app_intg_rdc_input_4to2_V_record_35_write,
        app_intg_rdc_input_4to2_V_record_36_din,
        app_intg_rdc_input_4to2_V_record_36_full_n,
        app_intg_rdc_input_4to2_V_record_36_write,
        app_intg_rdc_input_4to2_V_record_37_din,
        app_intg_rdc_input_4to2_V_record_37_full_n,
        app_intg_rdc_input_4to2_V_record_37_write,
        app_intg_rdc_input_4to2_V_record_38_din,
        app_intg_rdc_input_4to2_V_record_38_full_n,
        app_intg_rdc_input_4to2_V_record_38_write,
        app_intg_rdc_input_4to2_V_record_39_din,
        app_intg_rdc_input_4to2_V_record_39_full_n,
        app_intg_rdc_input_4to2_V_record_39_write,
        app_intg_rdc_input_4to2_V_record_40_din,
        app_intg_rdc_input_4to2_V_record_40_full_n,
        app_intg_rdc_input_4to2_V_record_40_write,
        app_intg_rdc_input_4to2_V_record_41_din,
        app_intg_rdc_input_4to2_V_record_41_full_n,
        app_intg_rdc_input_4to2_V_record_41_write,
        app_intg_rdc_input_4to2_V_record_42_din,
        app_intg_rdc_input_4to2_V_record_42_full_n,
        app_intg_rdc_input_4to2_V_record_42_write,
        app_intg_rdc_input_4to2_V_record_43_din,
        app_intg_rdc_input_4to2_V_record_43_full_n,
        app_intg_rdc_input_4to2_V_record_43_write,
        app_intg_rdc_input_4to2_V_record_44_din,
        app_intg_rdc_input_4to2_V_record_44_full_n,
        app_intg_rdc_input_4to2_V_record_44_write,
        app_intg_rdc_input_4to2_V_record_45_din,
        app_intg_rdc_input_4to2_V_record_45_full_n,
        app_intg_rdc_input_4to2_V_record_45_write,
        app_intg_rdc_input_4to2_V_record_46_din,
        app_intg_rdc_input_4to2_V_record_46_full_n,
        app_intg_rdc_input_4to2_V_record_46_write,
        app_intg_rdc_input_4to2_V_record_47_din,
        app_intg_rdc_input_4to2_V_record_47_full_n,
        app_intg_rdc_input_4to2_V_record_47_write,
        app_intg_rdc_input_4to2_V_record_48_din,
        app_intg_rdc_input_4to2_V_record_48_full_n,
        app_intg_rdc_input_4to2_V_record_48_write,
        app_intg_rdc_input_4to2_V_record_49_din,
        app_intg_rdc_input_4to2_V_record_49_full_n,
        app_intg_rdc_input_4to2_V_record_49_write,
        app_intg_rdc_input_4to2_V_record_50_din,
        app_intg_rdc_input_4to2_V_record_50_full_n,
        app_intg_rdc_input_4to2_V_record_50_write,
        app_intg_rdc_input_4to2_V_record_51_din,
        app_intg_rdc_input_4to2_V_record_51_full_n,
        app_intg_rdc_input_4to2_V_record_51_write,
        app_intg_rdc_input_4to2_V_record_52_din,
        app_intg_rdc_input_4to2_V_record_52_full_n,
        app_intg_rdc_input_4to2_V_record_52_write,
        app_intg_rdc_input_4to2_V_record_53_din,
        app_intg_rdc_input_4to2_V_record_53_full_n,
        app_intg_rdc_input_4to2_V_record_53_write,
        app_intg_rdc_input_4to2_V_record_54_din,
        app_intg_rdc_input_4to2_V_record_54_full_n,
        app_intg_rdc_input_4to2_V_record_54_write,
        app_intg_rdc_input_4to2_V_record_55_din,
        app_intg_rdc_input_4to2_V_record_55_full_n,
        app_intg_rdc_input_4to2_V_record_55_write,
        app_intg_rdc_input_4to2_V_record_56_din,
        app_intg_rdc_input_4to2_V_record_56_full_n,
        app_intg_rdc_input_4to2_V_record_56_write,
        app_intg_rdc_input_4to2_V_record_57_din,
        app_intg_rdc_input_4to2_V_record_57_full_n,
        app_intg_rdc_input_4to2_V_record_57_write,
        app_intg_rdc_input_4to2_V_record_58_din,
        app_intg_rdc_input_4to2_V_record_58_full_n,
        app_intg_rdc_input_4to2_V_record_58_write,
        app_intg_rdc_input_4to2_V_record_59_din,
        app_intg_rdc_input_4to2_V_record_59_full_n,
        app_intg_rdc_input_4to2_V_record_59_write,
        app_intg_rdc_input_4to2_V_record_60_din,
        app_intg_rdc_input_4to2_V_record_60_full_n,
        app_intg_rdc_input_4to2_V_record_60_write,
        app_intg_rdc_input_4to2_V_record_61_din,
        app_intg_rdc_input_4to2_V_record_61_full_n,
        app_intg_rdc_input_4to2_V_record_61_write,
        app_intg_rdc_input_4to2_V_record_62_din,
        app_intg_rdc_input_4to2_V_record_62_full_n,
        app_intg_rdc_input_4to2_V_record_62_write,
        app_intg_rdc_input_4to2_V_record_63_din,
        app_intg_rdc_input_4to2_V_record_63_full_n,
        app_intg_rdc_input_4to2_V_record_63_write,
        app_intg_rdc_input_4to2_V_valid_din,
        app_intg_rdc_input_4to2_V_valid_full_n,
        app_intg_rdc_input_4to2_V_valid_write,
        app_intg_rdc_input_4to2_V_eop_din,
        app_intg_rdc_input_4to2_V_eop_full_n,
        app_intg_rdc_input_4to2_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_intg_rdc_8to4_V_dout;
input   reset_app_intg_rdc_8to4_V_empty_n;
output   reset_app_intg_rdc_8to4_V_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_0_dout;
input   app_intg_rdc_input_8to4_V_overlap_0_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_0_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_1_dout;
input   app_intg_rdc_input_8to4_V_overlap_1_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_1_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_2_dout;
input   app_intg_rdc_input_8to4_V_overlap_2_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_2_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_3_dout;
input   app_intg_rdc_input_8to4_V_overlap_3_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_3_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_4_dout;
input   app_intg_rdc_input_8to4_V_overlap_4_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_4_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_5_dout;
input   app_intg_rdc_input_8to4_V_overlap_5_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_5_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_6_dout;
input   app_intg_rdc_input_8to4_V_overlap_6_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_6_read;
input  [7:0] app_intg_rdc_input_8to4_V_overlap_7_dout;
input   app_intg_rdc_input_8to4_V_overlap_7_empty_n;
output   app_intg_rdc_input_8to4_V_overlap_7_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_0_dout;
input   app_intg_rdc_input_8to4_V_record_0_empty_n;
output   app_intg_rdc_input_8to4_V_record_0_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_1_dout;
input   app_intg_rdc_input_8to4_V_record_1_empty_n;
output   app_intg_rdc_input_8to4_V_record_1_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_2_dout;
input   app_intg_rdc_input_8to4_V_record_2_empty_n;
output   app_intg_rdc_input_8to4_V_record_2_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_3_dout;
input   app_intg_rdc_input_8to4_V_record_3_empty_n;
output   app_intg_rdc_input_8to4_V_record_3_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_4_dout;
input   app_intg_rdc_input_8to4_V_record_4_empty_n;
output   app_intg_rdc_input_8to4_V_record_4_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_5_dout;
input   app_intg_rdc_input_8to4_V_record_5_empty_n;
output   app_intg_rdc_input_8to4_V_record_5_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_6_dout;
input   app_intg_rdc_input_8to4_V_record_6_empty_n;
output   app_intg_rdc_input_8to4_V_record_6_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_7_dout;
input   app_intg_rdc_input_8to4_V_record_7_empty_n;
output   app_intg_rdc_input_8to4_V_record_7_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_8_dout;
input   app_intg_rdc_input_8to4_V_record_8_empty_n;
output   app_intg_rdc_input_8to4_V_record_8_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_9_dout;
input   app_intg_rdc_input_8to4_V_record_9_empty_n;
output   app_intg_rdc_input_8to4_V_record_9_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_10_dout;
input   app_intg_rdc_input_8to4_V_record_10_empty_n;
output   app_intg_rdc_input_8to4_V_record_10_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_11_dout;
input   app_intg_rdc_input_8to4_V_record_11_empty_n;
output   app_intg_rdc_input_8to4_V_record_11_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_12_dout;
input   app_intg_rdc_input_8to4_V_record_12_empty_n;
output   app_intg_rdc_input_8to4_V_record_12_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_13_dout;
input   app_intg_rdc_input_8to4_V_record_13_empty_n;
output   app_intg_rdc_input_8to4_V_record_13_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_14_dout;
input   app_intg_rdc_input_8to4_V_record_14_empty_n;
output   app_intg_rdc_input_8to4_V_record_14_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_15_dout;
input   app_intg_rdc_input_8to4_V_record_15_empty_n;
output   app_intg_rdc_input_8to4_V_record_15_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_16_dout;
input   app_intg_rdc_input_8to4_V_record_16_empty_n;
output   app_intg_rdc_input_8to4_V_record_16_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_17_dout;
input   app_intg_rdc_input_8to4_V_record_17_empty_n;
output   app_intg_rdc_input_8to4_V_record_17_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_18_dout;
input   app_intg_rdc_input_8to4_V_record_18_empty_n;
output   app_intg_rdc_input_8to4_V_record_18_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_19_dout;
input   app_intg_rdc_input_8to4_V_record_19_empty_n;
output   app_intg_rdc_input_8to4_V_record_19_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_20_dout;
input   app_intg_rdc_input_8to4_V_record_20_empty_n;
output   app_intg_rdc_input_8to4_V_record_20_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_21_dout;
input   app_intg_rdc_input_8to4_V_record_21_empty_n;
output   app_intg_rdc_input_8to4_V_record_21_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_22_dout;
input   app_intg_rdc_input_8to4_V_record_22_empty_n;
output   app_intg_rdc_input_8to4_V_record_22_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_23_dout;
input   app_intg_rdc_input_8to4_V_record_23_empty_n;
output   app_intg_rdc_input_8to4_V_record_23_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_24_dout;
input   app_intg_rdc_input_8to4_V_record_24_empty_n;
output   app_intg_rdc_input_8to4_V_record_24_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_25_dout;
input   app_intg_rdc_input_8to4_V_record_25_empty_n;
output   app_intg_rdc_input_8to4_V_record_25_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_26_dout;
input   app_intg_rdc_input_8to4_V_record_26_empty_n;
output   app_intg_rdc_input_8to4_V_record_26_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_27_dout;
input   app_intg_rdc_input_8to4_V_record_27_empty_n;
output   app_intg_rdc_input_8to4_V_record_27_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_28_dout;
input   app_intg_rdc_input_8to4_V_record_28_empty_n;
output   app_intg_rdc_input_8to4_V_record_28_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_29_dout;
input   app_intg_rdc_input_8to4_V_record_29_empty_n;
output   app_intg_rdc_input_8to4_V_record_29_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_30_dout;
input   app_intg_rdc_input_8to4_V_record_30_empty_n;
output   app_intg_rdc_input_8to4_V_record_30_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_31_dout;
input   app_intg_rdc_input_8to4_V_record_31_empty_n;
output   app_intg_rdc_input_8to4_V_record_31_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_32_dout;
input   app_intg_rdc_input_8to4_V_record_32_empty_n;
output   app_intg_rdc_input_8to4_V_record_32_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_33_dout;
input   app_intg_rdc_input_8to4_V_record_33_empty_n;
output   app_intg_rdc_input_8to4_V_record_33_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_34_dout;
input   app_intg_rdc_input_8to4_V_record_34_empty_n;
output   app_intg_rdc_input_8to4_V_record_34_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_35_dout;
input   app_intg_rdc_input_8to4_V_record_35_empty_n;
output   app_intg_rdc_input_8to4_V_record_35_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_36_dout;
input   app_intg_rdc_input_8to4_V_record_36_empty_n;
output   app_intg_rdc_input_8to4_V_record_36_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_37_dout;
input   app_intg_rdc_input_8to4_V_record_37_empty_n;
output   app_intg_rdc_input_8to4_V_record_37_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_38_dout;
input   app_intg_rdc_input_8to4_V_record_38_empty_n;
output   app_intg_rdc_input_8to4_V_record_38_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_39_dout;
input   app_intg_rdc_input_8to4_V_record_39_empty_n;
output   app_intg_rdc_input_8to4_V_record_39_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_40_dout;
input   app_intg_rdc_input_8to4_V_record_40_empty_n;
output   app_intg_rdc_input_8to4_V_record_40_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_41_dout;
input   app_intg_rdc_input_8to4_V_record_41_empty_n;
output   app_intg_rdc_input_8to4_V_record_41_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_42_dout;
input   app_intg_rdc_input_8to4_V_record_42_empty_n;
output   app_intg_rdc_input_8to4_V_record_42_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_43_dout;
input   app_intg_rdc_input_8to4_V_record_43_empty_n;
output   app_intg_rdc_input_8to4_V_record_43_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_44_dout;
input   app_intg_rdc_input_8to4_V_record_44_empty_n;
output   app_intg_rdc_input_8to4_V_record_44_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_45_dout;
input   app_intg_rdc_input_8to4_V_record_45_empty_n;
output   app_intg_rdc_input_8to4_V_record_45_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_46_dout;
input   app_intg_rdc_input_8to4_V_record_46_empty_n;
output   app_intg_rdc_input_8to4_V_record_46_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_47_dout;
input   app_intg_rdc_input_8to4_V_record_47_empty_n;
output   app_intg_rdc_input_8to4_V_record_47_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_48_dout;
input   app_intg_rdc_input_8to4_V_record_48_empty_n;
output   app_intg_rdc_input_8to4_V_record_48_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_49_dout;
input   app_intg_rdc_input_8to4_V_record_49_empty_n;
output   app_intg_rdc_input_8to4_V_record_49_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_50_dout;
input   app_intg_rdc_input_8to4_V_record_50_empty_n;
output   app_intg_rdc_input_8to4_V_record_50_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_51_dout;
input   app_intg_rdc_input_8to4_V_record_51_empty_n;
output   app_intg_rdc_input_8to4_V_record_51_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_52_dout;
input   app_intg_rdc_input_8to4_V_record_52_empty_n;
output   app_intg_rdc_input_8to4_V_record_52_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_53_dout;
input   app_intg_rdc_input_8to4_V_record_53_empty_n;
output   app_intg_rdc_input_8to4_V_record_53_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_54_dout;
input   app_intg_rdc_input_8to4_V_record_54_empty_n;
output   app_intg_rdc_input_8to4_V_record_54_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_55_dout;
input   app_intg_rdc_input_8to4_V_record_55_empty_n;
output   app_intg_rdc_input_8to4_V_record_55_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_56_dout;
input   app_intg_rdc_input_8to4_V_record_56_empty_n;
output   app_intg_rdc_input_8to4_V_record_56_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_57_dout;
input   app_intg_rdc_input_8to4_V_record_57_empty_n;
output   app_intg_rdc_input_8to4_V_record_57_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_58_dout;
input   app_intg_rdc_input_8to4_V_record_58_empty_n;
output   app_intg_rdc_input_8to4_V_record_58_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_59_dout;
input   app_intg_rdc_input_8to4_V_record_59_empty_n;
output   app_intg_rdc_input_8to4_V_record_59_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_60_dout;
input   app_intg_rdc_input_8to4_V_record_60_empty_n;
output   app_intg_rdc_input_8to4_V_record_60_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_61_dout;
input   app_intg_rdc_input_8to4_V_record_61_empty_n;
output   app_intg_rdc_input_8to4_V_record_61_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_62_dout;
input   app_intg_rdc_input_8to4_V_record_62_empty_n;
output   app_intg_rdc_input_8to4_V_record_62_read;
input  [7:0] app_intg_rdc_input_8to4_V_record_63_dout;
input   app_intg_rdc_input_8to4_V_record_63_empty_n;
output   app_intg_rdc_input_8to4_V_record_63_read;
input   app_intg_rdc_input_8to4_V_valid_dout;
input   app_intg_rdc_input_8to4_V_valid_empty_n;
output   app_intg_rdc_input_8to4_V_valid_read;
input   app_intg_rdc_input_8to4_V_eop_dout;
input   app_intg_rdc_input_8to4_V_eop_empty_n;
output   app_intg_rdc_input_8to4_V_eop_read;
output  [7:0] app_intg_rdc_input_4to2_V_overlap_0_din;
input   app_intg_rdc_input_4to2_V_overlap_0_full_n;
output   app_intg_rdc_input_4to2_V_overlap_0_write;
output  [7:0] app_intg_rdc_input_4to2_V_overlap_1_din;
input   app_intg_rdc_input_4to2_V_overlap_1_full_n;
output   app_intg_rdc_input_4to2_V_overlap_1_write;
output  [7:0] app_intg_rdc_input_4to2_V_overlap_2_din;
input   app_intg_rdc_input_4to2_V_overlap_2_full_n;
output   app_intg_rdc_input_4to2_V_overlap_2_write;
output  [7:0] app_intg_rdc_input_4to2_V_overlap_3_din;
input   app_intg_rdc_input_4to2_V_overlap_3_full_n;
output   app_intg_rdc_input_4to2_V_overlap_3_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_0_din;
input   app_intg_rdc_input_4to2_V_record_0_full_n;
output   app_intg_rdc_input_4to2_V_record_0_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_1_din;
input   app_intg_rdc_input_4to2_V_record_1_full_n;
output   app_intg_rdc_input_4to2_V_record_1_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_2_din;
input   app_intg_rdc_input_4to2_V_record_2_full_n;
output   app_intg_rdc_input_4to2_V_record_2_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_3_din;
input   app_intg_rdc_input_4to2_V_record_3_full_n;
output   app_intg_rdc_input_4to2_V_record_3_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_4_din;
input   app_intg_rdc_input_4to2_V_record_4_full_n;
output   app_intg_rdc_input_4to2_V_record_4_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_5_din;
input   app_intg_rdc_input_4to2_V_record_5_full_n;
output   app_intg_rdc_input_4to2_V_record_5_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_6_din;
input   app_intg_rdc_input_4to2_V_record_6_full_n;
output   app_intg_rdc_input_4to2_V_record_6_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_7_din;
input   app_intg_rdc_input_4to2_V_record_7_full_n;
output   app_intg_rdc_input_4to2_V_record_7_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_8_din;
input   app_intg_rdc_input_4to2_V_record_8_full_n;
output   app_intg_rdc_input_4to2_V_record_8_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_9_din;
input   app_intg_rdc_input_4to2_V_record_9_full_n;
output   app_intg_rdc_input_4to2_V_record_9_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_10_din;
input   app_intg_rdc_input_4to2_V_record_10_full_n;
output   app_intg_rdc_input_4to2_V_record_10_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_11_din;
input   app_intg_rdc_input_4to2_V_record_11_full_n;
output   app_intg_rdc_input_4to2_V_record_11_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_12_din;
input   app_intg_rdc_input_4to2_V_record_12_full_n;
output   app_intg_rdc_input_4to2_V_record_12_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_13_din;
input   app_intg_rdc_input_4to2_V_record_13_full_n;
output   app_intg_rdc_input_4to2_V_record_13_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_14_din;
input   app_intg_rdc_input_4to2_V_record_14_full_n;
output   app_intg_rdc_input_4to2_V_record_14_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_15_din;
input   app_intg_rdc_input_4to2_V_record_15_full_n;
output   app_intg_rdc_input_4to2_V_record_15_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_16_din;
input   app_intg_rdc_input_4to2_V_record_16_full_n;
output   app_intg_rdc_input_4to2_V_record_16_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_17_din;
input   app_intg_rdc_input_4to2_V_record_17_full_n;
output   app_intg_rdc_input_4to2_V_record_17_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_18_din;
input   app_intg_rdc_input_4to2_V_record_18_full_n;
output   app_intg_rdc_input_4to2_V_record_18_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_19_din;
input   app_intg_rdc_input_4to2_V_record_19_full_n;
output   app_intg_rdc_input_4to2_V_record_19_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_20_din;
input   app_intg_rdc_input_4to2_V_record_20_full_n;
output   app_intg_rdc_input_4to2_V_record_20_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_21_din;
input   app_intg_rdc_input_4to2_V_record_21_full_n;
output   app_intg_rdc_input_4to2_V_record_21_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_22_din;
input   app_intg_rdc_input_4to2_V_record_22_full_n;
output   app_intg_rdc_input_4to2_V_record_22_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_23_din;
input   app_intg_rdc_input_4to2_V_record_23_full_n;
output   app_intg_rdc_input_4to2_V_record_23_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_24_din;
input   app_intg_rdc_input_4to2_V_record_24_full_n;
output   app_intg_rdc_input_4to2_V_record_24_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_25_din;
input   app_intg_rdc_input_4to2_V_record_25_full_n;
output   app_intg_rdc_input_4to2_V_record_25_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_26_din;
input   app_intg_rdc_input_4to2_V_record_26_full_n;
output   app_intg_rdc_input_4to2_V_record_26_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_27_din;
input   app_intg_rdc_input_4to2_V_record_27_full_n;
output   app_intg_rdc_input_4to2_V_record_27_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_28_din;
input   app_intg_rdc_input_4to2_V_record_28_full_n;
output   app_intg_rdc_input_4to2_V_record_28_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_29_din;
input   app_intg_rdc_input_4to2_V_record_29_full_n;
output   app_intg_rdc_input_4to2_V_record_29_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_30_din;
input   app_intg_rdc_input_4to2_V_record_30_full_n;
output   app_intg_rdc_input_4to2_V_record_30_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_31_din;
input   app_intg_rdc_input_4to2_V_record_31_full_n;
output   app_intg_rdc_input_4to2_V_record_31_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_32_din;
input   app_intg_rdc_input_4to2_V_record_32_full_n;
output   app_intg_rdc_input_4to2_V_record_32_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_33_din;
input   app_intg_rdc_input_4to2_V_record_33_full_n;
output   app_intg_rdc_input_4to2_V_record_33_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_34_din;
input   app_intg_rdc_input_4to2_V_record_34_full_n;
output   app_intg_rdc_input_4to2_V_record_34_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_35_din;
input   app_intg_rdc_input_4to2_V_record_35_full_n;
output   app_intg_rdc_input_4to2_V_record_35_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_36_din;
input   app_intg_rdc_input_4to2_V_record_36_full_n;
output   app_intg_rdc_input_4to2_V_record_36_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_37_din;
input   app_intg_rdc_input_4to2_V_record_37_full_n;
output   app_intg_rdc_input_4to2_V_record_37_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_38_din;
input   app_intg_rdc_input_4to2_V_record_38_full_n;
output   app_intg_rdc_input_4to2_V_record_38_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_39_din;
input   app_intg_rdc_input_4to2_V_record_39_full_n;
output   app_intg_rdc_input_4to2_V_record_39_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_40_din;
input   app_intg_rdc_input_4to2_V_record_40_full_n;
output   app_intg_rdc_input_4to2_V_record_40_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_41_din;
input   app_intg_rdc_input_4to2_V_record_41_full_n;
output   app_intg_rdc_input_4to2_V_record_41_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_42_din;
input   app_intg_rdc_input_4to2_V_record_42_full_n;
output   app_intg_rdc_input_4to2_V_record_42_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_43_din;
input   app_intg_rdc_input_4to2_V_record_43_full_n;
output   app_intg_rdc_input_4to2_V_record_43_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_44_din;
input   app_intg_rdc_input_4to2_V_record_44_full_n;
output   app_intg_rdc_input_4to2_V_record_44_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_45_din;
input   app_intg_rdc_input_4to2_V_record_45_full_n;
output   app_intg_rdc_input_4to2_V_record_45_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_46_din;
input   app_intg_rdc_input_4to2_V_record_46_full_n;
output   app_intg_rdc_input_4to2_V_record_46_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_47_din;
input   app_intg_rdc_input_4to2_V_record_47_full_n;
output   app_intg_rdc_input_4to2_V_record_47_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_48_din;
input   app_intg_rdc_input_4to2_V_record_48_full_n;
output   app_intg_rdc_input_4to2_V_record_48_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_49_din;
input   app_intg_rdc_input_4to2_V_record_49_full_n;
output   app_intg_rdc_input_4to2_V_record_49_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_50_din;
input   app_intg_rdc_input_4to2_V_record_50_full_n;
output   app_intg_rdc_input_4to2_V_record_50_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_51_din;
input   app_intg_rdc_input_4to2_V_record_51_full_n;
output   app_intg_rdc_input_4to2_V_record_51_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_52_din;
input   app_intg_rdc_input_4to2_V_record_52_full_n;
output   app_intg_rdc_input_4to2_V_record_52_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_53_din;
input   app_intg_rdc_input_4to2_V_record_53_full_n;
output   app_intg_rdc_input_4to2_V_record_53_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_54_din;
input   app_intg_rdc_input_4to2_V_record_54_full_n;
output   app_intg_rdc_input_4to2_V_record_54_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_55_din;
input   app_intg_rdc_input_4to2_V_record_55_full_n;
output   app_intg_rdc_input_4to2_V_record_55_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_56_din;
input   app_intg_rdc_input_4to2_V_record_56_full_n;
output   app_intg_rdc_input_4to2_V_record_56_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_57_din;
input   app_intg_rdc_input_4to2_V_record_57_full_n;
output   app_intg_rdc_input_4to2_V_record_57_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_58_din;
input   app_intg_rdc_input_4to2_V_record_58_full_n;
output   app_intg_rdc_input_4to2_V_record_58_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_59_din;
input   app_intg_rdc_input_4to2_V_record_59_full_n;
output   app_intg_rdc_input_4to2_V_record_59_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_60_din;
input   app_intg_rdc_input_4to2_V_record_60_full_n;
output   app_intg_rdc_input_4to2_V_record_60_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_61_din;
input   app_intg_rdc_input_4to2_V_record_61_full_n;
output   app_intg_rdc_input_4to2_V_record_61_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_62_din;
input   app_intg_rdc_input_4to2_V_record_62_full_n;
output   app_intg_rdc_input_4to2_V_record_62_write;
output  [7:0] app_intg_rdc_input_4to2_V_record_63_din;
input   app_intg_rdc_input_4to2_V_record_63_full_n;
output   app_intg_rdc_input_4to2_V_record_63_write;
output   app_intg_rdc_input_4to2_V_valid_din;
input   app_intg_rdc_input_4to2_V_valid_full_n;
output   app_intg_rdc_input_4to2_V_valid_write;
output   app_intg_rdc_input_4to2_V_eop_din;
input   app_intg_rdc_input_4to2_V_eop_full_n;
output   app_intg_rdc_input_4to2_V_eop_write;

reg ap_idle;
reg reset_app_intg_rdc_8to4_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_intg_rdc_input_4to2_V_overlap_0_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_2722;
reg   [0:0] empty_n_3_reg_4569;
reg   [0:0] empty_n_2_reg_4573;
reg    app_intg_rdc_input_4to2_V_overlap_1_blk_n;
reg    app_intg_rdc_input_4to2_V_overlap_2_blk_n;
reg    app_intg_rdc_input_4to2_V_overlap_3_blk_n;
reg    app_intg_rdc_input_4to2_V_record_0_blk_n;
reg    app_intg_rdc_input_4to2_V_record_1_blk_n;
reg    app_intg_rdc_input_4to2_V_record_2_blk_n;
reg    app_intg_rdc_input_4to2_V_record_3_blk_n;
reg    app_intg_rdc_input_4to2_V_record_4_blk_n;
reg    app_intg_rdc_input_4to2_V_record_5_blk_n;
reg    app_intg_rdc_input_4to2_V_record_6_blk_n;
reg    app_intg_rdc_input_4to2_V_record_7_blk_n;
reg    app_intg_rdc_input_4to2_V_record_8_blk_n;
reg    app_intg_rdc_input_4to2_V_record_9_blk_n;
reg    app_intg_rdc_input_4to2_V_record_10_blk_n;
reg    app_intg_rdc_input_4to2_V_record_11_blk_n;
reg    app_intg_rdc_input_4to2_V_record_12_blk_n;
reg    app_intg_rdc_input_4to2_V_record_13_blk_n;
reg    app_intg_rdc_input_4to2_V_record_14_blk_n;
reg    app_intg_rdc_input_4to2_V_record_15_blk_n;
reg    app_intg_rdc_input_4to2_V_record_16_blk_n;
reg    app_intg_rdc_input_4to2_V_record_17_blk_n;
reg    app_intg_rdc_input_4to2_V_record_18_blk_n;
reg    app_intg_rdc_input_4to2_V_record_19_blk_n;
reg    app_intg_rdc_input_4to2_V_record_20_blk_n;
reg    app_intg_rdc_input_4to2_V_record_21_blk_n;
reg    app_intg_rdc_input_4to2_V_record_22_blk_n;
reg    app_intg_rdc_input_4to2_V_record_23_blk_n;
reg    app_intg_rdc_input_4to2_V_record_24_blk_n;
reg    app_intg_rdc_input_4to2_V_record_25_blk_n;
reg    app_intg_rdc_input_4to2_V_record_26_blk_n;
reg    app_intg_rdc_input_4to2_V_record_27_blk_n;
reg    app_intg_rdc_input_4to2_V_record_28_blk_n;
reg    app_intg_rdc_input_4to2_V_record_29_blk_n;
reg    app_intg_rdc_input_4to2_V_record_30_blk_n;
reg    app_intg_rdc_input_4to2_V_record_31_blk_n;
reg    app_intg_rdc_input_4to2_V_record_32_blk_n;
reg    app_intg_rdc_input_4to2_V_record_33_blk_n;
reg    app_intg_rdc_input_4to2_V_record_34_blk_n;
reg    app_intg_rdc_input_4to2_V_record_35_blk_n;
reg    app_intg_rdc_input_4to2_V_record_36_blk_n;
reg    app_intg_rdc_input_4to2_V_record_37_blk_n;
reg    app_intg_rdc_input_4to2_V_record_38_blk_n;
reg    app_intg_rdc_input_4to2_V_record_39_blk_n;
reg    app_intg_rdc_input_4to2_V_record_40_blk_n;
reg    app_intg_rdc_input_4to2_V_record_41_blk_n;
reg    app_intg_rdc_input_4to2_V_record_42_blk_n;
reg    app_intg_rdc_input_4to2_V_record_43_blk_n;
reg    app_intg_rdc_input_4to2_V_record_44_blk_n;
reg    app_intg_rdc_input_4to2_V_record_45_blk_n;
reg    app_intg_rdc_input_4to2_V_record_46_blk_n;
reg    app_intg_rdc_input_4to2_V_record_47_blk_n;
reg    app_intg_rdc_input_4to2_V_record_48_blk_n;
reg    app_intg_rdc_input_4to2_V_record_49_blk_n;
reg    app_intg_rdc_input_4to2_V_record_50_blk_n;
reg    app_intg_rdc_input_4to2_V_record_51_blk_n;
reg    app_intg_rdc_input_4to2_V_record_52_blk_n;
reg    app_intg_rdc_input_4to2_V_record_53_blk_n;
reg    app_intg_rdc_input_4to2_V_record_54_blk_n;
reg    app_intg_rdc_input_4to2_V_record_55_blk_n;
reg    app_intg_rdc_input_4to2_V_record_56_blk_n;
reg    app_intg_rdc_input_4to2_V_record_57_blk_n;
reg    app_intg_rdc_input_4to2_V_record_58_blk_n;
reg    app_intg_rdc_input_4to2_V_record_59_blk_n;
reg    app_intg_rdc_input_4to2_V_record_60_blk_n;
reg    app_intg_rdc_input_4to2_V_record_61_blk_n;
reg    app_intg_rdc_input_4to2_V_record_62_blk_n;
reg    app_intg_rdc_input_4to2_V_record_63_blk_n;
reg    app_intg_rdc_input_4to2_V_valid_blk_n;
reg    app_intg_rdc_input_4to2_V_eop_blk_n;
reg   [0:0] reset_3_reg_2744;
wire   [0:0] empty_n_3_fu_2764_p1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    app_intg_rdc_input_4to2_V_eop1_status;
reg    ap_predicate_op605_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] reset_phi_fu_2726_p4;
wire   [0:0] empty_n_2_fu_2769_p1;
reg   [7:0] tmp_record_0_3_reg_4577;
reg   [7:0] tmp_record_1_3_reg_4582;
reg   [7:0] tmp_record_2_3_reg_4587;
reg   [7:0] tmp_record_3_3_reg_4592;
reg   [7:0] tmp_record_4_3_reg_4597;
reg   [7:0] tmp_record_5_3_reg_4602;
reg   [7:0] tmp_record_6_3_reg_4607;
reg   [7:0] tmp_record_7_3_reg_4612;
reg   [7:0] tmp_record_8_3_reg_4617;
reg   [7:0] tmp_record_9_3_reg_4622;
reg   [7:0] tmp_record_10_3_reg_4627;
reg   [7:0] tmp_record_11_3_reg_4632;
reg   [7:0] tmp_record_12_3_reg_4637;
reg   [7:0] tmp_record_13_3_reg_4642;
reg   [7:0] tmp_record_14_3_reg_4647;
reg   [7:0] tmp_record_15_3_reg_4652;
reg   [7:0] tmp_record_16_3_reg_4657;
reg   [7:0] tmp_record_17_3_reg_4662;
reg   [7:0] tmp_record_18_3_reg_4667;
reg   [7:0] tmp_record_19_3_reg_4672;
reg   [7:0] tmp_record_20_3_reg_4677;
reg   [7:0] tmp_record_21_3_reg_4682;
reg   [7:0] tmp_record_22_3_reg_4687;
reg   [7:0] tmp_record_23_3_reg_4692;
reg   [7:0] tmp_record_24_3_reg_4697;
reg   [7:0] tmp_record_25_3_reg_4702;
reg   [7:0] tmp_record_26_3_reg_4707;
reg   [7:0] tmp_record_27_3_reg_4712;
reg   [7:0] tmp_record_28_3_reg_4717;
reg   [7:0] tmp_record_29_3_reg_4722;
reg   [7:0] tmp_record_30_3_reg_4727;
reg   [7:0] tmp_record_31_3_reg_4732;
reg   [7:0] tmp_record_32_3_reg_4737;
reg   [7:0] tmp_record_33_3_reg_4742;
reg   [7:0] tmp_record_34_3_reg_4747;
reg   [7:0] tmp_record_35_3_reg_4752;
reg   [7:0] tmp_record_36_3_reg_4757;
reg   [7:0] tmp_record_37_3_reg_4762;
reg   [7:0] tmp_record_38_3_reg_4767;
reg   [7:0] tmp_record_39_3_reg_4772;
reg   [7:0] tmp_record_40_3_reg_4777;
reg   [7:0] tmp_record_41_3_reg_4782;
reg   [7:0] tmp_record_42_3_reg_4787;
reg   [7:0] tmp_record_43_3_reg_4792;
reg   [7:0] tmp_record_44_3_reg_4797;
reg   [7:0] tmp_record_45_3_reg_4802;
reg   [7:0] tmp_record_46_3_reg_4807;
reg   [7:0] tmp_record_47_3_reg_4812;
reg   [7:0] tmp_record_48_3_reg_4817;
reg   [7:0] tmp_record_49_3_reg_4822;
reg   [7:0] tmp_record_50_3_reg_4827;
reg   [7:0] tmp_record_51_3_reg_4832;
reg   [7:0] tmp_record_52_3_reg_4837;
reg   [7:0] tmp_record_53_3_reg_4842;
reg   [7:0] tmp_record_54_3_reg_4847;
reg   [7:0] tmp_record_55_3_reg_4852;
reg   [7:0] tmp_record_56_3_reg_4857;
reg   [7:0] tmp_record_57_3_reg_4862;
reg   [7:0] tmp_record_58_3_reg_4867;
reg   [7:0] tmp_record_59_3_reg_4872;
reg   [7:0] tmp_record_60_3_reg_4877;
reg   [7:0] tmp_record_61_3_reg_4882;
reg   [7:0] tmp_record_62_3_reg_4887;
reg   [7:0] tmp_record_63_3_reg_4892;
reg   [0:0] tmp_valid_reg_4897;
reg   [0:0] tmp_eop_reg_4970;
wire   [7:0] record_out_overlap_0_fu_3069_p2;
reg   [7:0] record_out_overlap_0_reg_4975;
wire   [7:0] record_out_overlap_1_fu_3075_p2;
reg   [7:0] record_out_overlap_1_reg_4980;
wire   [7:0] record_out_overlap_2_fu_3081_p2;
reg   [7:0] record_out_overlap_2_reg_4985;
wire   [7:0] record_out_overlap_3_fu_3087_p2;
reg   [7:0] record_out_overlap_3_reg_4990;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_1_reg_2734;
reg   [0:0] reset_1_phi_fu_2737_p4;
wire   [0:0] p_reset_1_fu_3114_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_3_reg_2744;
reg    app_intg_rdc_input_8to4_V_eop0_update;
reg    ap_condition_909;
wire   [0:0] grp_nbread_fu_2356_p75_0;
reg    app_intg_rdc_input_4to2_V_eop1_update;
wire   [7:0] record_out_overlap_0_2_fu_3807_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] record_out_overlap_1_2_fu_3800_p3;
wire   [7:0] record_out_overlap_2_2_fu_3793_p3;
wire   [7:0] record_out_overlap_3_2_fu_3786_p3;
wire   [7:0] record_out_record_0_fu_3779_p3;
wire   [7:0] record_out_record_1_fu_3772_p3;
wire   [7:0] record_out_record_2_fu_3765_p3;
wire   [7:0] record_out_record_3_fu_3758_p3;
wire   [7:0] record_out_record_4_fu_3751_p3;
wire   [7:0] record_out_record_5_fu_3744_p3;
wire   [7:0] record_out_record_6_fu_3737_p3;
wire   [7:0] record_out_record_7_fu_3730_p3;
wire   [7:0] record_out_record_8_fu_3723_p3;
wire   [7:0] record_out_record_9_fu_3716_p3;
wire   [7:0] record_out_record_10_fu_3709_p3;
wire   [7:0] record_out_record_11_fu_3702_p3;
wire   [7:0] record_out_record_12_fu_3695_p3;
wire   [7:0] record_out_record_13_fu_3688_p3;
wire   [7:0] record_out_record_14_fu_3681_p3;
wire   [7:0] record_out_record_15_fu_3674_p3;
wire   [7:0] record_out_record_16_fu_3667_p3;
wire   [7:0] record_out_record_17_fu_3660_p3;
wire   [7:0] record_out_record_18_fu_3653_p3;
wire   [7:0] record_out_record_19_fu_3646_p3;
wire   [7:0] record_out_record_20_fu_3639_p3;
wire   [7:0] record_out_record_21_fu_3632_p3;
wire   [7:0] record_out_record_22_fu_3625_p3;
wire   [7:0] record_out_record_23_fu_3618_p3;
wire   [7:0] record_out_record_24_fu_3611_p3;
wire   [7:0] record_out_record_25_fu_3604_p3;
wire   [7:0] record_out_record_26_fu_3597_p3;
wire   [7:0] record_out_record_27_fu_3590_p3;
wire   [7:0] record_out_record_28_fu_3583_p3;
wire   [7:0] record_out_record_29_fu_3576_p3;
wire   [7:0] record_out_record_30_fu_3569_p3;
wire   [7:0] record_out_record_31_fu_3562_p3;
wire   [7:0] record_out_record_32_fu_3555_p3;
wire   [7:0] record_out_record_33_fu_3548_p3;
wire   [7:0] record_out_record_34_fu_3541_p3;
wire   [7:0] record_out_record_35_fu_3534_p3;
wire   [7:0] record_out_record_36_fu_3527_p3;
wire   [7:0] record_out_record_37_fu_3520_p3;
wire   [7:0] record_out_record_38_fu_3513_p3;
wire   [7:0] record_out_record_39_fu_3506_p3;
wire   [7:0] record_out_record_40_fu_3499_p3;
wire   [7:0] record_out_record_41_fu_3492_p3;
wire   [7:0] record_out_record_42_fu_3485_p3;
wire   [7:0] record_out_record_43_fu_3478_p3;
wire   [7:0] record_out_record_44_fu_3471_p3;
wire   [7:0] record_out_record_45_fu_3464_p3;
wire   [7:0] record_out_record_46_fu_3457_p3;
wire   [7:0] record_out_record_47_fu_3450_p3;
wire   [7:0] record_out_record_48_fu_3443_p3;
wire   [7:0] record_out_record_49_fu_3436_p3;
wire   [7:0] record_out_record_50_fu_3429_p3;
wire   [7:0] record_out_record_51_fu_3422_p3;
wire   [7:0] record_out_record_52_fu_3415_p3;
wire   [7:0] record_out_record_53_fu_3408_p3;
wire   [7:0] record_out_record_54_fu_3401_p3;
wire   [7:0] record_out_record_55_fu_3394_p3;
wire   [7:0] record_out_record_56_fu_3387_p3;
wire   [7:0] record_out_record_57_fu_3380_p3;
wire   [7:0] record_out_record_58_fu_3373_p3;
wire   [7:0] record_out_record_59_fu_3366_p3;
wire   [7:0] record_out_record_60_fu_3359_p3;
wire   [7:0] record_out_record_61_fu_3352_p3;
wire   [7:0] record_out_record_62_fu_3345_p3;
wire   [7:0] record_out_record_63_fu_3338_p3;
reg   [31:0] reset_cnt_fu_2074;
wire   [31:0] p_s_fu_3121_p3;
reg   [7:0] tmp_overlap_0_fu_2078;
reg   [7:0] tmp_overlap_1_fu_2082;
reg   [7:0] tmp_overlap_2_fu_2086;
reg   [7:0] tmp_overlap_3_fu_2090;
reg   [7:0] tmp_record_0_fu_2094;
reg   [7:0] tmp_record_1_fu_2098;
reg   [7:0] tmp_record_2_fu_2102;
reg   [7:0] tmp_record_3_fu_2106;
reg   [7:0] tmp_record_4_fu_2110;
reg   [7:0] tmp_record_5_fu_2114;
reg   [7:0] tmp_record_6_fu_2118;
reg   [7:0] tmp_record_7_fu_2122;
reg   [7:0] tmp_record_8_fu_2126;
reg   [7:0] tmp_record_9_fu_2130;
reg   [7:0] tmp_record_10_fu_2134;
reg   [7:0] tmp_record_11_fu_2138;
reg   [7:0] tmp_record_12_fu_2142;
reg   [7:0] tmp_record_13_fu_2146;
reg   [7:0] tmp_record_14_fu_2150;
reg   [7:0] tmp_record_15_fu_2154;
reg   [7:0] tmp_record_16_fu_2158;
reg   [7:0] tmp_record_17_fu_2162;
reg   [7:0] tmp_record_18_fu_2166;
reg   [7:0] tmp_record_19_fu_2170;
reg   [7:0] tmp_record_20_fu_2174;
reg   [7:0] tmp_record_21_fu_2178;
reg   [7:0] tmp_record_22_fu_2182;
reg   [7:0] tmp_record_23_fu_2186;
reg   [7:0] tmp_record_24_fu_2190;
reg   [7:0] tmp_record_25_fu_2194;
reg   [7:0] tmp_record_26_fu_2198;
reg   [7:0] tmp_record_27_fu_2202;
reg   [7:0] tmp_record_28_fu_2206;
reg   [7:0] tmp_record_29_fu_2210;
reg   [7:0] tmp_record_30_fu_2214;
reg   [7:0] tmp_record_31_fu_2218;
reg   [7:0] tmp_record_32_fu_2222;
reg   [7:0] tmp_record_33_fu_2226;
reg   [7:0] tmp_record_34_fu_2230;
reg   [7:0] tmp_record_35_fu_2234;
reg   [7:0] tmp_record_36_fu_2238;
reg   [7:0] tmp_record_37_fu_2242;
reg   [7:0] tmp_record_38_fu_2246;
reg   [7:0] tmp_record_39_fu_2250;
reg   [7:0] tmp_record_40_fu_2254;
reg   [7:0] tmp_record_41_fu_2258;
reg   [7:0] tmp_record_42_fu_2262;
reg   [7:0] tmp_record_43_fu_2266;
reg   [7:0] tmp_record_44_fu_2270;
reg   [7:0] tmp_record_45_fu_2274;
reg   [7:0] tmp_record_46_fu_2278;
reg   [7:0] tmp_record_47_fu_2282;
reg   [7:0] tmp_record_48_fu_2286;
reg   [7:0] tmp_record_49_fu_2290;
reg   [7:0] tmp_record_50_fu_2294;
reg   [7:0] tmp_record_51_fu_2298;
reg   [7:0] tmp_record_52_fu_2302;
reg   [7:0] tmp_record_53_fu_2306;
reg   [7:0] tmp_record_54_fu_2310;
reg   [7:0] tmp_record_55_fu_2314;
reg   [7:0] tmp_record_56_fu_2318;
reg   [7:0] tmp_record_57_fu_2322;
reg   [7:0] tmp_record_58_fu_2326;
reg   [7:0] tmp_record_59_fu_2330;
reg   [7:0] tmp_record_60_fu_2334;
reg   [7:0] tmp_record_61_fu_2338;
reg   [7:0] tmp_record_62_fu_2342;
reg   [7:0] tmp_record_63_fu_2346;
wire   [31:0] reset_cnt_1_fu_3096_p2;
wire   [0:0] tmp_3_fu_3102_p2;
wire   [0:0] not_s_fu_3108_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_878;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'd0 == empty_n_3_fu_2764_p1) & (1'd1 == empty_n_2_fu_2769_p1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'd0 == empty_n_3_fu_2764_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_2_fu_2769_p1)))) begin
        reset_3_reg_2744 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_2726_p4) | (1'd1 == empty_n_3_fu_2764_p1)))) begin
        reset_3_reg_2744 <= p_reset_1_fu_3114_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        reset_3_reg_2744 <= ap_phi_precharge_reg_pp0_iter0_reset_3_reg_2744;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_2726_p4) | (1'd1 == empty_n_3_fu_2764_p1)))) begin
        reset_cnt_fu_2074 <= p_s_fu_3121_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_cnt_fu_2074 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reset_reg_2722 <= reset_3_reg_2744;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_reg_2722 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'd0 == empty_n_3_fu_2764_p1))) begin
        empty_n_2_reg_4573 <= grp_nbread_fu_2356_p75_0;
        tmp_eop_reg_4970 <= app_intg_rdc_input_8to4_V_eop_dout;
        tmp_record_0_3_reg_4577 <= app_intg_rdc_input_8to4_V_record_0_dout;
        tmp_record_10_3_reg_4627 <= app_intg_rdc_input_8to4_V_record_10_dout;
        tmp_record_11_3_reg_4632 <= app_intg_rdc_input_8to4_V_record_11_dout;
        tmp_record_12_3_reg_4637 <= app_intg_rdc_input_8to4_V_record_12_dout;
        tmp_record_13_3_reg_4642 <= app_intg_rdc_input_8to4_V_record_13_dout;
        tmp_record_14_3_reg_4647 <= app_intg_rdc_input_8to4_V_record_14_dout;
        tmp_record_15_3_reg_4652 <= app_intg_rdc_input_8to4_V_record_15_dout;
        tmp_record_16_3_reg_4657 <= app_intg_rdc_input_8to4_V_record_16_dout;
        tmp_record_17_3_reg_4662 <= app_intg_rdc_input_8to4_V_record_17_dout;
        tmp_record_18_3_reg_4667 <= app_intg_rdc_input_8to4_V_record_18_dout;
        tmp_record_19_3_reg_4672 <= app_intg_rdc_input_8to4_V_record_19_dout;
        tmp_record_1_3_reg_4582 <= app_intg_rdc_input_8to4_V_record_1_dout;
        tmp_record_20_3_reg_4677 <= app_intg_rdc_input_8to4_V_record_20_dout;
        tmp_record_21_3_reg_4682 <= app_intg_rdc_input_8to4_V_record_21_dout;
        tmp_record_22_3_reg_4687 <= app_intg_rdc_input_8to4_V_record_22_dout;
        tmp_record_23_3_reg_4692 <= app_intg_rdc_input_8to4_V_record_23_dout;
        tmp_record_24_3_reg_4697 <= app_intg_rdc_input_8to4_V_record_24_dout;
        tmp_record_25_3_reg_4702 <= app_intg_rdc_input_8to4_V_record_25_dout;
        tmp_record_26_3_reg_4707 <= app_intg_rdc_input_8to4_V_record_26_dout;
        tmp_record_27_3_reg_4712 <= app_intg_rdc_input_8to4_V_record_27_dout;
        tmp_record_28_3_reg_4717 <= app_intg_rdc_input_8to4_V_record_28_dout;
        tmp_record_29_3_reg_4722 <= app_intg_rdc_input_8to4_V_record_29_dout;
        tmp_record_2_3_reg_4587 <= app_intg_rdc_input_8to4_V_record_2_dout;
        tmp_record_30_3_reg_4727 <= app_intg_rdc_input_8to4_V_record_30_dout;
        tmp_record_31_3_reg_4732 <= app_intg_rdc_input_8to4_V_record_31_dout;
        tmp_record_32_3_reg_4737 <= app_intg_rdc_input_8to4_V_record_32_dout;
        tmp_record_33_3_reg_4742 <= app_intg_rdc_input_8to4_V_record_33_dout;
        tmp_record_34_3_reg_4747 <= app_intg_rdc_input_8to4_V_record_34_dout;
        tmp_record_35_3_reg_4752 <= app_intg_rdc_input_8to4_V_record_35_dout;
        tmp_record_36_3_reg_4757 <= app_intg_rdc_input_8to4_V_record_36_dout;
        tmp_record_37_3_reg_4762 <= app_intg_rdc_input_8to4_V_record_37_dout;
        tmp_record_38_3_reg_4767 <= app_intg_rdc_input_8to4_V_record_38_dout;
        tmp_record_39_3_reg_4772 <= app_intg_rdc_input_8to4_V_record_39_dout;
        tmp_record_3_3_reg_4592 <= app_intg_rdc_input_8to4_V_record_3_dout;
        tmp_record_40_3_reg_4777 <= app_intg_rdc_input_8to4_V_record_40_dout;
        tmp_record_41_3_reg_4782 <= app_intg_rdc_input_8to4_V_record_41_dout;
        tmp_record_42_3_reg_4787 <= app_intg_rdc_input_8to4_V_record_42_dout;
        tmp_record_43_3_reg_4792 <= app_intg_rdc_input_8to4_V_record_43_dout;
        tmp_record_44_3_reg_4797 <= app_intg_rdc_input_8to4_V_record_44_dout;
        tmp_record_45_3_reg_4802 <= app_intg_rdc_input_8to4_V_record_45_dout;
        tmp_record_46_3_reg_4807 <= app_intg_rdc_input_8to4_V_record_46_dout;
        tmp_record_47_3_reg_4812 <= app_intg_rdc_input_8to4_V_record_47_dout;
        tmp_record_48_3_reg_4817 <= app_intg_rdc_input_8to4_V_record_48_dout;
        tmp_record_49_3_reg_4822 <= app_intg_rdc_input_8to4_V_record_49_dout;
        tmp_record_4_3_reg_4597 <= app_intg_rdc_input_8to4_V_record_4_dout;
        tmp_record_50_3_reg_4827 <= app_intg_rdc_input_8to4_V_record_50_dout;
        tmp_record_51_3_reg_4832 <= app_intg_rdc_input_8to4_V_record_51_dout;
        tmp_record_52_3_reg_4837 <= app_intg_rdc_input_8to4_V_record_52_dout;
        tmp_record_53_3_reg_4842 <= app_intg_rdc_input_8to4_V_record_53_dout;
        tmp_record_54_3_reg_4847 <= app_intg_rdc_input_8to4_V_record_54_dout;
        tmp_record_55_3_reg_4852 <= app_intg_rdc_input_8to4_V_record_55_dout;
        tmp_record_56_3_reg_4857 <= app_intg_rdc_input_8to4_V_record_56_dout;
        tmp_record_57_3_reg_4862 <= app_intg_rdc_input_8to4_V_record_57_dout;
        tmp_record_58_3_reg_4867 <= app_intg_rdc_input_8to4_V_record_58_dout;
        tmp_record_59_3_reg_4872 <= app_intg_rdc_input_8to4_V_record_59_dout;
        tmp_record_5_3_reg_4602 <= app_intg_rdc_input_8to4_V_record_5_dout;
        tmp_record_60_3_reg_4877 <= app_intg_rdc_input_8to4_V_record_60_dout;
        tmp_record_61_3_reg_4882 <= app_intg_rdc_input_8to4_V_record_61_dout;
        tmp_record_62_3_reg_4887 <= app_intg_rdc_input_8to4_V_record_62_dout;
        tmp_record_63_3_reg_4892 <= app_intg_rdc_input_8to4_V_record_63_dout;
        tmp_record_6_3_reg_4607 <= app_intg_rdc_input_8to4_V_record_6_dout;
        tmp_record_7_3_reg_4612 <= app_intg_rdc_input_8to4_V_record_7_dout;
        tmp_record_8_3_reg_4617 <= app_intg_rdc_input_8to4_V_record_8_dout;
        tmp_record_9_3_reg_4622 <= app_intg_rdc_input_8to4_V_record_9_dout;
        tmp_valid_reg_4897 <= app_intg_rdc_input_8to4_V_valid_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4))) begin
        empty_n_3_reg_4569 <= reset_app_intg_rdc_8to4_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'd0 == empty_n_3_fu_2764_p1) & (1'd1 == empty_n_2_fu_2769_p1))) begin
        record_out_overlap_0_reg_4975 <= record_out_overlap_0_fu_3069_p2;
        record_out_overlap_1_reg_4980 <= record_out_overlap_1_fu_3075_p2;
        record_out_overlap_2_reg_4985 <= record_out_overlap_2_fu_3081_p2;
        record_out_overlap_3_reg_4990 <= record_out_overlap_3_fu_3087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op605_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_overlap_0_fu_2078 <= record_out_overlap_0_2_fu_3807_p3;
        tmp_overlap_1_fu_2082 <= record_out_overlap_1_2_fu_3800_p3;
        tmp_overlap_2_fu_2086 <= record_out_overlap_2_2_fu_3793_p3;
        tmp_overlap_3_fu_2090 <= record_out_overlap_3_2_fu_3786_p3;
        tmp_record_0_fu_2094 <= record_out_record_0_fu_3779_p3;
        tmp_record_10_fu_2134 <= record_out_record_10_fu_3709_p3;
        tmp_record_11_fu_2138 <= record_out_record_11_fu_3702_p3;
        tmp_record_12_fu_2142 <= record_out_record_12_fu_3695_p3;
        tmp_record_13_fu_2146 <= record_out_record_13_fu_3688_p3;
        tmp_record_14_fu_2150 <= record_out_record_14_fu_3681_p3;
        tmp_record_15_fu_2154 <= record_out_record_15_fu_3674_p3;
        tmp_record_16_fu_2158 <= record_out_record_16_fu_3667_p3;
        tmp_record_17_fu_2162 <= record_out_record_17_fu_3660_p3;
        tmp_record_18_fu_2166 <= record_out_record_18_fu_3653_p3;
        tmp_record_19_fu_2170 <= record_out_record_19_fu_3646_p3;
        tmp_record_1_fu_2098 <= record_out_record_1_fu_3772_p3;
        tmp_record_20_fu_2174 <= record_out_record_20_fu_3639_p3;
        tmp_record_21_fu_2178 <= record_out_record_21_fu_3632_p3;
        tmp_record_22_fu_2182 <= record_out_record_22_fu_3625_p3;
        tmp_record_23_fu_2186 <= record_out_record_23_fu_3618_p3;
        tmp_record_24_fu_2190 <= record_out_record_24_fu_3611_p3;
        tmp_record_25_fu_2194 <= record_out_record_25_fu_3604_p3;
        tmp_record_26_fu_2198 <= record_out_record_26_fu_3597_p3;
        tmp_record_27_fu_2202 <= record_out_record_27_fu_3590_p3;
        tmp_record_28_fu_2206 <= record_out_record_28_fu_3583_p3;
        tmp_record_29_fu_2210 <= record_out_record_29_fu_3576_p3;
        tmp_record_2_fu_2102 <= record_out_record_2_fu_3765_p3;
        tmp_record_30_fu_2214 <= record_out_record_30_fu_3569_p3;
        tmp_record_31_fu_2218 <= record_out_record_31_fu_3562_p3;
        tmp_record_32_fu_2222 <= record_out_record_32_fu_3555_p3;
        tmp_record_33_fu_2226 <= record_out_record_33_fu_3548_p3;
        tmp_record_34_fu_2230 <= record_out_record_34_fu_3541_p3;
        tmp_record_35_fu_2234 <= record_out_record_35_fu_3534_p3;
        tmp_record_36_fu_2238 <= record_out_record_36_fu_3527_p3;
        tmp_record_37_fu_2242 <= record_out_record_37_fu_3520_p3;
        tmp_record_38_fu_2246 <= record_out_record_38_fu_3513_p3;
        tmp_record_39_fu_2250 <= record_out_record_39_fu_3506_p3;
        tmp_record_3_fu_2106 <= record_out_record_3_fu_3758_p3;
        tmp_record_40_fu_2254 <= record_out_record_40_fu_3499_p3;
        tmp_record_41_fu_2258 <= record_out_record_41_fu_3492_p3;
        tmp_record_42_fu_2262 <= record_out_record_42_fu_3485_p3;
        tmp_record_43_fu_2266 <= record_out_record_43_fu_3478_p3;
        tmp_record_44_fu_2270 <= record_out_record_44_fu_3471_p3;
        tmp_record_45_fu_2274 <= record_out_record_45_fu_3464_p3;
        tmp_record_46_fu_2278 <= record_out_record_46_fu_3457_p3;
        tmp_record_47_fu_2282 <= record_out_record_47_fu_3450_p3;
        tmp_record_48_fu_2286 <= record_out_record_48_fu_3443_p3;
        tmp_record_49_fu_2290 <= record_out_record_49_fu_3436_p3;
        tmp_record_4_fu_2110 <= record_out_record_4_fu_3751_p3;
        tmp_record_50_fu_2294 <= record_out_record_50_fu_3429_p3;
        tmp_record_51_fu_2298 <= record_out_record_51_fu_3422_p3;
        tmp_record_52_fu_2302 <= record_out_record_52_fu_3415_p3;
        tmp_record_53_fu_2306 <= record_out_record_53_fu_3408_p3;
        tmp_record_54_fu_2310 <= record_out_record_54_fu_3401_p3;
        tmp_record_55_fu_2314 <= record_out_record_55_fu_3394_p3;
        tmp_record_56_fu_2318 <= record_out_record_56_fu_3387_p3;
        tmp_record_57_fu_2322 <= record_out_record_57_fu_3380_p3;
        tmp_record_58_fu_2326 <= record_out_record_58_fu_3373_p3;
        tmp_record_59_fu_2330 <= record_out_record_59_fu_3366_p3;
        tmp_record_5_fu_2114 <= record_out_record_5_fu_3744_p3;
        tmp_record_60_fu_2334 <= record_out_record_60_fu_3359_p3;
        tmp_record_61_fu_2338 <= record_out_record_61_fu_3352_p3;
        tmp_record_62_fu_2342 <= record_out_record_62_fu_3345_p3;
        tmp_record_63_fu_2346 <= record_out_record_63_fu_3338_p3;
        tmp_record_6_fu_2118 <= record_out_record_6_fu_3737_p3;
        tmp_record_7_fu_2122 <= record_out_record_7_fu_3730_p3;
        tmp_record_8_fu_2126 <= record_out_record_8_fu_3723_p3;
        tmp_record_9_fu_2130 <= record_out_record_9_fu_3716_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op605_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_intg_rdc_input_4to2_V_eop1_update = 1'b1;
    end else begin
        app_intg_rdc_input_4to2_V_eop1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_eop_blk_n = app_intg_rdc_input_4to2_V_eop_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_overlap_0_blk_n = app_intg_rdc_input_4to2_V_overlap_0_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_overlap_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_overlap_1_blk_n = app_intg_rdc_input_4to2_V_overlap_1_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_overlap_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_overlap_2_blk_n = app_intg_rdc_input_4to2_V_overlap_2_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_overlap_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_overlap_3_blk_n = app_intg_rdc_input_4to2_V_overlap_3_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_overlap_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_0_blk_n = app_intg_rdc_input_4to2_V_record_0_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_10_blk_n = app_intg_rdc_input_4to2_V_record_10_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_11_blk_n = app_intg_rdc_input_4to2_V_record_11_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_12_blk_n = app_intg_rdc_input_4to2_V_record_12_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_13_blk_n = app_intg_rdc_input_4to2_V_record_13_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_14_blk_n = app_intg_rdc_input_4to2_V_record_14_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_15_blk_n = app_intg_rdc_input_4to2_V_record_15_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_16_blk_n = app_intg_rdc_input_4to2_V_record_16_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_17_blk_n = app_intg_rdc_input_4to2_V_record_17_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_18_blk_n = app_intg_rdc_input_4to2_V_record_18_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_19_blk_n = app_intg_rdc_input_4to2_V_record_19_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_1_blk_n = app_intg_rdc_input_4to2_V_record_1_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_20_blk_n = app_intg_rdc_input_4to2_V_record_20_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_21_blk_n = app_intg_rdc_input_4to2_V_record_21_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_22_blk_n = app_intg_rdc_input_4to2_V_record_22_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_23_blk_n = app_intg_rdc_input_4to2_V_record_23_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_24_blk_n = app_intg_rdc_input_4to2_V_record_24_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_25_blk_n = app_intg_rdc_input_4to2_V_record_25_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_26_blk_n = app_intg_rdc_input_4to2_V_record_26_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_27_blk_n = app_intg_rdc_input_4to2_V_record_27_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_28_blk_n = app_intg_rdc_input_4to2_V_record_28_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_29_blk_n = app_intg_rdc_input_4to2_V_record_29_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_2_blk_n = app_intg_rdc_input_4to2_V_record_2_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_30_blk_n = app_intg_rdc_input_4to2_V_record_30_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_31_blk_n = app_intg_rdc_input_4to2_V_record_31_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_32_blk_n = app_intg_rdc_input_4to2_V_record_32_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_33_blk_n = app_intg_rdc_input_4to2_V_record_33_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_34_blk_n = app_intg_rdc_input_4to2_V_record_34_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_35_blk_n = app_intg_rdc_input_4to2_V_record_35_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_36_blk_n = app_intg_rdc_input_4to2_V_record_36_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_37_blk_n = app_intg_rdc_input_4to2_V_record_37_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_38_blk_n = app_intg_rdc_input_4to2_V_record_38_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_39_blk_n = app_intg_rdc_input_4to2_V_record_39_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_3_blk_n = app_intg_rdc_input_4to2_V_record_3_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_40_blk_n = app_intg_rdc_input_4to2_V_record_40_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_41_blk_n = app_intg_rdc_input_4to2_V_record_41_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_42_blk_n = app_intg_rdc_input_4to2_V_record_42_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_43_blk_n = app_intg_rdc_input_4to2_V_record_43_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_43_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_44_blk_n = app_intg_rdc_input_4to2_V_record_44_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_45_blk_n = app_intg_rdc_input_4to2_V_record_45_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_46_blk_n = app_intg_rdc_input_4to2_V_record_46_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_47_blk_n = app_intg_rdc_input_4to2_V_record_47_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_47_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_48_blk_n = app_intg_rdc_input_4to2_V_record_48_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_49_blk_n = app_intg_rdc_input_4to2_V_record_49_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_49_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_4_blk_n = app_intg_rdc_input_4to2_V_record_4_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_50_blk_n = app_intg_rdc_input_4to2_V_record_50_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_50_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_51_blk_n = app_intg_rdc_input_4to2_V_record_51_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_51_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_52_blk_n = app_intg_rdc_input_4to2_V_record_52_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_52_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_53_blk_n = app_intg_rdc_input_4to2_V_record_53_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_53_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_54_blk_n = app_intg_rdc_input_4to2_V_record_54_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_54_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_55_blk_n = app_intg_rdc_input_4to2_V_record_55_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_55_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_56_blk_n = app_intg_rdc_input_4to2_V_record_56_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_57_blk_n = app_intg_rdc_input_4to2_V_record_57_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_57_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_58_blk_n = app_intg_rdc_input_4to2_V_record_58_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_58_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_59_blk_n = app_intg_rdc_input_4to2_V_record_59_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_59_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_5_blk_n = app_intg_rdc_input_4to2_V_record_5_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_60_blk_n = app_intg_rdc_input_4to2_V_record_60_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_60_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_61_blk_n = app_intg_rdc_input_4to2_V_record_61_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_61_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_62_blk_n = app_intg_rdc_input_4to2_V_record_62_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_62_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_63_blk_n = app_intg_rdc_input_4to2_V_record_63_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_63_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_6_blk_n = app_intg_rdc_input_4to2_V_record_6_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_7_blk_n = app_intg_rdc_input_4to2_V_record_7_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_8_blk_n = app_intg_rdc_input_4to2_V_record_8_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_record_9_blk_n = app_intg_rdc_input_4to2_V_record_9_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_record_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1))) begin
        app_intg_rdc_input_4to2_V_valid_blk_n = app_intg_rdc_input_4to2_V_valid_full_n;
    end else begin
        app_intg_rdc_input_4to2_V_valid_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_2726_p4) | (1'd1 == empty_n_3_fu_2764_p1))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'd0 == empty_n_3_fu_2764_p1) & (1'b1 == ap_enable_reg_pp0_iter0))) & (ap_condition_909 == 1'b1))) begin
        app_intg_rdc_input_8to4_V_eop0_update = 1'b1;
    end else begin
        app_intg_rdc_input_8to4_V_eop0_update = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_878 == 1'b1)) begin
        if (((1'd0 == reset_phi_fu_2726_p4) & (1'd1 == empty_n_3_fu_2764_p1))) begin
            reset_1_phi_fu_2737_p4 = reset_app_intg_rdc_8to4_V_empty_n;
        end else if ((1'd1 == reset_phi_fu_2726_p4)) begin
            reset_1_phi_fu_2737_p4 = reset_phi_fu_2726_p4;
        end else begin
            reset_1_phi_fu_2737_p4 = ap_phi_precharge_reg_pp0_iter0_reset_1_reg_2734;
        end
    end else begin
        reset_1_phi_fu_2737_p4 = ap_phi_precharge_reg_pp0_iter0_reset_1_reg_2734;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_2726_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == reset_app_intg_rdc_8to4_V_empty_n))) begin
        reset_app_intg_rdc_8to4_V_read = 1'b1;
    end else begin
        reset_app_intg_rdc_8to4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        reset_phi_fu_2726_p4 = reset_3_reg_2744;
    end else begin
        reset_phi_fu_2726_p4 = reset_reg_2722;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_4to2_V_eop1_status) & (1'b1 == ap_predicate_op605_write_state3));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_4to2_V_eop1_status) & (1'b1 == ap_predicate_op605_write_state3));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_4to2_V_eop1_status) & (1'b1 == ap_predicate_op605_write_state3));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((1'b0 == app_intg_rdc_input_4to2_V_eop1_status) & (1'b1 == ap_predicate_op605_write_state3));
end

always @ (*) begin
    ap_condition_878 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_909 = (1'b1 == (app_intg_rdc_input_8to4_V_overlap_0_empty_n & app_intg_rdc_input_8to4_V_overlap_1_empty_n & app_intg_rdc_input_8to4_V_overlap_2_empty_n & app_intg_rdc_input_8to4_V_overlap_3_empty_n & app_intg_rdc_input_8to4_V_overlap_4_empty_n & app_intg_rdc_input_8to4_V_overlap_5_empty_n & app_intg_rdc_input_8to4_V_overlap_6_empty_n & app_intg_rdc_input_8to4_V_overlap_7_empty_n & app_intg_rdc_input_8to4_V_record_0_empty_n & app_intg_rdc_input_8to4_V_record_1_empty_n & app_intg_rdc_input_8to4_V_record_2_empty_n & app_intg_rdc_input_8to4_V_record_3_empty_n & app_intg_rdc_input_8to4_V_record_4_empty_n & app_intg_rdc_input_8to4_V_record_5_empty_n & app_intg_rdc_input_8to4_V_record_6_empty_n & app_intg_rdc_input_8to4_V_record_7_empty_n & app_intg_rdc_input_8to4_V_record_8_empty_n & app_intg_rdc_input_8to4_V_record_9_empty_n & app_intg_rdc_input_8to4_V_record_10_empty_n & app_intg_rdc_input_8to4_V_record_11_empty_n & app_intg_rdc_input_8to4_V_record_12_empty_n & app_intg_rdc_input_8to4_V_record_13_empty_n & app_intg_rdc_input_8to4_V_record_14_empty_n & app_intg_rdc_input_8to4_V_record_15_empty_n & app_intg_rdc_input_8to4_V_record_16_empty_n & app_intg_rdc_input_8to4_V_record_17_empty_n & app_intg_rdc_input_8to4_V_record_18_empty_n & app_intg_rdc_input_8to4_V_record_19_empty_n & app_intg_rdc_input_8to4_V_record_20_empty_n & app_intg_rdc_input_8to4_V_record_21_empty_n & app_intg_rdc_input_8to4_V_record_22_empty_n & app_intg_rdc_input_8to4_V_record_23_empty_n & app_intg_rdc_input_8to4_V_record_24_empty_n & app_intg_rdc_input_8to4_V_record_25_empty_n & app_intg_rdc_input_8to4_V_record_26_empty_n & app_intg_rdc_input_8to4_V_record_27_empty_n & app_intg_rdc_input_8to4_V_record_28_empty_n & app_intg_rdc_input_8to4_V_record_29_empty_n & app_intg_rdc_input_8to4_V_record_30_empty_n & app_intg_rdc_input_8to4_V_record_31_empty_n & app_intg_rdc_input_8to4_V_record_32_empty_n & app_intg_rdc_input_8to4_V_record_33_empty_n & app_intg_rdc_input_8to4_V_record_34_empty_n & app_intg_rdc_input_8to4_V_record_35_empty_n & app_intg_rdc_input_8to4_V_record_36_empty_n & app_intg_rdc_input_8to4_V_record_37_empty_n & app_intg_rdc_input_8to4_V_record_38_empty_n & app_intg_rdc_input_8to4_V_record_39_empty_n & app_intg_rdc_input_8to4_V_record_40_empty_n & app_intg_rdc_input_8to4_V_record_41_empty_n & app_intg_rdc_input_8to4_V_record_42_empty_n & app_intg_rdc_input_8to4_V_record_43_empty_n & app_intg_rdc_input_8to4_V_record_44_empty_n & app_intg_rdc_input_8to4_V_record_45_empty_n & app_intg_rdc_input_8to4_V_record_46_empty_n & app_intg_rdc_input_8to4_V_record_47_empty_n & app_intg_rdc_input_8to4_V_record_48_empty_n & app_intg_rdc_input_8to4_V_record_49_empty_n & app_intg_rdc_input_8to4_V_record_50_empty_n & app_intg_rdc_input_8to4_V_record_51_empty_n & app_intg_rdc_input_8to4_V_record_52_empty_n & app_intg_rdc_input_8to4_V_record_53_empty_n & app_intg_rdc_input_8to4_V_record_54_empty_n & app_intg_rdc_input_8to4_V_record_55_empty_n & app_intg_rdc_input_8to4_V_record_56_empty_n & app_intg_rdc_input_8to4_V_record_57_empty_n & app_intg_rdc_input_8to4_V_record_58_empty_n & app_intg_rdc_input_8to4_V_record_59_empty_n & app_intg_rdc_input_8to4_V_record_60_empty_n & app_intg_rdc_input_8to4_V_record_61_empty_n & app_intg_rdc_input_8to4_V_record_62_empty_n & app_intg_rdc_input_8to4_V_record_63_empty_n & app_intg_rdc_input_8to4_V_valid_empty_n & app_intg_rdc_input_8to4_V_eop_empty_n));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_reset_1_reg_2734 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_reset_3_reg_2744 = 'bx;

always @ (*) begin
    ap_predicate_op605_write_state3 = ((reset_reg_2722 == 1'd0) & (1'd0 == empty_n_3_reg_4569) & (empty_n_2_reg_4573 == 1'd1));
end

assign ap_ready = 1'b0;

assign app_intg_rdc_input_4to2_V_eop1_status = (app_intg_rdc_input_4to2_V_overlap_0_full_n & app_intg_rdc_input_4to2_V_overlap_1_full_n & app_intg_rdc_input_4to2_V_overlap_2_full_n & app_intg_rdc_input_4to2_V_overlap_3_full_n & app_intg_rdc_input_4to2_V_record_0_full_n & app_intg_rdc_input_4to2_V_record_1_full_n & app_intg_rdc_input_4to2_V_record_2_full_n & app_intg_rdc_input_4to2_V_record_3_full_n & app_intg_rdc_input_4to2_V_record_4_full_n & app_intg_rdc_input_4to2_V_record_5_full_n & app_intg_rdc_input_4to2_V_record_6_full_n & app_intg_rdc_input_4to2_V_record_7_full_n & app_intg_rdc_input_4to2_V_record_8_full_n & app_intg_rdc_input_4to2_V_record_9_full_n & app_intg_rdc_input_4to2_V_record_10_full_n & app_intg_rdc_input_4to2_V_record_11_full_n & app_intg_rdc_input_4to2_V_record_12_full_n & app_intg_rdc_input_4to2_V_record_13_full_n & app_intg_rdc_input_4to2_V_record_14_full_n & app_intg_rdc_input_4to2_V_record_15_full_n & app_intg_rdc_input_4to2_V_record_16_full_n & app_intg_rdc_input_4to2_V_record_17_full_n & app_intg_rdc_input_4to2_V_record_18_full_n & app_intg_rdc_input_4to2_V_record_19_full_n & app_intg_rdc_input_4to2_V_record_20_full_n & app_intg_rdc_input_4to2_V_record_21_full_n & app_intg_rdc_input_4to2_V_record_22_full_n & app_intg_rdc_input_4to2_V_record_23_full_n & app_intg_rdc_input_4to2_V_record_24_full_n & app_intg_rdc_input_4to2_V_record_25_full_n & app_intg_rdc_input_4to2_V_record_26_full_n & app_intg_rdc_input_4to2_V_record_27_full_n & app_intg_rdc_input_4to2_V_record_28_full_n & app_intg_rdc_input_4to2_V_record_29_full_n & app_intg_rdc_input_4to2_V_record_30_full_n & app_intg_rdc_input_4to2_V_record_31_full_n & app_intg_rdc_input_4to2_V_record_32_full_n & app_intg_rdc_input_4to2_V_record_33_full_n & app_intg_rdc_input_4to2_V_record_34_full_n & app_intg_rdc_input_4to2_V_record_35_full_n & app_intg_rdc_input_4to2_V_record_36_full_n & app_intg_rdc_input_4to2_V_record_37_full_n & app_intg_rdc_input_4to2_V_record_38_full_n & app_intg_rdc_input_4to2_V_record_39_full_n & app_intg_rdc_input_4to2_V_record_40_full_n & app_intg_rdc_input_4to2_V_record_41_full_n & app_intg_rdc_input_4to2_V_record_42_full_n & app_intg_rdc_input_4to2_V_record_43_full_n & app_intg_rdc_input_4to2_V_record_44_full_n & app_intg_rdc_input_4to2_V_record_45_full_n & app_intg_rdc_input_4to2_V_record_46_full_n & app_intg_rdc_input_4to2_V_record_47_full_n & app_intg_rdc_input_4to2_V_record_48_full_n & app_intg_rdc_input_4to2_V_record_49_full_n & app_intg_rdc_input_4to2_V_record_50_full_n & app_intg_rdc_input_4to2_V_record_51_full_n & app_intg_rdc_input_4to2_V_record_52_full_n & app_intg_rdc_input_4to2_V_record_53_full_n & app_intg_rdc_input_4to2_V_record_54_full_n & app_intg_rdc_input_4to2_V_record_55_full_n & app_intg_rdc_input_4to2_V_record_56_full_n & app_intg_rdc_input_4to2_V_record_57_full_n & app_intg_rdc_input_4to2_V_record_58_full_n & app_intg_rdc_input_4to2_V_record_59_full_n & app_intg_rdc_input_4to2_V_record_60_full_n & app_intg_rdc_input_4to2_V_record_61_full_n & app_intg_rdc_input_4to2_V_record_62_full_n & app_intg_rdc_input_4to2_V_record_63_full_n & app_intg_rdc_input_4to2_V_valid_full_n & app_intg_rdc_input_4to2_V_eop_full_n);

assign app_intg_rdc_input_4to2_V_eop_din = tmp_eop_reg_4970;

assign app_intg_rdc_input_4to2_V_eop_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_overlap_0_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_0_reg_4975 : tmp_overlap_0_fu_2078);

assign app_intg_rdc_input_4to2_V_overlap_0_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_overlap_1_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_1_reg_4980 : tmp_overlap_1_fu_2082);

assign app_intg_rdc_input_4to2_V_overlap_1_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_overlap_2_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_2_reg_4985 : tmp_overlap_2_fu_2086);

assign app_intg_rdc_input_4to2_V_overlap_2_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_overlap_3_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_3_reg_4990 : tmp_overlap_3_fu_2090);

assign app_intg_rdc_input_4to2_V_overlap_3_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_0_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_0_3_reg_4577 : tmp_record_0_fu_2094);

assign app_intg_rdc_input_4to2_V_record_0_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_10_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_10_3_reg_4627 : tmp_record_10_fu_2134);

assign app_intg_rdc_input_4to2_V_record_10_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_11_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_11_3_reg_4632 : tmp_record_11_fu_2138);

assign app_intg_rdc_input_4to2_V_record_11_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_12_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_12_3_reg_4637 : tmp_record_12_fu_2142);

assign app_intg_rdc_input_4to2_V_record_12_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_13_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_13_3_reg_4642 : tmp_record_13_fu_2146);

assign app_intg_rdc_input_4to2_V_record_13_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_14_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_14_3_reg_4647 : tmp_record_14_fu_2150);

assign app_intg_rdc_input_4to2_V_record_14_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_15_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_15_3_reg_4652 : tmp_record_15_fu_2154);

assign app_intg_rdc_input_4to2_V_record_15_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_16_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_16_3_reg_4657 : tmp_record_16_fu_2158);

assign app_intg_rdc_input_4to2_V_record_16_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_17_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_17_3_reg_4662 : tmp_record_17_fu_2162);

assign app_intg_rdc_input_4to2_V_record_17_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_18_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_18_3_reg_4667 : tmp_record_18_fu_2166);

assign app_intg_rdc_input_4to2_V_record_18_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_19_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_19_3_reg_4672 : tmp_record_19_fu_2170);

assign app_intg_rdc_input_4to2_V_record_19_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_1_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_1_3_reg_4582 : tmp_record_1_fu_2098);

assign app_intg_rdc_input_4to2_V_record_1_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_20_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_20_3_reg_4677 : tmp_record_20_fu_2174);

assign app_intg_rdc_input_4to2_V_record_20_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_21_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_21_3_reg_4682 : tmp_record_21_fu_2178);

assign app_intg_rdc_input_4to2_V_record_21_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_22_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_22_3_reg_4687 : tmp_record_22_fu_2182);

assign app_intg_rdc_input_4to2_V_record_22_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_23_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_23_3_reg_4692 : tmp_record_23_fu_2186);

assign app_intg_rdc_input_4to2_V_record_23_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_24_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_24_3_reg_4697 : tmp_record_24_fu_2190);

assign app_intg_rdc_input_4to2_V_record_24_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_25_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_25_3_reg_4702 : tmp_record_25_fu_2194);

assign app_intg_rdc_input_4to2_V_record_25_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_26_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_26_3_reg_4707 : tmp_record_26_fu_2198);

assign app_intg_rdc_input_4to2_V_record_26_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_27_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_27_3_reg_4712 : tmp_record_27_fu_2202);

assign app_intg_rdc_input_4to2_V_record_27_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_28_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_28_3_reg_4717 : tmp_record_28_fu_2206);

assign app_intg_rdc_input_4to2_V_record_28_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_29_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_29_3_reg_4722 : tmp_record_29_fu_2210);

assign app_intg_rdc_input_4to2_V_record_29_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_2_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_2_3_reg_4587 : tmp_record_2_fu_2102);

assign app_intg_rdc_input_4to2_V_record_2_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_30_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_30_3_reg_4727 : tmp_record_30_fu_2214);

assign app_intg_rdc_input_4to2_V_record_30_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_31_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_31_3_reg_4732 : tmp_record_31_fu_2218);

assign app_intg_rdc_input_4to2_V_record_31_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_32_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_32_3_reg_4737 : tmp_record_32_fu_2222);

assign app_intg_rdc_input_4to2_V_record_32_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_33_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_33_3_reg_4742 : tmp_record_33_fu_2226);

assign app_intg_rdc_input_4to2_V_record_33_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_34_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_34_3_reg_4747 : tmp_record_34_fu_2230);

assign app_intg_rdc_input_4to2_V_record_34_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_35_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_35_3_reg_4752 : tmp_record_35_fu_2234);

assign app_intg_rdc_input_4to2_V_record_35_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_36_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_36_3_reg_4757 : tmp_record_36_fu_2238);

assign app_intg_rdc_input_4to2_V_record_36_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_37_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_37_3_reg_4762 : tmp_record_37_fu_2242);

assign app_intg_rdc_input_4to2_V_record_37_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_38_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_38_3_reg_4767 : tmp_record_38_fu_2246);

assign app_intg_rdc_input_4to2_V_record_38_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_39_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_39_3_reg_4772 : tmp_record_39_fu_2250);

assign app_intg_rdc_input_4to2_V_record_39_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_3_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_3_3_reg_4592 : tmp_record_3_fu_2106);

assign app_intg_rdc_input_4to2_V_record_3_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_40_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_40_3_reg_4777 : tmp_record_40_fu_2254);

assign app_intg_rdc_input_4to2_V_record_40_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_41_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_41_3_reg_4782 : tmp_record_41_fu_2258);

assign app_intg_rdc_input_4to2_V_record_41_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_42_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_42_3_reg_4787 : tmp_record_42_fu_2262);

assign app_intg_rdc_input_4to2_V_record_42_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_43_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_43_3_reg_4792 : tmp_record_43_fu_2266);

assign app_intg_rdc_input_4to2_V_record_43_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_44_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_44_3_reg_4797 : tmp_record_44_fu_2270);

assign app_intg_rdc_input_4to2_V_record_44_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_45_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_45_3_reg_4802 : tmp_record_45_fu_2274);

assign app_intg_rdc_input_4to2_V_record_45_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_46_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_46_3_reg_4807 : tmp_record_46_fu_2278);

assign app_intg_rdc_input_4to2_V_record_46_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_47_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_47_3_reg_4812 : tmp_record_47_fu_2282);

assign app_intg_rdc_input_4to2_V_record_47_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_48_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_48_3_reg_4817 : tmp_record_48_fu_2286);

assign app_intg_rdc_input_4to2_V_record_48_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_49_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_49_3_reg_4822 : tmp_record_49_fu_2290);

assign app_intg_rdc_input_4to2_V_record_49_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_4_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_4_3_reg_4597 : tmp_record_4_fu_2110);

assign app_intg_rdc_input_4to2_V_record_4_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_50_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_50_3_reg_4827 : tmp_record_50_fu_2294);

assign app_intg_rdc_input_4to2_V_record_50_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_51_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_51_3_reg_4832 : tmp_record_51_fu_2298);

assign app_intg_rdc_input_4to2_V_record_51_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_52_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_52_3_reg_4837 : tmp_record_52_fu_2302);

assign app_intg_rdc_input_4to2_V_record_52_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_53_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_53_3_reg_4842 : tmp_record_53_fu_2306);

assign app_intg_rdc_input_4to2_V_record_53_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_54_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_54_3_reg_4847 : tmp_record_54_fu_2310);

assign app_intg_rdc_input_4to2_V_record_54_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_55_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_55_3_reg_4852 : tmp_record_55_fu_2314);

assign app_intg_rdc_input_4to2_V_record_55_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_56_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_56_3_reg_4857 : tmp_record_56_fu_2318);

assign app_intg_rdc_input_4to2_V_record_56_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_57_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_57_3_reg_4862 : tmp_record_57_fu_2322);

assign app_intg_rdc_input_4to2_V_record_57_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_58_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_58_3_reg_4867 : tmp_record_58_fu_2326);

assign app_intg_rdc_input_4to2_V_record_58_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_59_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_59_3_reg_4872 : tmp_record_59_fu_2330);

assign app_intg_rdc_input_4to2_V_record_59_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_5_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_5_3_reg_4602 : tmp_record_5_fu_2114);

assign app_intg_rdc_input_4to2_V_record_5_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_60_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_60_3_reg_4877 : tmp_record_60_fu_2334);

assign app_intg_rdc_input_4to2_V_record_60_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_61_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_61_3_reg_4882 : tmp_record_61_fu_2338);

assign app_intg_rdc_input_4to2_V_record_61_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_62_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_62_3_reg_4887 : tmp_record_62_fu_2342);

assign app_intg_rdc_input_4to2_V_record_62_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_63_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_63_3_reg_4892 : tmp_record_63_fu_2346);

assign app_intg_rdc_input_4to2_V_record_63_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_6_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_6_3_reg_4607 : tmp_record_6_fu_2118);

assign app_intg_rdc_input_4to2_V_record_6_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_7_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_7_3_reg_4612 : tmp_record_7_fu_2122);

assign app_intg_rdc_input_4to2_V_record_7_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_8_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_8_3_reg_4617 : tmp_record_8_fu_2126);

assign app_intg_rdc_input_4to2_V_record_8_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_record_9_din = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_9_3_reg_4622 : tmp_record_9_fu_2130);

assign app_intg_rdc_input_4to2_V_record_9_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_4to2_V_valid_din = tmp_valid_reg_4897;

assign app_intg_rdc_input_4to2_V_valid_write = app_intg_rdc_input_4to2_V_eop1_update;

assign app_intg_rdc_input_8to4_V_eop_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_0_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_1_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_2_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_3_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_4_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_5_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_6_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_overlap_7_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_0_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_10_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_11_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_12_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_13_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_14_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_15_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_16_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_17_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_18_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_19_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_1_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_20_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_21_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_22_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_23_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_24_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_25_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_26_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_27_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_28_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_29_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_2_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_30_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_31_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_32_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_33_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_34_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_35_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_36_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_37_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_38_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_39_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_3_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_40_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_41_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_42_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_43_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_44_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_45_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_46_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_47_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_48_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_49_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_4_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_50_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_51_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_52_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_53_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_54_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_55_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_56_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_57_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_58_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_59_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_5_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_60_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_61_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_62_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_63_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_6_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_7_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_8_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_record_9_read = app_intg_rdc_input_8to4_V_eop0_update;

assign app_intg_rdc_input_8to4_V_valid_read = app_intg_rdc_input_8to4_V_eop0_update;

assign empty_n_2_fu_2769_p1 = grp_nbread_fu_2356_p75_0;

assign empty_n_3_fu_2764_p1 = reset_app_intg_rdc_8to4_V_empty_n;

assign grp_nbread_fu_2356_p75_0 = (app_intg_rdc_input_8to4_V_overlap_0_empty_n & app_intg_rdc_input_8to4_V_overlap_1_empty_n & app_intg_rdc_input_8to4_V_overlap_2_empty_n & app_intg_rdc_input_8to4_V_overlap_3_empty_n & app_intg_rdc_input_8to4_V_overlap_4_empty_n & app_intg_rdc_input_8to4_V_overlap_5_empty_n & app_intg_rdc_input_8to4_V_overlap_6_empty_n & app_intg_rdc_input_8to4_V_overlap_7_empty_n & app_intg_rdc_input_8to4_V_record_0_empty_n & app_intg_rdc_input_8to4_V_record_1_empty_n & app_intg_rdc_input_8to4_V_record_2_empty_n & app_intg_rdc_input_8to4_V_record_3_empty_n & app_intg_rdc_input_8to4_V_record_4_empty_n & app_intg_rdc_input_8to4_V_record_5_empty_n & app_intg_rdc_input_8to4_V_record_6_empty_n & app_intg_rdc_input_8to4_V_record_7_empty_n & app_intg_rdc_input_8to4_V_record_8_empty_n & app_intg_rdc_input_8to4_V_record_9_empty_n & app_intg_rdc_input_8to4_V_record_10_empty_n & app_intg_rdc_input_8to4_V_record_11_empty_n & app_intg_rdc_input_8to4_V_record_12_empty_n & app_intg_rdc_input_8to4_V_record_13_empty_n & app_intg_rdc_input_8to4_V_record_14_empty_n & app_intg_rdc_input_8to4_V_record_15_empty_n & app_intg_rdc_input_8to4_V_record_16_empty_n & app_intg_rdc_input_8to4_V_record_17_empty_n & app_intg_rdc_input_8to4_V_record_18_empty_n & app_intg_rdc_input_8to4_V_record_19_empty_n & app_intg_rdc_input_8to4_V_record_20_empty_n & app_intg_rdc_input_8to4_V_record_21_empty_n & app_intg_rdc_input_8to4_V_record_22_empty_n & app_intg_rdc_input_8to4_V_record_23_empty_n & app_intg_rdc_input_8to4_V_record_24_empty_n & app_intg_rdc_input_8to4_V_record_25_empty_n & app_intg_rdc_input_8to4_V_record_26_empty_n & app_intg_rdc_input_8to4_V_record_27_empty_n & app_intg_rdc_input_8to4_V_record_28_empty_n & app_intg_rdc_input_8to4_V_record_29_empty_n & app_intg_rdc_input_8to4_V_record_30_empty_n & app_intg_rdc_input_8to4_V_record_31_empty_n & app_intg_rdc_input_8to4_V_record_32_empty_n & app_intg_rdc_input_8to4_V_record_33_empty_n & app_intg_rdc_input_8to4_V_record_34_empty_n & app_intg_rdc_input_8to4_V_record_35_empty_n & app_intg_rdc_input_8to4_V_record_36_empty_n & app_intg_rdc_input_8to4_V_record_37_empty_n & app_intg_rdc_input_8to4_V_record_38_empty_n & app_intg_rdc_input_8to4_V_record_39_empty_n & app_intg_rdc_input_8to4_V_record_40_empty_n & app_intg_rdc_input_8to4_V_record_41_empty_n & app_intg_rdc_input_8to4_V_record_42_empty_n & app_intg_rdc_input_8to4_V_record_43_empty_n & app_intg_rdc_input_8to4_V_record_44_empty_n & app_intg_rdc_input_8to4_V_record_45_empty_n & app_intg_rdc_input_8to4_V_record_46_empty_n & app_intg_rdc_input_8to4_V_record_47_empty_n & app_intg_rdc_input_8to4_V_record_48_empty_n & app_intg_rdc_input_8to4_V_record_49_empty_n & app_intg_rdc_input_8to4_V_record_50_empty_n & app_intg_rdc_input_8to4_V_record_51_empty_n & app_intg_rdc_input_8to4_V_record_52_empty_n & app_intg_rdc_input_8to4_V_record_53_empty_n & app_intg_rdc_input_8to4_V_record_54_empty_n & app_intg_rdc_input_8to4_V_record_55_empty_n & app_intg_rdc_input_8to4_V_record_56_empty_n & app_intg_rdc_input_8to4_V_record_57_empty_n & app_intg_rdc_input_8to4_V_record_58_empty_n & app_intg_rdc_input_8to4_V_record_59_empty_n & app_intg_rdc_input_8to4_V_record_60_empty_n & app_intg_rdc_input_8to4_V_record_61_empty_n & app_intg_rdc_input_8to4_V_record_62_empty_n & app_intg_rdc_input_8to4_V_record_63_empty_n & app_intg_rdc_input_8to4_V_valid_empty_n & app_intg_rdc_input_8to4_V_eop_empty_n);

assign not_s_fu_3108_p2 = (tmp_3_fu_3102_p2 ^ 1'd1);

assign p_reset_1_fu_3114_p2 = (reset_1_phi_fu_2737_p4 & not_s_fu_3108_p2);

assign p_s_fu_3121_p3 = ((tmp_3_fu_3102_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_3096_p2);

assign record_out_overlap_0_2_fu_3807_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_0_reg_4975 : tmp_overlap_0_fu_2078);

assign record_out_overlap_0_fu_3069_p2 = (app_intg_rdc_input_8to4_V_overlap_1_dout + app_intg_rdc_input_8to4_V_overlap_0_dout);

assign record_out_overlap_1_2_fu_3800_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_1_reg_4980 : tmp_overlap_1_fu_2082);

assign record_out_overlap_1_fu_3075_p2 = (app_intg_rdc_input_8to4_V_overlap_3_dout + app_intg_rdc_input_8to4_V_overlap_2_dout);

assign record_out_overlap_2_2_fu_3793_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_2_reg_4985 : tmp_overlap_2_fu_2086);

assign record_out_overlap_2_fu_3081_p2 = (app_intg_rdc_input_8to4_V_overlap_5_dout + app_intg_rdc_input_8to4_V_overlap_4_dout);

assign record_out_overlap_3_2_fu_3786_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? record_out_overlap_3_reg_4990 : tmp_overlap_3_fu_2090);

assign record_out_overlap_3_fu_3087_p2 = (app_intg_rdc_input_8to4_V_overlap_7_dout + app_intg_rdc_input_8to4_V_overlap_6_dout);

assign record_out_record_0_fu_3779_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_0_3_reg_4577 : tmp_record_0_fu_2094);

assign record_out_record_10_fu_3709_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_10_3_reg_4627 : tmp_record_10_fu_2134);

assign record_out_record_11_fu_3702_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_11_3_reg_4632 : tmp_record_11_fu_2138);

assign record_out_record_12_fu_3695_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_12_3_reg_4637 : tmp_record_12_fu_2142);

assign record_out_record_13_fu_3688_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_13_3_reg_4642 : tmp_record_13_fu_2146);

assign record_out_record_14_fu_3681_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_14_3_reg_4647 : tmp_record_14_fu_2150);

assign record_out_record_15_fu_3674_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_15_3_reg_4652 : tmp_record_15_fu_2154);

assign record_out_record_16_fu_3667_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_16_3_reg_4657 : tmp_record_16_fu_2158);

assign record_out_record_17_fu_3660_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_17_3_reg_4662 : tmp_record_17_fu_2162);

assign record_out_record_18_fu_3653_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_18_3_reg_4667 : tmp_record_18_fu_2166);

assign record_out_record_19_fu_3646_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_19_3_reg_4672 : tmp_record_19_fu_2170);

assign record_out_record_1_fu_3772_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_1_3_reg_4582 : tmp_record_1_fu_2098);

assign record_out_record_20_fu_3639_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_20_3_reg_4677 : tmp_record_20_fu_2174);

assign record_out_record_21_fu_3632_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_21_3_reg_4682 : tmp_record_21_fu_2178);

assign record_out_record_22_fu_3625_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_22_3_reg_4687 : tmp_record_22_fu_2182);

assign record_out_record_23_fu_3618_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_23_3_reg_4692 : tmp_record_23_fu_2186);

assign record_out_record_24_fu_3611_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_24_3_reg_4697 : tmp_record_24_fu_2190);

assign record_out_record_25_fu_3604_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_25_3_reg_4702 : tmp_record_25_fu_2194);

assign record_out_record_26_fu_3597_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_26_3_reg_4707 : tmp_record_26_fu_2198);

assign record_out_record_27_fu_3590_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_27_3_reg_4712 : tmp_record_27_fu_2202);

assign record_out_record_28_fu_3583_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_28_3_reg_4717 : tmp_record_28_fu_2206);

assign record_out_record_29_fu_3576_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_29_3_reg_4722 : tmp_record_29_fu_2210);

assign record_out_record_2_fu_3765_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_2_3_reg_4587 : tmp_record_2_fu_2102);

assign record_out_record_30_fu_3569_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_30_3_reg_4727 : tmp_record_30_fu_2214);

assign record_out_record_31_fu_3562_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_31_3_reg_4732 : tmp_record_31_fu_2218);

assign record_out_record_32_fu_3555_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_32_3_reg_4737 : tmp_record_32_fu_2222);

assign record_out_record_33_fu_3548_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_33_3_reg_4742 : tmp_record_33_fu_2226);

assign record_out_record_34_fu_3541_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_34_3_reg_4747 : tmp_record_34_fu_2230);

assign record_out_record_35_fu_3534_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_35_3_reg_4752 : tmp_record_35_fu_2234);

assign record_out_record_36_fu_3527_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_36_3_reg_4757 : tmp_record_36_fu_2238);

assign record_out_record_37_fu_3520_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_37_3_reg_4762 : tmp_record_37_fu_2242);

assign record_out_record_38_fu_3513_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_38_3_reg_4767 : tmp_record_38_fu_2246);

assign record_out_record_39_fu_3506_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_39_3_reg_4772 : tmp_record_39_fu_2250);

assign record_out_record_3_fu_3758_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_3_3_reg_4592 : tmp_record_3_fu_2106);

assign record_out_record_40_fu_3499_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_40_3_reg_4777 : tmp_record_40_fu_2254);

assign record_out_record_41_fu_3492_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_41_3_reg_4782 : tmp_record_41_fu_2258);

assign record_out_record_42_fu_3485_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_42_3_reg_4787 : tmp_record_42_fu_2262);

assign record_out_record_43_fu_3478_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_43_3_reg_4792 : tmp_record_43_fu_2266);

assign record_out_record_44_fu_3471_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_44_3_reg_4797 : tmp_record_44_fu_2270);

assign record_out_record_45_fu_3464_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_45_3_reg_4802 : tmp_record_45_fu_2274);

assign record_out_record_46_fu_3457_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_46_3_reg_4807 : tmp_record_46_fu_2278);

assign record_out_record_47_fu_3450_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_47_3_reg_4812 : tmp_record_47_fu_2282);

assign record_out_record_48_fu_3443_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_48_3_reg_4817 : tmp_record_48_fu_2286);

assign record_out_record_49_fu_3436_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_49_3_reg_4822 : tmp_record_49_fu_2290);

assign record_out_record_4_fu_3751_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_4_3_reg_4597 : tmp_record_4_fu_2110);

assign record_out_record_50_fu_3429_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_50_3_reg_4827 : tmp_record_50_fu_2294);

assign record_out_record_51_fu_3422_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_51_3_reg_4832 : tmp_record_51_fu_2298);

assign record_out_record_52_fu_3415_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_52_3_reg_4837 : tmp_record_52_fu_2302);

assign record_out_record_53_fu_3408_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_53_3_reg_4842 : tmp_record_53_fu_2306);

assign record_out_record_54_fu_3401_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_54_3_reg_4847 : tmp_record_54_fu_2310);

assign record_out_record_55_fu_3394_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_55_3_reg_4852 : tmp_record_55_fu_2314);

assign record_out_record_56_fu_3387_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_56_3_reg_4857 : tmp_record_56_fu_2318);

assign record_out_record_57_fu_3380_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_57_3_reg_4862 : tmp_record_57_fu_2322);

assign record_out_record_58_fu_3373_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_58_3_reg_4867 : tmp_record_58_fu_2326);

assign record_out_record_59_fu_3366_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_59_3_reg_4872 : tmp_record_59_fu_2330);

assign record_out_record_5_fu_3744_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_5_3_reg_4602 : tmp_record_5_fu_2114);

assign record_out_record_60_fu_3359_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_60_3_reg_4877 : tmp_record_60_fu_2334);

assign record_out_record_61_fu_3352_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_61_3_reg_4882 : tmp_record_61_fu_2338);

assign record_out_record_62_fu_3345_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_62_3_reg_4887 : tmp_record_62_fu_2342);

assign record_out_record_63_fu_3338_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_63_3_reg_4892 : tmp_record_63_fu_2346);

assign record_out_record_6_fu_3737_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_6_3_reg_4607 : tmp_record_6_fu_2118);

assign record_out_record_7_fu_3730_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_7_3_reg_4612 : tmp_record_7_fu_2122);

assign record_out_record_8_fu_3723_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_8_3_reg_4617 : tmp_record_8_fu_2126);

assign record_out_record_9_fu_3716_p3 = ((tmp_valid_reg_4897[0:0] === 1'b1) ? tmp_record_9_3_reg_4622 : tmp_record_9_fu_2130);

assign reset_cnt_1_fu_3096_p2 = (reset_cnt_fu_2074 + 32'd1);

assign tmp_3_fu_3102_p2 = ((reset_cnt_1_fu_3096_p2 == 32'd2048) ? 1'b1 : 1'b0);

endmodule //app_intg_rdc_8to4
