#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb  5 20:19:06 2021
# Process ID: 8740
# Current directory: C:/Users/Ponce/Desktop/finalAlfin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent968 C:\Users\Ponce\Desktop\finalAlfin\finalAlfin.xpr
# Log file: C:/Users/Ponce/Desktop/finalAlfin/vivado.log
# Journal file: C:/Users/Ponce/Desktop/finalAlfin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.426 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: MCD_MCM
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.320 ; gain = 266.309
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] b_mcm is not declared [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:207]
WARNING: [Synth 8-1090] 'regdesel' is not compiled in library work [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:210]
ERROR: [Synth 8-1031] lro is not declared [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:211]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.102 ; gain = 305.090
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CAJOTA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/U_CONTROL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'U_C'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/COMPA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGA01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_DE_X'
ERROR: [VRFC 10-1491] unexpected EOF [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGA01.vhd:53]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGA01.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.531 ; gain = 15.625
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CAJOTA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/U_CONTROL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'U_C'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/COMPA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGA01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGB01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGSAL0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_SALIDA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/RES_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RES_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/RES_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RES_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/SUM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SUM_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/SUM_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SUM_DE_Y'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ACA> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:167]
ERROR: [VRFC 10-718] formal port <BCB> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:168]
ERROR: [VRFC 10-718] formal port <EQU> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:169]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mcd_mcm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.273 ; gain = 0.742
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CAJOTA'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ACA> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:167]
ERROR: [VRFC 10-718] formal port <BCB> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:168]
ERROR: [VRFC 10-718] formal port <EQU> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:169]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mcd_mcm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/DE_SELECCIONPSI.vhd w ]
add_files C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/DE_SELECCIONPSI.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/DE_SELECCIONPSI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_SEL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ACA> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:167]
ERROR: [VRFC 10-718] formal port <BCB> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:168]
ERROR: [VRFC 10-718] formal port <EQU> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:169]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mcd_mcm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1404.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: MCD_MCM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1418.223 ; gain = 14.195
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'MCD_MCM' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1418.223 ; gain = 14.195
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ACA> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:167]
ERROR: [VRFC 10-718] formal port <BCB> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:168]
ERROR: [VRFC 10-718] formal port <EQU> does not exist in entity <COMPA>.  Please compare the definition of block <COMPA> to its component declaration and its instantion to detect the mismatch. [C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd:169]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mcd_mcm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.223 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCD_MCM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_X [mux_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_Y [mux_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SEL [reg_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_X [reg_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_Y [reg_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SALIDA [reg_salida_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_X [sum_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_Y [sum_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_X [res_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_Y [res_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPA [compa_default]
Compiling architecture behavioral of entity xil_defaultlib.U_C [u_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mcd_mcm
Built simulation snapshot MCD_MCM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCD_MCM_behav -key {Behavioral:sim_1:Functional:MCD_MCM} -tclbatch {MCD_MCM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.395 ; gain = 3.172
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCD_MCM_behav -key {Behavioral:sim_1:Functional:MCD_MCM} -tclbatch {MCD_MCM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.531 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CAJOTA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MUX_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGA01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGB01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/DE_SELECCIONPSI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_SEL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_X [mux_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_Y [mux_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SEL [reg_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_X [reg_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_Y [reg_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SALIDA [reg_salida_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_X [sum_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_Y [sum_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_X [res_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_Y [res_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPA [compa_default]
Compiling architecture behavioral of entity xil_defaultlib.U_C [u_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mcd_mcm
Built simulation snapshot MCD_MCM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCD_MCM_behav -key {Behavioral:sim_1:Functional:MCD_MCM} -tclbatch {MCD_MCM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.531 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: MCD_MCM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.531 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'MCD_MCM' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1769.531 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: MCD_MCM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1769.531 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'MCD_MCM' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1769.531 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MCD_MCM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MCD_MCM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/MCD_MCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCD_MCM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/U_CONTROL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'U_C'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/COMPA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/RES_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RES_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/RES_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RES_DE_Y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/SUM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SUM_DE_X'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/SUM_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SUM_DE_Y'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
"xelab -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_X [mux_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_Y [mux_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SEL [reg_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_X [reg_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_Y [reg_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SALIDA [reg_salida_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_X [sum_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_Y [sum_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_X [res_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_Y [res_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPA [compa_default]
Compiling architecture behavioral of entity xil_defaultlib.U_C [u_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mcd_mcm
Built simulation snapshot MCD_MCM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCD_MCM_behav -key {Behavioral:sim_1:Functional:MCD_MCM} -tclbatch {MCD_MCM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Ponce/Desktop/finalAlfin/finalAlfin.srcs/sources_1/new/REGDESEL.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1769.531 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 21:13:51 2021...
