# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/AXI_FULL_M_module.v" \
"../../../../project_1.srcs/sources_1/new/axi_slave_module.v" \
"../../../../project_1.srcs/sim_1/new/sim_AXI_SLAVE_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
