INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.srcs/sources_1/imports/new/decoder_3to8_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.srcs/sources_1/new/decoder_74138_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_74138_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.srcs/sources_1/imports/Downloads/decoder_74138_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_74138_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
