// Seed: 4095649815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7 = 1 <= -1'b0;
endmodule
module module_1 (
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_1,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wand id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4
  );
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always #1 begin : LABEL_0
    assume #1  (-1)
    else $unsigned(37);
    ;
  end
  wire id_18;
  assign id_15 = id_6 * 1'b0 + id_13;
endmodule
