Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:40:55 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          2.49
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      1.90
  Total Negative Slack:         -0.20
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.04
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      1.90
  Total Negative Slack:         -0.21
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          1.67
  Critical Path Slack:          -0.17
  Critical Path Clk Period:      1.90
  Total Negative Slack:         -0.17
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.02
  No. of Hold Violations:        8.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.54
  Critical Path Slack:          -0.14
  Critical Path Clk Period:      1.80
  Total Negative Slack:         -0.14
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -1.04
  No. of Hold Violations:       80.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                482
  Buf/Inv Cell Count:              99
  Buf Cell Count:                   5
  Inv Cell Count:                  94
  CT Buf/Inv Cell Count:            6
  Combinational Cell Count:       378
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180837.404495
  Noncombinational Area:
                        120835.625490
  Buf/Inv Area:            265.072197
  Total Buffer Area:            10.17
  Total Inverter Area:         254.91
  Macro/Black Box Area: 209907.328125
  Net Area:               1115.490237
  -----------------------------------
  Cell Area:            511580.358110
  Design Area:          512695.848347


  Design Rules
  -----------------------------------
  Total Number of Nets:           626
  Nets With Violations:            89
  Max Trans Violations:            25
  Max Cap Violations:              79
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  6.80
  Mapping Optimization:              272.04
  -----------------------------------------
  Overall Compile Time:              288.59
  Overall Compile Wall Clock Time:   290.71

  --------------------------------------------------------------------

  Design  WNS: 0.17  TNS: 0.54  Number of Violating Paths: 19


  Design (Hold)  WNS: 0.03  TNS: 1.06  Number of Violating Paths: 88

  --------------------------------------------------------------------


1
