$date
	Sun Oct 23 00:56:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#365130
b10001 &
b10001 %
1$
b10001 !
1"
#365131
0"
#365134
b110100 &
b110100 %
#365138
b11010 &
b11010 %
#365142
b1101 &
b1101 %
#365146
b101000 &
b101000 %
#365150
b10100 &
b10100 %
#365154
b1010 &
b1010 %
#365158
b101 &
b101 %
#365162
b10000 &
b10000 %
#365166
b1000 &
b1000 %
#365170
b100 &
b100 %
#365174
b10 &
b10 %
#365178
b1 &
b1 %
1#
#365182
b0 &
0#
b0 %
0$
#1439200
b11101 !
1"
#1439202
b11101 &
b11101 %
1$
#1439203
0"
#1439206
b1011000 &
b1011000 %
#1439210
b101100 &
b101100 %
#1439214
b10110 &
b10110 %
#1439218
b1011 &
b1011 %
#1439222
b100010 &
b100010 %
#1439226
b10001 &
b10001 %
#1439230
b110100 &
b110100 %
#1439234
b11010 &
b11010 %
#1439238
b1101 &
b1101 %
#1439242
b101000 &
b101000 %
#1439246
b10100 &
b10100 %
#1439250
b1010 &
b1010 %
#1439254
b101 &
b101 %
#1439258
b10000 &
b10000 %
#1439262
b1000 &
b1000 %
#1439266
b100 &
b100 %
#1439270
b10 &
b10 %
#1439274
b1 &
b1 %
1#
#1439278
b0 &
0#
b0 %
0$
#2387786
b1000 &
b1000 %
1$
b1000 !
1"
#2387787
0"
#2387790
b100 &
b100 %
#2387794
b10 &
b10 %
#2387798
b1 &
1#
b1 %
#2387802
b0 &
b0 %
0#
0$
#4500012
