// Seed: 1005596357
module module_0 (
    output wire id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    input tri id_7
);
  wire id_9;
endmodule
module module_1 (
    inout  tri1 id_0,
    output tri1 id_1,
    output wor  id_2,
    output tri  id_3,
    input  wor  id_4,
    output tri  id_5
);
  assign id_0 = id_4;
  assign id_0 = !id_4;
  wire id_7;
  module_0(
      id_3, id_4, id_5, id_0, id_4, id_0, id_1, id_0
  );
endmodule
