

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Fri Dec 21 18:33:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  449329|  449329|  449329|  449329|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  449328|  449328|     18722|          -|          -|    24|    no    |
        | + Loop 1.1              |   18720|   18720|      1170|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1168|    1168|        73|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      69|      69|        23|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     646|    464|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     225|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1021|    637|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_dEe_x_U196  |ShuffleNetV2_mux_dEe  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_7_fu_892_p2               |     *    |      0|   0|  62|           8|           8|
    |co_6_fu_602_p2                   |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_669_p2                    |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_702_p2                    |     +    |      0|  11|   8|           1|           2|
    |n_6_fu_774_p2                    |     +    |      0|  11|   8|           2|           1|
    |p_Val2_54_fu_1122_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_57_fu_918_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_59_fu_952_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1136_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_708_p2                   |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_780_p2                   |     +    |      0|  11|   8|           2|           2|
    |tmp_187_fu_590_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_188_fu_612_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_190_fu_637_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_191_fu_653_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_192_fu_679_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_197_fu_748_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_198_fu_758_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_199_fu_800_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_74_fu_718_p2                 |     +    |      0|  20|  10|           5|           5|
    |tmp_75_fu_790_p2                 |     +    |      0|  20|  10|           5|           5|
    |w_6_fu_1150_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_184_fu_556_p2                |     -    |      0|  29|  13|           8|           8|
    |tmp_194_fu_690_p2                |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_1057_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_972_p2                  |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_1051_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_1030_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_1018_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_9_fu_1161_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1074_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_995_p2        |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_1000_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond5_fu_596_p2              |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_643_p2              |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_663_p2              |   icmp   |      0|   0|   2|           5|           5|
    |exitcond8_fu_696_p2              |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_768_p2               |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_1175_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i6_fu_1041_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1079_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_1062_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1085_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1089_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_1023_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_1005_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                      |  select  |      0|   0|   8|           1|           8|
    |p_Val2_48_mux_fu_1094_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_75_fu_1100_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_1187_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1180_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1106_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1166_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1170_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_1035_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_1068_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_73_fu_1156_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_79_fu_966_p2                 |    xor   |      0|   0|   2|           1|           2|
    |tmp_81_fu_1012_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_82_fu_1046_p2                |    xor   |      0|   0|   2|           1|           2|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |Total                            |          |      0| 646| 464|         236|         272|
    +---------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         15|    1|         15|
    |co_reg_453         |   9|          2|    5|         10|
    |h_reg_465          |   9|          2|    5|         10|
    |m_reg_501          |   9|          2|    2|          4|
    |n_reg_524          |   9|          2|    2|          4|
    |p_Val2_56_reg_512  |   9|          2|    8|         16|
    |p_Val2_s_reg_489   |   9|          2|    8|         16|
    |w_reg_477          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         29|   36|         85|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |bias_V_addr_reg_1221           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1470  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1480         |   1|   0|    1|          0|
    |carry_reg_1447                 |   1|   0|    1|          0|
    |co_6_reg_1216                  |   5|   0|    5|          0|
    |co_reg_453                     |   5|   0|    5|          0|
    |h_reg_465                      |   5|   0|    5|          0|
    |isneg_reg_1490                 |   1|   0|    1|          0|
    |m_6_reg_1255                   |   2|   0|    2|          0|
    |m_reg_501                      |   2|   0|    2|          0|
    |n_6_reg_1273                   |   2|   0|    2|          0|
    |n_reg_524                      |   2|   0|    2|          0|
    |newsignbit_9_reg_1503          |   1|   0|    1|          0|
    |newsignbit_reg_1441            |   1|   0|    1|          0|
    |output_V_addr_reg_1234         |  13|   0|   13|          0|
    |p_38_i_i_reg_1460              |   1|   0|    1|          0|
    |p_Val2_56_reg_512              |   8|   0|    8|          0|
    |p_Val2_57_reg_1423             |  16|   0|   16|          0|
    |p_Val2_59_reg_1435             |   8|   0|    8|          0|
    |p_Val2_7_reg_1413              |  16|   0|   16|          0|
    |p_Val2_s_reg_489               |   8|   0|    8|          0|
    |result_V_reg_1497              |   8|   0|    8|          0|
    |signbit_reg_1428               |   1|   0|    1|          0|
    |tmp_187_reg_1208               |   9|   0|   10|          1|
    |tmp_190_reg_1226               |  13|   0|   14|          1|
    |tmp_194_reg_1247               |   9|   0|    9|          0|
    |tmp_197_cast_reg_1203          |   9|   0|    9|          0|
    |tmp_197_reg_1260               |   9|   0|   10|          1|
    |tmp_199_reg_1278               |  10|   0|   10|          0|
    |tmp_201_reg_1418               |   1|   0|    1|          0|
    |tmp_76_reg_1408                |   8|   0|    8|          0|
    |tmp_80_reg_1454                |   2|   0|    2|          0|
    |tmp_82_reg_1465                |   1|   0|    1|          0|
    |underflow_reg_1475             |   1|   0|    1|          0|
    |w_6_reg_1510                   |   5|   0|    5|          0|
    |w_reg_477                      |   5|   0|    5|          0|
    |weight_V_addr_reg_1265         |   8|   0|    8|          0|
    |weight_V_load_reg_1403         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 225|   0|  228|          3|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|weight_V_address0                 | out |    8|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    5|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_24_16x16_p_23_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_23_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_23_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_22_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_22_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_22_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_11_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_11_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_11_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_6_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0     | out |    9|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0          | out |    1|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0           |  in |    8|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_21_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_21_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_21_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_20_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_20_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_20_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_19_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_19_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_19_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_18_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_18_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_18_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_17_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_17_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_17_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_16_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_16_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_16_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_15_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_15_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_15_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_14_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_14_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_14_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_13_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_13_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_13_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_12_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_12_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_12_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_10_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_10_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_10_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_9_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_9_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_9_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_8_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_8_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_8_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_7_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	13  / (exitcond8)
	6  / (!exitcond8)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	6  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:372
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: co_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:1  %co_cast = zext i5 %co to i32

ST_2: co_cast_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:2  %co_cast_cast = zext i5 %co to i8

ST_2: tmp_183 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:3  %tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:4  %p_shl2_cast = zext i7 %tmp_183 to i8

ST_2: tmp_184 (35)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:5  %tmp_184 = sub i8 %p_shl2_cast, %co_cast_cast

ST_2: tmp_197_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:6  %tmp_197_cast = sext i8 %tmp_184 to i9

ST_2: tmp_185 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:7  %tmp_185 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:8  %p_shl_cast = zext i9 %tmp_185 to i10

ST_2: tmp_186 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:9  %tmp_186 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.loopexit:10  %p_shl1_cast = zext i6 %tmp_186 to i10

ST_2: tmp_187 (41)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:382
.loopexit:11  %tmp_187 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:12  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (43)  [1/1] 0.00ns
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (44)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:14  %co_6 = add i5 %co, 1

ST_2: StgValue_31 (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:15  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: bias_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
.preheader47.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_33 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47.preheader:1  br label %.preheader47

ST_2: StgValue_34 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:411
:0  ret void


 <State 3>: 4.67ns
ST_3: h (50)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

ST_3: tmp_188 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:2  %tmp_188 = add i10 %h_cast9_cast, %tmp_187

ST_3: p_shl3_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:3  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_188, i4 0)

ST_3: tmp_189 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:4  %tmp_189 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_188, i1 false)

ST_3: p_shl4_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:5  %p_shl4_cast = zext i11 %tmp_189 to i14

ST_3: tmp_190 (56)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:6  %tmp_190 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: exitcond6 (57)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47:7  %exitcond6 = icmp eq i5 %h, -15

ST_3: empty_71 (58)  [1/1] 0.00ns
.preheader47:8  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_44 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47:9  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: StgValue_45 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46.preheader:0  br label %.preheader46

ST_3: StgValue_46 (226)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (63)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

ST_4: tmp_191 (65)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:2  %tmp_191 = add i14 %tmp_190, %w_cast8_cast

ST_4: tmp_205_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:3  %tmp_205_cast = zext i14 %tmp_191 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_205_cast

ST_4: exitcond7 (68)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:374
.preheader46:5  %exitcond7 = icmp eq i5 %w, -15

ST_4: empty_72 (69)  [1/1] 0.00ns
.preheader46:6  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:374
.preheader46:7  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_55 (72)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (223)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:373
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_57 (224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:373
:1  br label %.preheader47


 <State 5>: 6.83ns
ST_5: p_Val2_s (74)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_56, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (75)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i9

ST_5: tmp_192 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_192 = add i9 %m_cast7_cast, %tmp_197_cast

ST_5: tmp_193 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node tmp_194)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_193 = shl i9 %tmp_192, 2

ST_5: tmp_194 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_194 = sub i9 %tmp_193, %tmp_192

ST_5: exitcond8 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_73 (81)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (82)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_6 = add i2 1, %m

ST_5: StgValue_67 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (85)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:0  %tmp2 = add i2 %m, -1

ST_5: tmp2_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_74 (87)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:2  %tmp_74 = add i5 %h, %tmp2_cast

ST_5: tmp_195 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:3  %tmp_195 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_74, i4 0)

ST_5: p_shl6_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:4  %p_shl6_cast = zext i9 %tmp_195 to i10

ST_5: tmp_196 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:5  %tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_74, i1 false)

ST_5: p_shl7_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:6  %p_shl7_cast = zext i6 %tmp_196 to i10

ST_5: tmp_197 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:7  %tmp_197 = add i10 %p_shl7_cast, %p_shl6_cast

ST_5: StgValue_76 (93)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader.preheader:8  br label %.preheader

ST_5: p_Val2_53 (205)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:1  %p_Val2_53 = load i8* %bias_V_addr, align 1


 <State 6>: 6.83ns
ST_6: p_Val2_56 (95)  [1/1] 0.00ns
.preheader:0  %p_Val2_56 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (96)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_6: n_cast6_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:2  %n_cast6_cast = zext i2 %n to i9

ST_6: tmp_198 (98)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:3  %tmp_198 = add i9 %tmp_194, %n_cast6_cast

ST_6: tmp_212_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:4  %tmp_212_cast = zext i9 %tmp_198 to i32

ST_6: weight_V_addr (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_212_cast

ST_6: exitcond (101)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_74 (102)  [1/1] 0.00ns
.preheader:7  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_6 (103)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:8  %n_6 = add i2 %n, 1

ST_6: StgValue_87 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_6: tmp3 (106)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:0  %tmp3 = add i2 %n, -1

ST_6: tmp3_cast (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i5

ST_6: tmp_75 (108)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:2  %tmp_75 = add i5 %tmp3_cast, %w

ST_6: tmp_121_cast_cast (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:3  %tmp_121_cast_cast = zext i5 %tmp_75 to i10

ST_6: tmp_199 (110)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:4  %tmp_199 = add i10 %tmp_121_cast_cast, %tmp_197

ST_6: StgValue_93 (202)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 7>: 3.25ns
ST_7: tmp_213_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:5  %tmp_213_cast = zext i10 %tmp_199 to i32

ST_7: buffer1_1_24_16x16_p (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:6  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_25 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:7  %buffer1_1_24_16x16_p_25 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_26 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:8  %buffer1_1_24_16x16_p_26 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_27 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:9  %buffer1_1_24_16x16_p_27 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_28 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:10  %buffer1_1_24_16x16_p_28 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_29 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:11  %buffer1_1_24_16x16_p_29 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_30 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:12  %buffer1_1_24_16x16_p_30 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_31 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:13  %buffer1_1_24_16x16_p_31 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_32 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:14  %buffer1_1_24_16x16_p_32 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_33 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:15  %buffer1_1_24_16x16_p_33 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_34 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:16  %buffer1_1_24_16x16_p_34 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_35 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:17  %buffer1_1_24_16x16_p_35 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_36 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:18  %buffer1_1_24_16x16_p_36 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_37 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:19  %buffer1_1_24_16x16_p_37 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_38 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:20  %buffer1_1_24_16x16_p_38 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_39 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:21  %buffer1_1_24_16x16_p_39 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_40 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:22  %buffer1_1_24_16x16_p_40 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_41 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:23  %buffer1_1_24_16x16_p_41 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_42 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:24  %buffer1_1_24_16x16_p_42 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_43 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:25  %buffer1_1_24_16x16_p_43 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_44 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:26  %buffer1_1_24_16x16_p_44 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_45 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:27  %buffer1_1_24_16x16_p_45 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_46 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:28  %buffer1_1_24_16x16_p_46 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_47 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:29  %buffer1_1_24_16x16_p_47 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_213_cast

ST_7: weight_V_load (136)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: buffer1_1_24_16x16_p_48 (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:32  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_34, align 1

ST_7: buffer1_1_24_16x16_p_49 (139)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:33  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_44, align 1

ST_7: buffer1_1_24_16x16_p_50 (140)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:34  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_47, align 1

ST_7: buffer1_1_24_16x16_p_51 (141)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:35  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_37, align 1

ST_7: buffer1_1_24_16x16_p_52 (142)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:36  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_41, align 1

ST_7: buffer1_1_24_16x16_p_53 (143)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:37  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_27, align 1

ST_7: buffer1_1_24_16x16_p_54 (144)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:38  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_26, align 1

ST_7: buffer1_1_24_16x16_p_55 (145)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:39  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_43, align 1

ST_7: buffer1_1_24_16x16_p_56 (146)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:40  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_45, align 1

ST_7: buffer1_1_24_16x16_p_57 (147)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:41  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_46, align 1

ST_7: buffer1_1_24_16x16_p_58 (148)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:42  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_39, align 1

ST_7: buffer1_1_24_16x16_p_59 (149)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:43  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_32, align 1

ST_7: buffer1_1_24_16x16_p_60 (150)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:44  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_35, align 1

ST_7: buffer1_1_24_16x16_p_61 (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:45  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_29, align 1

ST_7: buffer1_1_24_16x16_p_62 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:46  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_40, align 1

ST_7: buffer1_1_24_16x16_p_63 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:47  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_25, align 1

ST_7: buffer1_1_24_16x16_p_64 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:48  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_42, align 1

ST_7: buffer1_1_24_16x16_p_65 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:49  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_38, align 1

ST_7: buffer1_1_24_16x16_p_66 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:50  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_33, align 1

ST_7: buffer1_1_24_16x16_p_67 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:51  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_36, align 1

ST_7: buffer1_1_24_16x16_p_68 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:52  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p_30, align 1

ST_7: buffer1_1_24_16x16_p_69 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:53  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_28, align 1

ST_7: buffer1_1_24_16x16_p_70 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:54  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p, align 1

ST_7: buffer1_1_24_16x16_p_71 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:55  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_31, align 1


 <State 8>: 6.46ns
ST_8: weight_V_load (136)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_24_16x16_p_48 (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:32  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_34, align 1

ST_8: buffer1_1_24_16x16_p_49 (139)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:33  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_44, align 1

ST_8: buffer1_1_24_16x16_p_50 (140)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:34  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_47, align 1

ST_8: buffer1_1_24_16x16_p_51 (141)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:35  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_37, align 1

ST_8: buffer1_1_24_16x16_p_52 (142)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:36  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_41, align 1

ST_8: buffer1_1_24_16x16_p_53 (143)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:37  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_27, align 1

ST_8: buffer1_1_24_16x16_p_54 (144)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:38  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_26, align 1

ST_8: buffer1_1_24_16x16_p_55 (145)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:39  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_43, align 1

ST_8: buffer1_1_24_16x16_p_56 (146)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:40  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_45, align 1

ST_8: buffer1_1_24_16x16_p_57 (147)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:41  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_46, align 1

ST_8: buffer1_1_24_16x16_p_58 (148)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:42  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_39, align 1

ST_8: buffer1_1_24_16x16_p_59 (149)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:43  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_32, align 1

ST_8: buffer1_1_24_16x16_p_60 (150)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:44  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_35, align 1

ST_8: buffer1_1_24_16x16_p_61 (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:45  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_29, align 1

ST_8: buffer1_1_24_16x16_p_62 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:46  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_40, align 1

ST_8: buffer1_1_24_16x16_p_63 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:47  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_25, align 1

ST_8: buffer1_1_24_16x16_p_64 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:48  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_42, align 1

ST_8: buffer1_1_24_16x16_p_65 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:49  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_38, align 1

ST_8: buffer1_1_24_16x16_p_66 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:50  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_33, align 1

ST_8: buffer1_1_24_16x16_p_67 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:51  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_36, align 1

ST_8: buffer1_1_24_16x16_p_68 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:52  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p_30, align 1

ST_8: buffer1_1_24_16x16_p_69 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:53  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_28, align 1

ST_8: buffer1_1_24_16x16_p_70 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:54  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p, align 1

ST_8: buffer1_1_24_16x16_p_71 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:55  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_31, align 1

ST_8: tmp_76 (162)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:56  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_48, i8 %buffer1_1_24_16x16_p_49, i8 %buffer1_1_24_16x16_p_50, i8 %buffer1_1_24_16x16_p_51, i8 %buffer1_1_24_16x16_p_52, i8 %buffer1_1_24_16x16_p_53, i8 %buffer1_1_24_16x16_p_54, i8 %buffer1_1_24_16x16_p_55, i8 %buffer1_1_24_16x16_p_56, i8 %buffer1_1_24_16x16_p_57, i8 %buffer1_1_24_16x16_p_58, i8 %buffer1_1_24_16x16_p_59, i8 %buffer1_1_24_16x16_p_60, i8 %buffer1_1_24_16x16_p_61, i8 %buffer1_1_24_16x16_p_62, i8 %buffer1_1_24_16x16_p_63, i8 %buffer1_1_24_16x16_p_64, i8 %buffer1_1_24_16x16_p_65, i8 %buffer1_1_24_16x16_p_66, i8 %buffer1_1_24_16x16_p_67, i8 %buffer1_1_24_16x16_p_68, i8 %buffer1_1_24_16x16_p_69, i8 %buffer1_1_24_16x16_p_70, i8 %buffer1_1_24_16x16_p_71, i5 %co)


 <State 9>: 6.43ns
ST_9: OP1_V (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_9: OP2_V (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:57  %OP2_V = sext i8 %tmp_76 to i16

ST_9: p_Val2_7 (164)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:58  %p_Val2_7 = mul i16 %OP1_V, %OP2_V

ST_9: tmp_201 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:64  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 5)


 <State 10>: 6.78ns
ST_10: tmp_77 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:59  %tmp_77 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_56, i6 0)

ST_10: tmp_123_cast (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:60  %tmp_123_cast = sext i14 %tmp_77 to i16

ST_10: p_Val2_57 (167)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:61  %p_Val2_57 = add i16 %tmp_123_cast, %p_Val2_7

ST_10: signbit (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 15)

ST_10: p_Val2_58 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:63  %p_Val2_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_57, i32 6, i32 13)

ST_10: tmp_78 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:65  %tmp_78 = zext i1 %tmp_201 to i8

ST_10: tmp_202 (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node carry)
_ifconv:66  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 13)

ST_10: p_Val2_59 (173)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:67  %p_Val2_59 = add i8 %p_Val2_58, %tmp_78

ST_10: newsignbit (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_59, i32 7)

ST_10: tmp_79 (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node carry)
_ifconv:69  %tmp_79 = xor i1 %newsignbit, true

ST_10: carry (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_202, %tmp_79

ST_10: tmp_80 (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:72  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_57, i32 14, i32 15)


 <State 11>: 8.28ns
ST_11: tmp_204 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 14)

ST_11: Range1_all_ones (179)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_80, -1

ST_11: Range1_all_zeros (180)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_80, 0

ST_11: deleted_zeros (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_11: tmp_81 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_81 = xor i1 %tmp_204, true

ST_11: p_41_i_i (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_81

ST_11: deleted_ones (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_11: p_38_i_i (185)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_11: p_not_i_i (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_11: brmerge_i_i6 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_11: tmp_82 (188)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:82  %tmp_82 = xor i1 %signbit, true

ST_11: overflow (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i6, %tmp_82

ST_11: brmerge40_demorgan_i (190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_11: tmp4_demorgan (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_11: tmp4 (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_11: underflow (193)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_11: brmerge_i_i_i (194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 12>: 4.14ns
ST_12: tmp5 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_82

ST_12: underflow_not (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_12: p_Val2_48_mux (197)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:91  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_59

ST_12: p_Val2_s_75 (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_75 = select i1 %underflow, i8 -128, i8 %p_Val2_59

ST_12: sum_V (199)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_75

ST_12: StgValue_208 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
_ifconv:94  br label %.preheader


 <State 13>: 4.64ns
ST_13: tmp (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_13: p_Val2_53 (205)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:1  %p_Val2_53 = load i8* %bias_V_addr, align 1

ST_13: tmp_s (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:2  %tmp_s = sext i8 %p_Val2_53 to i9

ST_13: p_Val2_54 (207)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:3  %p_Val2_54 = add i9 %tmp_s, %tmp

ST_13: isneg (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_54, i32 8)

ST_13: result_V (209)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:5  %result_V = add i8 %p_Val2_53, %p_Val2_s

ST_13: newsignbit_9 (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:6  %newsignbit_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

ST_13: w_6 (220)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:374
_ifconv1:16  %w_6 = add i5 %w, 1


 <State 14>: 7.39ns
ST_14: tmp_73 (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_73 = xor i1 %newsignbit_9, true

ST_14: underflow_9 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_9 = and i1 %isneg, %tmp_73

ST_14: brmerge_i_i (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_9

ST_14: isneg_not (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_14: brmerge9 (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_9, %isneg_not

ST_14: result_V_mux (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_14: p_result_V (217)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:381 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_9, i8 -128, i8 %result_V

ST_14: result_1 (218)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:381 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_14: StgValue_225 (219)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:382
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_14: StgValue_226 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:374
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15             (br               ) [ 011111111111111]
co                      (phi              ) [ 001011111111111]
co_cast                 (zext             ) [ 000000000000000]
co_cast_cast            (zext             ) [ 000000000000000]
tmp_183                 (bitconcatenate   ) [ 000000000000000]
p_shl2_cast             (zext             ) [ 000000000000000]
tmp_184                 (sub              ) [ 000000000000000]
tmp_197_cast            (sext             ) [ 000111111111111]
tmp_185                 (bitconcatenate   ) [ 000000000000000]
p_shl_cast              (zext             ) [ 000000000000000]
tmp_186                 (bitconcatenate   ) [ 000000000000000]
p_shl1_cast             (zext             ) [ 000000000000000]
tmp_187                 (add              ) [ 000111111111111]
exitcond5               (icmp             ) [ 001111111111111]
empty                   (speclooptripcount) [ 000000000000000]
co_6                    (add              ) [ 011111111111111]
StgValue_31             (br               ) [ 000000000000000]
bias_V_addr             (getelementptr    ) [ 000111111111111]
StgValue_33             (br               ) [ 001111111111111]
StgValue_34             (ret              ) [ 000000000000000]
h                       (phi              ) [ 000111111111111]
h_cast9_cast            (zext             ) [ 000000000000000]
tmp_188                 (add              ) [ 000000000000000]
p_shl3_cast             (bitconcatenate   ) [ 000000000000000]
tmp_189                 (bitconcatenate   ) [ 000000000000000]
p_shl4_cast             (zext             ) [ 000000000000000]
tmp_190                 (add              ) [ 000011111111111]
exitcond6               (icmp             ) [ 001111111111111]
empty_71                (speclooptripcount) [ 000000000000000]
StgValue_44             (br               ) [ 000000000000000]
StgValue_45             (br               ) [ 001111111111111]
StgValue_46             (br               ) [ 011111111111111]
w                       (phi              ) [ 000011111111110]
w_cast8_cast            (zext             ) [ 000000000000000]
tmp_191                 (add              ) [ 000000000000000]
tmp_205_cast            (zext             ) [ 000000000000000]
output_V_addr           (getelementptr    ) [ 000001111111111]
exitcond7               (icmp             ) [ 001111111111111]
empty_72                (speclooptripcount) [ 000000000000000]
StgValue_54             (br               ) [ 000000000000000]
StgValue_55             (br               ) [ 001111111111111]
h_6                     (add              ) [ 001111111111111]
StgValue_57             (br               ) [ 001111111111111]
p_Val2_s                (phi              ) [ 000001111111110]
m                       (phi              ) [ 000001000000000]
m_cast7_cast            (zext             ) [ 000000000000000]
tmp_192                 (add              ) [ 000000000000000]
tmp_193                 (shl              ) [ 000000000000000]
tmp_194                 (sub              ) [ 000000111111100]
exitcond8               (icmp             ) [ 001111111111111]
empty_73                (speclooptripcount) [ 000000000000000]
m_6                     (add              ) [ 001111111111111]
StgValue_67             (br               ) [ 000000000000000]
tmp2                    (add              ) [ 000000000000000]
tmp2_cast               (sext             ) [ 000000000000000]
tmp_74                  (add              ) [ 000000000000000]
tmp_195                 (bitconcatenate   ) [ 000000000000000]
p_shl6_cast             (zext             ) [ 000000000000000]
tmp_196                 (bitconcatenate   ) [ 000000000000000]
p_shl7_cast             (zext             ) [ 000000000000000]
tmp_197                 (add              ) [ 000000111111100]
StgValue_76             (br               ) [ 001111111111111]
p_Val2_56               (phi              ) [ 001111111110011]
n                       (phi              ) [ 000000100000000]
n_cast6_cast            (zext             ) [ 000000000000000]
tmp_198                 (add              ) [ 000000000000000]
tmp_212_cast            (zext             ) [ 000000000000000]
weight_V_addr           (getelementptr    ) [ 000000011000000]
exitcond                (icmp             ) [ 001111111111111]
empty_74                (speclooptripcount) [ 000000000000000]
n_6                     (add              ) [ 001111111111111]
StgValue_87             (br               ) [ 000000000000000]
tmp3                    (add              ) [ 000000000000000]
tmp3_cast               (sext             ) [ 000000000000000]
tmp_75                  (add              ) [ 000000000000000]
tmp_121_cast_cast       (zext             ) [ 000000000000000]
tmp_199                 (add              ) [ 000000010000000]
StgValue_93             (br               ) [ 001111111111111]
tmp_213_cast            (zext             ) [ 000000000000000]
buffer1_1_24_16x16_p    (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_25 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_26 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_27 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_28 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_29 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_30 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_31 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_32 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_33 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_34 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_35 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_36 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_37 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_38 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_39 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_40 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_41 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_42 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_43 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_44 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_45 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_46 (getelementptr    ) [ 000000001000000]
buffer1_1_24_16x16_p_47 (getelementptr    ) [ 000000001000000]
weight_V_load           (load             ) [ 000000000100000]
buffer1_1_24_16x16_p_48 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_49 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_50 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_51 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_52 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_53 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_54 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_55 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_56 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_57 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_58 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_59 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_60 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_61 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_62 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_63 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_64 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_65 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_66 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_67 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_68 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_69 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_70 (load             ) [ 000000000000000]
buffer1_1_24_16x16_p_71 (load             ) [ 000000000000000]
tmp_76                  (mux              ) [ 000000000100000]
OP1_V                   (sext             ) [ 000000000000000]
OP2_V                   (sext             ) [ 000000000000000]
p_Val2_7                (mul              ) [ 000000000010000]
tmp_201                 (bitselect        ) [ 000000000010000]
tmp_77                  (bitconcatenate   ) [ 000000000000000]
tmp_123_cast            (sext             ) [ 000000000000000]
p_Val2_57               (add              ) [ 000000000001000]
signbit                 (bitselect        ) [ 000000000001000]
p_Val2_58               (partselect       ) [ 000000000000000]
tmp_78                  (zext             ) [ 000000000000000]
tmp_202                 (bitselect        ) [ 000000000000000]
p_Val2_59               (add              ) [ 000000000001100]
newsignbit              (bitselect        ) [ 000000000001000]
tmp_79                  (xor              ) [ 000000000000000]
carry                   (and              ) [ 000000000001000]
tmp_80                  (partselect       ) [ 000000000001000]
tmp_204                 (bitselect        ) [ 000000000000000]
Range1_all_ones         (icmp             ) [ 000000000000000]
Range1_all_zeros        (icmp             ) [ 000000000000000]
deleted_zeros           (select           ) [ 000000000000000]
tmp_81                  (xor              ) [ 000000000000000]
p_41_i_i                (and              ) [ 000000000000000]
deleted_ones            (select           ) [ 000000000000000]
p_38_i_i                (and              ) [ 000000000000100]
p_not_i_i               (xor              ) [ 000000000000000]
brmerge_i_i6            (or               ) [ 000000000000000]
tmp_82                  (xor              ) [ 000000000000100]
overflow                (and              ) [ 000000000000000]
brmerge40_demorgan_i    (and              ) [ 000000000000100]
tmp4_demorgan           (or               ) [ 000000000000000]
tmp4                    (xor              ) [ 000000000000000]
underflow               (and              ) [ 000000000000100]
brmerge_i_i_i           (or               ) [ 000000000000100]
tmp5                    (or               ) [ 000000000000000]
underflow_not           (or               ) [ 000000000000000]
p_Val2_48_mux           (select           ) [ 000000000000000]
p_Val2_s_75             (select           ) [ 000000000000000]
sum_V                   (select           ) [ 001111111111111]
StgValue_208            (br               ) [ 001111111111111]
tmp                     (sext             ) [ 000000000000000]
p_Val2_53               (load             ) [ 000000000000000]
tmp_s                   (sext             ) [ 000000000000000]
p_Val2_54               (add              ) [ 000000000000000]
isneg                   (bitselect        ) [ 000000000000001]
result_V                (add              ) [ 000000000000001]
newsignbit_9            (bitselect        ) [ 000000000000001]
w_6                     (add              ) [ 001110000000001]
tmp_73                  (xor              ) [ 000000000000000]
underflow_9             (and              ) [ 000000000000000]
brmerge_i_i             (xor              ) [ 000000000000000]
isneg_not               (xor              ) [ 000000000000000]
brmerge9                (or               ) [ 000000000000000]
result_V_mux            (select           ) [ 000000000000000]
p_result_V              (select           ) [ 000000000000000]
result_1                (select           ) [ 000000000000000]
StgValue_225            (store            ) [ 000000000000000]
StgValue_226            (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_24_16x16_p_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_24_16x16_p_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_24_16x16_p_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_24_16x16_p_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_24_16x16_p_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_24_16x16_p_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_24_16x16_p_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_24_16x16_p_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_24_16x16_p_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_24_16x16_p_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_24_16x16_p_20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_24_16x16_p_19">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_24_16x16_p_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_24_16x16_p_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_24_16x16_p_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_24_16x16_p_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_24_16x16_p_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_24_16x16_p_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_24_16x16_p_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_24_16x16_p_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_24_16x16_p_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffer1_1_24_16x16_p_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buffer1_1_24_16x16_p_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="bias_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="3"/>
<pin id="148" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_53/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weight_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buffer1_1_24_16x16_p_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer1_1_24_16x16_p_25_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_25/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="buffer1_1_24_16x16_p_26_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_26/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buffer1_1_24_16x16_p_27_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_27/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buffer1_1_24_16x16_p_28_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_28/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer1_1_24_16x16_p_29_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_29/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buffer1_1_24_16x16_p_30_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_30/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buffer1_1_24_16x16_p_31_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_31/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buffer1_1_24_16x16_p_32_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_32/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buffer1_1_24_16x16_p_33_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_33/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buffer1_1_24_16x16_p_34_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_34/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buffer1_1_24_16x16_p_35_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_35/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="buffer1_1_24_16x16_p_36_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_36/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buffer1_1_24_16x16_p_37_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_37/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="buffer1_1_24_16x16_p_38_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_38/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buffer1_1_24_16x16_p_39_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_39/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="buffer1_1_24_16x16_p_40_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_40/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buffer1_1_24_16x16_p_41_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_41/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="buffer1_1_24_16x16_p_42_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_42/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="buffer1_1_24_16x16_p_43_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_43/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="buffer1_1_24_16x16_p_44_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_44/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="buffer1_1_24_16x16_p_45_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_45/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="buffer1_1_24_16x16_p_46_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_46/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="buffer1_1_24_16x16_p_47_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_47/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="328" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_48/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_49/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_50/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_51/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_52/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_53/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_54/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_55/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_56/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_57/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_58/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_59/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_60/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_61/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_62/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_63/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="412" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_64/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_65/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_66/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_67/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_68/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_69/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="442" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_70/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="447" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_71/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="StgValue_225_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="3"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/14 "/>
</bind>
</comp>

<comp id="453" class="1005" name="co_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="co_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="h_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="h_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="w_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="1"/>
<pin id="479" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="w_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_Val2_s_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Val2_s_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="1" slack="1"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="501" class="1005" name="m_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="1"/>
<pin id="503" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="505" class="1004" name="m_phi_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="1" slack="1"/>
<pin id="509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Val2_56_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_56 (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_Val2_56_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="8" slack="1"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_56/6 "/>
</bind>
</comp>

<comp id="524" class="1005" name="n_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="1"/>
<pin id="526" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="n_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="2" slack="0"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="co_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="co_cast_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_183_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_183/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl2_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_184_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_184/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_197_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_197_cast/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_185_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_185/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_shl_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_186_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_186/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_shl1_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_187_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_187/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="exitcond5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="5" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="co_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_6/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="h_cast9_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_188_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="10" slack="1"/>
<pin id="615" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_188/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl3_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="0"/>
<pin id="619" dir="0" index="1" bw="10" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_189_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="0" index="1" bw="10" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_189/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_shl4_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_190_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="11" slack="0"/>
<pin id="640" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_190/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="exitcond6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="w_cast8_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_191_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="1"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_191/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_205_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_205_cast/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="exitcond7_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="5" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="h_6_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_6/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="m_cast7_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_192_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="3"/>
<pin id="682" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_192/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_193_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_193/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_194_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="0"/>
<pin id="693" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_194/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="exitcond8_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="2" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="m_6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="2" slack="0"/>
<pin id="705" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_6/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp2_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_74_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="2"/>
<pin id="720" dir="0" index="1" bw="2" slack="0"/>
<pin id="721" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_195_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_195/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_shl6_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_196_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="0" index="1" bw="5" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_196/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_shl7_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_197_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="0" index="1" bw="9" slack="0"/>
<pin id="751" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_197/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="n_cast6_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_198_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="1"/>
<pin id="760" dir="0" index="1" bw="2" slack="0"/>
<pin id="761" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_198/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_212_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_212_cast/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="exitcond_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="0" index="1" bw="2" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="n_6_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_6/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp3_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_75_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="0"/>
<pin id="792" dir="0" index="1" bw="5" slack="2"/>
<pin id="793" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_121_cast_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="0"/>
<pin id="798" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_cast_cast/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_199_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="5" slack="0"/>
<pin id="802" dir="0" index="1" bw="10" slack="1"/>
<pin id="803" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_199/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_213_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_213_cast/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_76_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="0" index="3" bw="8" slack="0"/>
<pin id="837" dir="0" index="4" bw="8" slack="0"/>
<pin id="838" dir="0" index="5" bw="8" slack="0"/>
<pin id="839" dir="0" index="6" bw="8" slack="0"/>
<pin id="840" dir="0" index="7" bw="8" slack="0"/>
<pin id="841" dir="0" index="8" bw="8" slack="0"/>
<pin id="842" dir="0" index="9" bw="8" slack="0"/>
<pin id="843" dir="0" index="10" bw="8" slack="0"/>
<pin id="844" dir="0" index="11" bw="8" slack="0"/>
<pin id="845" dir="0" index="12" bw="8" slack="0"/>
<pin id="846" dir="0" index="13" bw="8" slack="0"/>
<pin id="847" dir="0" index="14" bw="8" slack="0"/>
<pin id="848" dir="0" index="15" bw="8" slack="0"/>
<pin id="849" dir="0" index="16" bw="8" slack="0"/>
<pin id="850" dir="0" index="17" bw="8" slack="0"/>
<pin id="851" dir="0" index="18" bw="8" slack="0"/>
<pin id="852" dir="0" index="19" bw="8" slack="0"/>
<pin id="853" dir="0" index="20" bw="8" slack="0"/>
<pin id="854" dir="0" index="21" bw="8" slack="0"/>
<pin id="855" dir="0" index="22" bw="8" slack="0"/>
<pin id="856" dir="0" index="23" bw="8" slack="0"/>
<pin id="857" dir="0" index="24" bw="8" slack="0"/>
<pin id="858" dir="0" index="25" bw="5" slack="6"/>
<pin id="859" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="OP1_V_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="OP2_V_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_Val2_7_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_201_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="16" slack="0"/>
<pin id="901" dir="0" index="2" bw="4" slack="0"/>
<pin id="902" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_201/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_77_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="14" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="4"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_123_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="0"/>
<pin id="916" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_123_cast/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Val2_57_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="1"/>
<pin id="921" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_57/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="signbit_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="16" slack="0"/>
<pin id="926" dir="0" index="2" bw="5" slack="0"/>
<pin id="927" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_Val2_58_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="0" index="2" bw="4" slack="0"/>
<pin id="935" dir="0" index="3" bw="5" slack="0"/>
<pin id="936" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_58/10 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_78_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_202_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="16" slack="0"/>
<pin id="947" dir="0" index="2" bw="5" slack="0"/>
<pin id="948" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_202/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Val2_59_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_59/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="newsignbit_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="4" slack="0"/>
<pin id="962" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_79_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_79/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="carry_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_80_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="2" slack="0"/>
<pin id="980" dir="0" index="1" bw="16" slack="0"/>
<pin id="981" dir="0" index="2" bw="5" slack="0"/>
<pin id="982" dir="0" index="3" bw="5" slack="0"/>
<pin id="983" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/10 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_204_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="16" slack="1"/>
<pin id="991" dir="0" index="2" bw="5" slack="0"/>
<pin id="992" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_204/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="Range1_all_ones_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="2" slack="1"/>
<pin id="997" dir="0" index="1" bw="2" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="Range1_all_zeros_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="1"/>
<pin id="1002" dir="0" index="1" bw="2" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/11 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="deleted_zeros_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/11 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_81_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="p_41_i_i_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="deleted_ones_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_38_i_i_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/11 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_not_i_i_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="brmerge_i_i6_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i6/11 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_82_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_82/11 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="overflow_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/11 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="brmerge40_demorgan_i_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/11 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp4_demorgan_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp4_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/11 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="underflow_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/11 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="brmerge_i_i_i_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/11 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp5_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="1"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="underflow_not_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="1"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/12 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_Val2_48_mux_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="0" index="2" bw="8" slack="2"/>
<pin id="1098" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_48_mux/12 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_Val2_s_75_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="0" index="1" bw="8" slack="0"/>
<pin id="1103" dir="0" index="2" bw="8" slack="2"/>
<pin id="1104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_75/12 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sum_V_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="8" slack="0"/>
<pin id="1109" dir="0" index="2" bw="8" slack="0"/>
<pin id="1110" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_s_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_Val2_54_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_54/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="isneg_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="9" slack="0"/>
<pin id="1131" dir="0" index="2" bw="5" slack="0"/>
<pin id="1132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/13 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="result_V_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="1"/>
<pin id="1139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="newsignbit_9_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="0" index="2" bw="4" slack="0"/>
<pin id="1146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_9/13 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="w_6_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="2"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_6/13 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_73_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="1"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="underflow_9_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_9/14 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="brmerge_i_i_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="0" index="1" bw="1" slack="1"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/14 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="isneg_not_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/14 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="brmerge9_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/14 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="result_V_mux_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="8" slack="0"/>
<pin id="1183" dir="0" index="2" bw="8" slack="1"/>
<pin id="1184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/14 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="p_result_V_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="8" slack="0"/>
<pin id="1190" dir="0" index="2" bw="8" slack="1"/>
<pin id="1191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/14 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="result_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="8" slack="0"/>
<pin id="1197" dir="0" index="2" bw="8" slack="0"/>
<pin id="1198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/14 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_197_cast_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="3"/>
<pin id="1205" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_197_cast "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_187_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="10" slack="1"/>
<pin id="1210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_187 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="co_6_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="0"/>
<pin id="1218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_6 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="bias_V_addr_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="5" slack="3"/>
<pin id="1223" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_190_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="14" slack="1"/>
<pin id="1228" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_190 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="output_V_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="13" slack="3"/>
<pin id="1236" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="h_6_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="5" slack="1"/>
<pin id="1244" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_6 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_194_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="9" slack="1"/>
<pin id="1249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_194 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="m_6_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="0"/>
<pin id="1257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_197_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="10" slack="1"/>
<pin id="1262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_197 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="weight_V_addr_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1273" class="1005" name="n_6_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="2" slack="0"/>
<pin id="1275" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_6 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_199_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="10" slack="1"/>
<pin id="1280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_199 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="buffer1_1_24_16x16_p_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="9" slack="1"/>
<pin id="1285" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

<comp id="1288" class="1005" name="buffer1_1_24_16x16_p_25_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="9" slack="1"/>
<pin id="1290" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_25 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="buffer1_1_24_16x16_p_26_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="9" slack="1"/>
<pin id="1295" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_26 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="buffer1_1_24_16x16_p_27_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="9" slack="1"/>
<pin id="1300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_27 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="buffer1_1_24_16x16_p_28_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="9" slack="1"/>
<pin id="1305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_28 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="buffer1_1_24_16x16_p_29_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="9" slack="1"/>
<pin id="1310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_29 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="buffer1_1_24_16x16_p_30_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="9" slack="1"/>
<pin id="1315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_30 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="buffer1_1_24_16x16_p_31_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="9" slack="1"/>
<pin id="1320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_31 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="buffer1_1_24_16x16_p_32_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="9" slack="1"/>
<pin id="1325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_32 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="buffer1_1_24_16x16_p_33_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="9" slack="1"/>
<pin id="1330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_33 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="buffer1_1_24_16x16_p_34_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="1"/>
<pin id="1335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_34 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="buffer1_1_24_16x16_p_35_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="9" slack="1"/>
<pin id="1340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_35 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="buffer1_1_24_16x16_p_36_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="1"/>
<pin id="1345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_36 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="buffer1_1_24_16x16_p_37_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="9" slack="1"/>
<pin id="1350" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_37 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="buffer1_1_24_16x16_p_38_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="9" slack="1"/>
<pin id="1355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_38 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="buffer1_1_24_16x16_p_39_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="9" slack="1"/>
<pin id="1360" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_39 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="buffer1_1_24_16x16_p_40_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="9" slack="1"/>
<pin id="1365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_40 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="buffer1_1_24_16x16_p_41_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="9" slack="1"/>
<pin id="1370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_41 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="buffer1_1_24_16x16_p_42_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="9" slack="1"/>
<pin id="1375" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_42 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="buffer1_1_24_16x16_p_43_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="9" slack="1"/>
<pin id="1380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_43 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="buffer1_1_24_16x16_p_44_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="9" slack="1"/>
<pin id="1385" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_44 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="buffer1_1_24_16x16_p_45_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="9" slack="1"/>
<pin id="1390" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_45 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="buffer1_1_24_16x16_p_46_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="9" slack="1"/>
<pin id="1395" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_46 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="buffer1_1_24_16x16_p_47_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="9" slack="1"/>
<pin id="1400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_47 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="weight_V_load_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="1"/>
<pin id="1405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_76_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="1"/>
<pin id="1410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="p_Val2_7_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="1"/>
<pin id="1415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_201_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_201 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="p_Val2_57_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="16" slack="1"/>
<pin id="1425" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_57 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="signbit_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1435" class="1005" name="p_Val2_59_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="8" slack="2"/>
<pin id="1437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_59 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="newsignbit_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1447" class="1005" name="carry_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="1"/>
<pin id="1449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_80_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="2" slack="1"/>
<pin id="1456" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="p_38_i_i_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_82_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="1"/>
<pin id="1467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="brmerge40_demorgan_i_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1475" class="1005" name="underflow_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="1"/>
<pin id="1477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1480" class="1005" name="brmerge_i_i_i_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1485" class="1005" name="sum_V_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1490" class="1005" name="isneg_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1497" class="1005" name="result_V_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="1"/>
<pin id="1499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1503" class="1005" name="newsignbit_9_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="1"/>
<pin id="1505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_9 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="w_6_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="5" slack="1"/>
<pin id="1512" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="333"><net_src comp="227" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="297" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="318" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="248" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="276" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="178" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="171" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="290" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="304" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="311" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="262" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="213" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="234" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="192" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="269" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="164" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="283" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="255" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="220" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="241" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="199" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="185" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="157" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="206" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="74" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="500"><net_src comp="493" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="501" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="522"><net_src comp="489" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="516" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="457" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="543"><net_src comp="457" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="457" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="540" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="60" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="457" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="457" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="66" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="574" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="457" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="68" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="457" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="74" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="469" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="630"><net_src comp="80" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="612" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="617" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="469" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="82" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="481" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="667"><net_src comp="481" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="465" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="74" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="505" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="679" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="505" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="94" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="505" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="505" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="90" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="465" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="60" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="62" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="64" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="718" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="66" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="732" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="528" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="772"><net_src comp="528" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="90" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="528" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="528" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="90" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="477" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="805" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="816"><net_src comp="805" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="817"><net_src comp="805" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="818"><net_src comp="805" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="819"><net_src comp="805" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="820"><net_src comp="805" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="821"><net_src comp="805" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="822"><net_src comp="805" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="823"><net_src comp="805" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="824"><net_src comp="805" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="825"><net_src comp="805" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="826"><net_src comp="805" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="827"><net_src comp="805" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="828"><net_src comp="805" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="829"><net_src comp="805" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="830"><net_src comp="805" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="831"><net_src comp="805" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="860"><net_src comp="96" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="861"><net_src comp="329" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="862"><net_src comp="334" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="863"><net_src comp="339" pin="2"/><net_sink comp="832" pin=3"/></net>

<net id="864"><net_src comp="344" pin="2"/><net_sink comp="832" pin=4"/></net>

<net id="865"><net_src comp="349" pin="2"/><net_sink comp="832" pin=5"/></net>

<net id="866"><net_src comp="354" pin="2"/><net_sink comp="832" pin=6"/></net>

<net id="867"><net_src comp="359" pin="2"/><net_sink comp="832" pin=7"/></net>

<net id="868"><net_src comp="364" pin="2"/><net_sink comp="832" pin=8"/></net>

<net id="869"><net_src comp="369" pin="2"/><net_sink comp="832" pin=9"/></net>

<net id="870"><net_src comp="374" pin="2"/><net_sink comp="832" pin=10"/></net>

<net id="871"><net_src comp="379" pin="2"/><net_sink comp="832" pin=11"/></net>

<net id="872"><net_src comp="384" pin="2"/><net_sink comp="832" pin=12"/></net>

<net id="873"><net_src comp="389" pin="2"/><net_sink comp="832" pin=13"/></net>

<net id="874"><net_src comp="394" pin="2"/><net_sink comp="832" pin=14"/></net>

<net id="875"><net_src comp="399" pin="2"/><net_sink comp="832" pin=15"/></net>

<net id="876"><net_src comp="404" pin="2"/><net_sink comp="832" pin=16"/></net>

<net id="877"><net_src comp="409" pin="2"/><net_sink comp="832" pin=17"/></net>

<net id="878"><net_src comp="414" pin="2"/><net_sink comp="832" pin=18"/></net>

<net id="879"><net_src comp="419" pin="2"/><net_sink comp="832" pin=19"/></net>

<net id="880"><net_src comp="424" pin="2"/><net_sink comp="832" pin=20"/></net>

<net id="881"><net_src comp="429" pin="2"/><net_sink comp="832" pin=21"/></net>

<net id="882"><net_src comp="434" pin="2"/><net_sink comp="832" pin=22"/></net>

<net id="883"><net_src comp="439" pin="2"/><net_sink comp="832" pin=23"/></net>

<net id="884"><net_src comp="444" pin="2"/><net_sink comp="832" pin=24"/></net>

<net id="885"><net_src comp="453" pin="1"/><net_sink comp="832" pin=25"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="98" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="100" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="911"><net_src comp="102" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="512" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="104" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="917"><net_src comp="906" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="928"><net_src comp="98" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="918" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="106" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="937"><net_src comp="108" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="918" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="110" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="112" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="949"><net_src comp="98" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="918" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="112" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="956"><net_src comp="931" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="941" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="963"><net_src comp="114" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="116" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="970"><net_src comp="958" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="118" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="944" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="984"><net_src comp="120" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="918" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="986"><net_src comp="122" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="987"><net_src comp="106" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="993"><net_src comp="98" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="122" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="90" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="58" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="995" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="1000" pin="2"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="988" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="118" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="1018" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="995" pin="2"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="995" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1005" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="118" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="118" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1041" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1023" pin="3"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="1030" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="118" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1051" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1093"><net_src comp="1085" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1099"><net_src comp="124" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="126" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="1089" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1094" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="1100" pin="3"/><net_sink comp="1106" pin=2"/></net>

<net id="1117"><net_src comp="489" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="146" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1114" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1133"><net_src comp="128" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="130" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1140"><net_src comp="146" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="489" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1147"><net_src comp="114" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="116" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1154"><net_src comp="477" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="74" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="118" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1174"><net_src comp="118" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1179"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1166" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="124" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1192"><net_src comp="1161" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="126" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1199"><net_src comp="1175" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1180" pin="3"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=2"/></net>

<net id="1202"><net_src comp="1194" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="1206"><net_src comp="562" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1211"><net_src comp="590" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1219"><net_src comp="602" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1224"><net_src comp="132" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1229"><net_src comp="637" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1237"><net_src comp="139" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1245"><net_src comp="669" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1250"><net_src comp="690" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1258"><net_src comp="702" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1263"><net_src comp="748" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1268"><net_src comp="150" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1276"><net_src comp="774" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1281"><net_src comp="800" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1286"><net_src comp="157" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1291"><net_src comp="164" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1296"><net_src comp="171" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1301"><net_src comp="178" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1306"><net_src comp="185" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1311"><net_src comp="192" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1316"><net_src comp="199" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1321"><net_src comp="206" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1326"><net_src comp="213" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1331"><net_src comp="220" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1336"><net_src comp="227" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1341"><net_src comp="234" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1346"><net_src comp="241" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1351"><net_src comp="248" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1356"><net_src comp="255" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1361"><net_src comp="262" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1366"><net_src comp="269" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1371"><net_src comp="276" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1376"><net_src comp="283" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1381"><net_src comp="290" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1386"><net_src comp="297" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1391"><net_src comp="304" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1396"><net_src comp="311" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1401"><net_src comp="318" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1406"><net_src comp="325" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1411"><net_src comp="832" pin="26"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1416"><net_src comp="892" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1421"><net_src comp="898" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1426"><net_src comp="918" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1431"><net_src comp="923" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1434"><net_src comp="1428" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1438"><net_src comp="952" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1094" pin=2"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="1100" pin=2"/></net>

<net id="1444"><net_src comp="958" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1450"><net_src comp="972" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1453"><net_src comp="1447" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1457"><net_src comp="978" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1463"><net_src comp="1030" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1468"><net_src comp="1046" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1473"><net_src comp="1057" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1478"><net_src comp="1074" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1483"><net_src comp="1079" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1488"><net_src comp="1106" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1493"><net_src comp="1128" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1496"><net_src comp="1490" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1500"><net_src comp="1136" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1180" pin=2"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1187" pin=2"/></net>

<net id="1506"><net_src comp="1142" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1509"><net_src comp="1503" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1513"><net_src comp="1150" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {14 }
	Port: buffer1_1_24_16x16_p_23 | {}
	Port: buffer1_1_24_16x16_p_22 | {}
	Port: buffer1_1_24_16x16_p_11 | {}
	Port: buffer1_1_24_16x16_p_6 | {}
	Port: buffer1_1_24_16x16_p_5 | {}
	Port: buffer1_1_24_16x16_p_4 | {}
	Port: buffer1_1_24_16x16_p_3 | {}
	Port: buffer1_1_24_16x16_p_2 | {}
	Port: buffer1_1_24_16x16_p_1 | {}
	Port: buffer1_1_24_16x16_p | {}
	Port: buffer1_1_24_16x16_p_21 | {}
	Port: buffer1_1_24_16x16_p_20 | {}
	Port: buffer1_1_24_16x16_p_19 | {}
	Port: buffer1_1_24_16x16_p_18 | {}
	Port: buffer1_1_24_16x16_p_17 | {}
	Port: buffer1_1_24_16x16_p_16 | {}
	Port: buffer1_1_24_16x16_p_15 | {}
	Port: buffer1_1_24_16x16_p_14 | {}
	Port: buffer1_1_24_16x16_p_13 | {}
	Port: buffer1_1_24_16x16_p_12 | {}
	Port: buffer1_1_24_16x16_p_10 | {}
	Port: buffer1_1_24_16x16_p_9 | {}
	Port: buffer1_1_24_16x16_p_8 | {}
	Port: buffer1_1_24_16x16_p_7 | {}
 - Input state : 
	Port: subconv_3x3_16_no_re : weight_V | {7 8 }
	Port: subconv_3x3_16_no_re : bias_V | {5 13 }
	Port: subconv_3x3_16_no_re : output_V | {}
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_23 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_22 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_11 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_6 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_5 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_4 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_3 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_2 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_1 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_21 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_20 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_19 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_18 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_17 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_16 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_15 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_14 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_13 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_12 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_10 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_9 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_8 | {7 8 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_7 | {7 8 }
  - Chain level:
	State 1
	State 2
		co_cast : 1
		co_cast_cast : 1
		tmp_183 : 1
		p_shl2_cast : 2
		tmp_184 : 3
		tmp_197_cast : 4
		tmp_185 : 1
		p_shl_cast : 2
		tmp_186 : 1
		p_shl1_cast : 2
		tmp_187 : 3
		exitcond5 : 1
		co_6 : 1
		StgValue_31 : 2
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_188 : 2
		p_shl3_cast : 3
		tmp_189 : 3
		p_shl4_cast : 4
		tmp_190 : 5
		exitcond6 : 1
		StgValue_44 : 2
	State 4
		w_cast8_cast : 1
		tmp_191 : 2
		tmp_205_cast : 3
		output_V_addr : 4
		exitcond7 : 1
		StgValue_54 : 2
	State 5
		m_cast7_cast : 1
		tmp_192 : 2
		tmp_193 : 3
		tmp_194 : 3
		exitcond8 : 1
		m_6 : 1
		StgValue_67 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_74 : 3
		tmp_195 : 4
		p_shl6_cast : 5
		tmp_196 : 4
		p_shl7_cast : 5
		tmp_197 : 6
	State 6
		n_cast6_cast : 1
		tmp_198 : 2
		tmp_212_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_6 : 1
		StgValue_87 : 2
		tmp3 : 1
		tmp3_cast : 2
		tmp_75 : 3
		tmp_121_cast_cast : 4
		tmp_199 : 5
	State 7
		buffer1_1_24_16x16_p : 1
		buffer1_1_24_16x16_p_25 : 1
		buffer1_1_24_16x16_p_26 : 1
		buffer1_1_24_16x16_p_27 : 1
		buffer1_1_24_16x16_p_28 : 1
		buffer1_1_24_16x16_p_29 : 1
		buffer1_1_24_16x16_p_30 : 1
		buffer1_1_24_16x16_p_31 : 1
		buffer1_1_24_16x16_p_32 : 1
		buffer1_1_24_16x16_p_33 : 1
		buffer1_1_24_16x16_p_34 : 1
		buffer1_1_24_16x16_p_35 : 1
		buffer1_1_24_16x16_p_36 : 1
		buffer1_1_24_16x16_p_37 : 1
		buffer1_1_24_16x16_p_38 : 1
		buffer1_1_24_16x16_p_39 : 1
		buffer1_1_24_16x16_p_40 : 1
		buffer1_1_24_16x16_p_41 : 1
		buffer1_1_24_16x16_p_42 : 1
		buffer1_1_24_16x16_p_43 : 1
		buffer1_1_24_16x16_p_44 : 1
		buffer1_1_24_16x16_p_45 : 1
		buffer1_1_24_16x16_p_46 : 1
		buffer1_1_24_16x16_p_47 : 1
		buffer1_1_24_16x16_p_48 : 2
		buffer1_1_24_16x16_p_49 : 2
		buffer1_1_24_16x16_p_50 : 2
		buffer1_1_24_16x16_p_51 : 2
		buffer1_1_24_16x16_p_52 : 2
		buffer1_1_24_16x16_p_53 : 2
		buffer1_1_24_16x16_p_54 : 2
		buffer1_1_24_16x16_p_55 : 2
		buffer1_1_24_16x16_p_56 : 2
		buffer1_1_24_16x16_p_57 : 2
		buffer1_1_24_16x16_p_58 : 2
		buffer1_1_24_16x16_p_59 : 2
		buffer1_1_24_16x16_p_60 : 2
		buffer1_1_24_16x16_p_61 : 2
		buffer1_1_24_16x16_p_62 : 2
		buffer1_1_24_16x16_p_63 : 2
		buffer1_1_24_16x16_p_64 : 2
		buffer1_1_24_16x16_p_65 : 2
		buffer1_1_24_16x16_p_66 : 2
		buffer1_1_24_16x16_p_67 : 2
		buffer1_1_24_16x16_p_68 : 2
		buffer1_1_24_16x16_p_69 : 2
		buffer1_1_24_16x16_p_70 : 2
		buffer1_1_24_16x16_p_71 : 2
	State 8
		tmp_76 : 1
	State 9
		p_Val2_7 : 1
		tmp_201 : 2
	State 10
		tmp_123_cast : 1
		p_Val2_57 : 2
		signbit : 3
		p_Val2_58 : 3
		tmp_202 : 3
		p_Val2_59 : 4
		newsignbit : 5
		tmp_79 : 6
		carry : 6
		tmp_80 : 3
	State 11
		deleted_zeros : 1
		tmp_81 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i6 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 12
	State 13
		tmp_s : 1
		p_Val2_54 : 2
		isneg : 3
		result_V : 1
		newsignbit_9 : 2
	State 14
		result_1 : 1
		StgValue_225 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_187_fu_590        |    0    |    32   |    14   |
|          |          co_6_fu_602         |    0    |    20   |    10   |
|          |        tmp_188_fu_612        |    0    |    35   |    15   |
|          |        tmp_190_fu_637        |    0    |    47   |    19   |
|          |        tmp_191_fu_653        |    0    |    47   |    19   |
|          |          h_6_fu_669          |    0    |    20   |    10   |
|          |        tmp_192_fu_679        |    0    |    29   |    13   |
|          |          m_6_fu_702          |    0    |    11   |    8    |
|          |          tmp2_fu_708         |    0    |    11   |    8    |
|          |         tmp_74_fu_718        |    0    |    20   |    10   |
|    add   |        tmp_197_fu_748        |    0    |    32   |    14   |
|          |        tmp_198_fu_758        |    0    |    32   |    14   |
|          |          n_6_fu_774          |    0    |    11   |    8    |
|          |          tmp3_fu_780         |    0    |    11   |    8    |
|          |         tmp_75_fu_790        |    0    |    20   |    10   |
|          |        tmp_199_fu_800        |    0    |    35   |    15   |
|          |       p_Val2_57_fu_918       |    0    |    53   |    21   |
|          |       p_Val2_59_fu_952       |    0    |    29   |    13   |
|          |       p_Val2_54_fu_1122      |    0    |    29   |    13   |
|          |       result_V_fu_1136       |    0    |    29   |    13   |
|          |          w_6_fu_1150         |    0    |    20   |    10   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_76_fu_832        |    0    |   150   |    45   |
|----------|------------------------------|---------|---------|---------|
|    sub   |        tmp_184_fu_556        |    0    |    26   |    12   |
|          |        tmp_194_fu_690        |    0    |    32   |    14   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        p_Val2_7_fu_892       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_1005    |    0    |    0    |    2    |
|          |     deleted_ones_fu_1023     |    0    |    0    |    2    |
|          |     p_Val2_48_mux_fu_1094    |    0    |    0    |    8    |
|  select  |      p_Val2_s_75_fu_1100     |    0    |    0    |    8    |
|          |         sum_V_fu_1106        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1180     |    0    |    0    |    8    |
|          |      p_result_V_fu_1187      |    0    |    0    |    8    |
|          |       result_1_fu_1194       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_79_fu_966        |    0    |    0    |    2    |
|          |        tmp_81_fu_1012        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_1035      |    0    |    0    |    2    |
|    xor   |        tmp_82_fu_1046        |    0    |    0    |    2    |
|          |         tmp4_fu_1068         |    0    |    0    |    2    |
|          |        tmp_73_fu_1156        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_1166     |    0    |    0    |    2    |
|          |       isneg_not_fu_1170      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_972         |    0    |    0    |    2    |
|          |       p_41_i_i_fu_1018       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_1030       |    0    |    0    |    2    |
|    and   |       overflow_fu_1051       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_1057 |    0    |    0    |    2    |
|          |       underflow_fu_1074      |    0    |    0    |    2    |
|          |      underflow_9_fu_1161     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     brmerge_i_i6_fu_1041     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_1062    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_1079    |    0    |    0    |    2    |
|          |         tmp5_fu_1085         |    0    |    0    |    2    |
|          |     underflow_not_fu_1089    |    0    |    0    |    2    |
|          |       brmerge9_fu_1175       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond5_fu_596       |    0    |    0    |    2    |
|          |       exitcond6_fu_643       |    0    |    0    |    2    |
|          |       exitcond7_fu_663       |    0    |    0    |    2    |
|   icmp   |       exitcond8_fu_696       |    0    |    0    |    1    |
|          |        exitcond_fu_768       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_995    |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_1000   |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        co_cast_fu_535        |    0    |    0    |    0    |
|          |      co_cast_cast_fu_540     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_552      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_574      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_586      |    0    |    0    |    0    |
|          |      h_cast9_cast_fu_608     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_633      |    0    |    0    |    0    |
|          |      w_cast8_cast_fu_649     |    0    |    0    |    0    |
|   zext   |      tmp_205_cast_fu_658     |    0    |    0    |    0    |
|          |      m_cast7_cast_fu_675     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_732      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_744      |    0    |    0    |    0    |
|          |      n_cast6_cast_fu_754     |    0    |    0    |    0    |
|          |      tmp_212_cast_fu_763     |    0    |    0    |    0    |
|          |   tmp_121_cast_cast_fu_796   |    0    |    0    |    0    |
|          |      tmp_213_cast_fu_805     |    0    |    0    |    0    |
|          |         tmp_78_fu_941        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_183_fu_544        |    0    |    0    |    0    |
|          |        tmp_185_fu_566        |    0    |    0    |    0    |
|          |        tmp_186_fu_578        |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_617      |    0    |    0    |    0    |
|          |        tmp_189_fu_625        |    0    |    0    |    0    |
|          |        tmp_195_fu_724        |    0    |    0    |    0    |
|          |        tmp_196_fu_736        |    0    |    0    |    0    |
|          |         tmp_77_fu_906        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_197_cast_fu_562     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_714       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_786       |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_886         |    0    |    0    |    0    |
|          |         OP2_V_fu_889         |    0    |    0    |    0    |
|          |      tmp_123_cast_fu_914     |    0    |    0    |    0    |
|          |          tmp_fu_1114         |    0    |    0    |    0    |
|          |         tmp_s_fu_1118        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        tmp_193_fu_684        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_201_fu_898        |    0    |    0    |    0    |
|          |        signbit_fu_923        |    0    |    0    |    0    |
|          |        tmp_202_fu_944        |    0    |    0    |    0    |
| bitselect|       newsignbit_fu_958      |    0    |    0    |    0    |
|          |        tmp_204_fu_988        |    0    |    0    |    0    |
|          |         isneg_fu_1128        |    0    |    0    |    0    |
|          |     newsignbit_9_fu_1142     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|       p_Val2_58_fu_931       |    0    |    0    |    0    |
|          |         tmp_80_fu_978        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   781   |   502   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      bias_V_addr_reg_1221      |    5   |
|  brmerge40_demorgan_i_reg_1470 |    1   |
|     brmerge_i_i_i_reg_1480     |    1   |
|buffer1_1_24_16x16_p_25_reg_1288|    9   |
|buffer1_1_24_16x16_p_26_reg_1293|    9   |
|buffer1_1_24_16x16_p_27_reg_1298|    9   |
|buffer1_1_24_16x16_p_28_reg_1303|    9   |
|buffer1_1_24_16x16_p_29_reg_1308|    9   |
|buffer1_1_24_16x16_p_30_reg_1313|    9   |
|buffer1_1_24_16x16_p_31_reg_1318|    9   |
|buffer1_1_24_16x16_p_32_reg_1323|    9   |
|buffer1_1_24_16x16_p_33_reg_1328|    9   |
|buffer1_1_24_16x16_p_34_reg_1333|    9   |
|buffer1_1_24_16x16_p_35_reg_1338|    9   |
|buffer1_1_24_16x16_p_36_reg_1343|    9   |
|buffer1_1_24_16x16_p_37_reg_1348|    9   |
|buffer1_1_24_16x16_p_38_reg_1353|    9   |
|buffer1_1_24_16x16_p_39_reg_1358|    9   |
|buffer1_1_24_16x16_p_40_reg_1363|    9   |
|buffer1_1_24_16x16_p_41_reg_1368|    9   |
|buffer1_1_24_16x16_p_42_reg_1373|    9   |
|buffer1_1_24_16x16_p_43_reg_1378|    9   |
|buffer1_1_24_16x16_p_44_reg_1383|    9   |
|buffer1_1_24_16x16_p_45_reg_1388|    9   |
|buffer1_1_24_16x16_p_46_reg_1393|    9   |
|buffer1_1_24_16x16_p_47_reg_1398|    9   |
|  buffer1_1_24_16x16_p_reg_1283 |    9   |
|         carry_reg_1447         |    1   |
|          co_6_reg_1216         |    5   |
|           co_reg_453           |    5   |
|          h_6_reg_1242          |    5   |
|            h_reg_465           |    5   |
|         isneg_reg_1490         |    1   |
|          m_6_reg_1255          |    2   |
|            m_reg_501           |    2   |
|          n_6_reg_1273          |    2   |
|            n_reg_524           |    2   |
|      newsignbit_9_reg_1503     |    1   |
|       newsignbit_reg_1441      |    1   |
|     output_V_addr_reg_1234     |   13   |
|        p_38_i_i_reg_1460       |    1   |
|        p_Val2_56_reg_512       |    8   |
|       p_Val2_57_reg_1423       |   16   |
|       p_Val2_59_reg_1435       |    8   |
|        p_Val2_7_reg_1413       |   16   |
|        p_Val2_s_reg_489        |    8   |
|        result_V_reg_1497       |    8   |
|        signbit_reg_1428        |    1   |
|         sum_V_reg_1485         |    8   |
|        tmp_187_reg_1208        |   10   |
|        tmp_190_reg_1226        |   14   |
|        tmp_194_reg_1247        |    9   |
|      tmp_197_cast_reg_1203     |    9   |
|        tmp_197_reg_1260        |   10   |
|        tmp_199_reg_1278        |   10   |
|        tmp_201_reg_1418        |    1   |
|         tmp_76_reg_1408        |    8   |
|         tmp_80_reg_1454        |    2   |
|         tmp_82_reg_1465        |    1   |
|       underflow_reg_1475       |    1   |
|          w_6_reg_1510          |    5   |
|            w_reg_477           |    5   |
|     weight_V_addr_reg_1265     |    8   |
|     weight_V_load_reg_1403     |    8   |
+--------------------------------+--------+
|              Total             |   443  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_329 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_359 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_374 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_379 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_389 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_394 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_399 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_404 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_409 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_414 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_419 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_424 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_434 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_439 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_444 |  p0  |   2  |   9  |   18   ||    9    |
|     co_reg_453    |  p0  |   2  |   5  |   10   ||    9    |
|     h_reg_465     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_477     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_489 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   478  ||  44.464 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   781  |   502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   44   |    -   |   252  |
|  Register |    -   |    -   |   443  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   44   |  1224  |   754  |
+-----------+--------+--------+--------+--------+
