
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.22

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: current_state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: current_state[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ current_state[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.29    0.29 ^ current_state[2]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         current_state[2] (net)
                  0.05    0.00    0.29 ^ _14_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.02    0.04    0.33 v _14_/Y (sky130_fd_sc_hd__nor2_1)
                                         _07_ (net)
                  0.02    0.00    0.33 v _15_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.39 ^ _15_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.06    0.00    0.39 ^ current_state[2]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ current_state[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by core_clock)
Endpoint: current_state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     3    0.01    0.00    0.00    0.40 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    0.40 v _10_/A_N (sky130_fd_sc_hd__nand2b_4)
     3    0.01    0.04    0.12    0.52 v _10_/Y (sky130_fd_sc_hd__nand2b_4)
                                         _06_ (net)
                  0.04    0.00    0.52 v _11_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.00    0.04    0.14    0.66 v _11_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _03_ (net)
                  0.04    0.00    0.66 v current_state[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ current_state[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    1.88   library setup time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by core_clock)
Endpoint: current_state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     3    0.01    0.00    0.00    0.40 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    0.40 v _10_/A_N (sky130_fd_sc_hd__nand2b_4)
     3    0.01    0.04    0.12    0.52 v _10_/Y (sky130_fd_sc_hd__nand2b_4)
                                         _06_ (net)
                  0.04    0.00    0.52 v _11_/B1_N (sky130_fd_sc_hd__a21boi_2)
     1    0.00    0.04    0.14    0.66 v _11_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _03_ (net)
                  0.04    0.00    0.66 v current_state[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ current_state[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    1.88   library setup time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.54e-05   1.04e-06   3.29e-11   8.65e-05  91.7%
Combinational          4.91e-06   2.96e-06   2.16e-11   7.87e-06   8.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.03e-05   4.00e-06   5.44e-11   9.43e-05 100.0%
                          95.8%       4.2%       0.0%
