|dsa_top
clk => clk.IN4
rst => rst.IN3
start => seq_enable.OUTPUTSELECT
start => simd_enable.OUTPUTSELECT
mode_simd => active_fetch_req.OUTPUTSELECT
mode_simd => active_dp_start.OUTPUTSELECT
mode_simd => active_write_enable.OUTPUTSELECT
mode_simd => active_x[15].OUTPUTSELECT
mode_simd => active_x[14].OUTPUTSELECT
mode_simd => active_x[13].OUTPUTSELECT
mode_simd => active_x[12].OUTPUTSELECT
mode_simd => active_x[11].OUTPUTSELECT
mode_simd => active_x[10].OUTPUTSELECT
mode_simd => active_x[9].OUTPUTSELECT
mode_simd => active_x[8].OUTPUTSELECT
mode_simd => active_x[7].OUTPUTSELECT
mode_simd => active_x[6].OUTPUTSELECT
mode_simd => active_x[5].OUTPUTSELECT
mode_simd => active_x[4].OUTPUTSELECT
mode_simd => active_x[3].OUTPUTSELECT
mode_simd => active_x[2].OUTPUTSELECT
mode_simd => active_x[1].OUTPUTSELECT
mode_simd => active_x[0].OUTPUTSELECT
mode_simd => active_y[15].OUTPUTSELECT
mode_simd => active_y[14].OUTPUTSELECT
mode_simd => active_y[13].OUTPUTSELECT
mode_simd => active_y[12].OUTPUTSELECT
mode_simd => active_y[11].OUTPUTSELECT
mode_simd => active_y[10].OUTPUTSELECT
mode_simd => active_y[9].OUTPUTSELECT
mode_simd => active_y[8].OUTPUTSELECT
mode_simd => active_y[7].OUTPUTSELECT
mode_simd => active_y[6].OUTPUTSELECT
mode_simd => active_y[5].OUTPUTSELECT
mode_simd => active_y[4].OUTPUTSELECT
mode_simd => active_y[3].OUTPUTSELECT
mode_simd => active_y[2].OUTPUTSELECT
mode_simd => active_y[1].OUTPUTSELECT
mode_simd => active_y[0].OUTPUTSELECT
mode_simd => active_write_index[3].OUTPUTSELECT
mode_simd => active_write_index[2].OUTPUTSELECT
mode_simd => active_write_index[1].OUTPUTSELECT
mode_simd => active_write_index[0].OUTPUTSELECT
mode_simd => simd_enable.DATAB
mode_simd => int_mem_addr.OUTPUTSELECT
mode_simd => int_mem_addr.OUTPUTSELECT
mode_simd => int_mem_addr.OUTPUTSELECT
mode_simd => int_mem_addr.OUTPUTSELECT
mode_simd => int_mem_data_in[7].OUTPUTSELECT
mode_simd => int_mem_data_in[6].OUTPUTSELECT
mode_simd => int_mem_data_in[5].OUTPUTSELECT
mode_simd => int_mem_data_in[4].OUTPUTSELECT
mode_simd => int_mem_data_in[3].OUTPUTSELECT
mode_simd => int_mem_data_in[2].OUTPUTSELECT
mode_simd => int_mem_data_in[1].OUTPUTSELECT
mode_simd => int_mem_data_in[0].OUTPUTSELECT
mode_simd => dsa_pixel_fetch_unified:fetch_unit.mode_simd
mode_simd => comb.IN1
mode_simd => Add3.IN29
mode_simd => Add3.IN28
mode_simd => seq_enable.DATAB
mode_simd => comb.IN1
img_width_in[0] => Mult0.IN15
img_width_in[0] => dsa_pixel_fetch_unified:fetch_unit.img_width[0]
img_width_in[1] => Mult0.IN14
img_width_in[1] => dsa_pixel_fetch_unified:fetch_unit.img_width[1]
img_width_in[2] => Mult0.IN13
img_width_in[2] => dsa_pixel_fetch_unified:fetch_unit.img_width[2]
img_width_in[3] => Mult0.IN12
img_width_in[3] => dsa_pixel_fetch_unified:fetch_unit.img_width[3]
img_width_in[4] => Mult0.IN11
img_width_in[4] => dsa_pixel_fetch_unified:fetch_unit.img_width[4]
img_width_in[5] => Mult0.IN10
img_width_in[5] => dsa_pixel_fetch_unified:fetch_unit.img_width[5]
img_width_in[6] => Mult0.IN9
img_width_in[6] => dsa_pixel_fetch_unified:fetch_unit.img_width[6]
img_width_in[7] => Mult0.IN8
img_width_in[7] => dsa_pixel_fetch_unified:fetch_unit.img_width[7]
img_width_in[8] => Mult0.IN7
img_width_in[8] => dsa_pixel_fetch_unified:fetch_unit.img_width[8]
img_width_in[9] => Mult0.IN6
img_width_in[9] => dsa_pixel_fetch_unified:fetch_unit.img_width[9]
img_width_in[10] => Mult0.IN5
img_width_in[10] => dsa_pixel_fetch_unified:fetch_unit.img_width[10]
img_width_in[11] => Mult0.IN4
img_width_in[11] => dsa_pixel_fetch_unified:fetch_unit.img_width[11]
img_width_in[12] => Mult0.IN3
img_width_in[12] => dsa_pixel_fetch_unified:fetch_unit.img_width[12]
img_width_in[13] => Mult0.IN2
img_width_in[13] => dsa_pixel_fetch_unified:fetch_unit.img_width[13]
img_width_in[14] => Mult0.IN1
img_width_in[14] => dsa_pixel_fetch_unified:fetch_unit.img_width[14]
img_width_in[15] => Mult0.IN0
img_width_in[15] => dsa_pixel_fetch_unified:fetch_unit.img_width[15]
img_height_in[0] => Mult1.IN15
img_height_in[0] => dsa_pixel_fetch_unified:fetch_unit.img_height[0]
img_height_in[1] => Mult1.IN14
img_height_in[1] => dsa_pixel_fetch_unified:fetch_unit.img_height[1]
img_height_in[2] => Mult1.IN13
img_height_in[2] => dsa_pixel_fetch_unified:fetch_unit.img_height[2]
img_height_in[3] => Mult1.IN12
img_height_in[3] => dsa_pixel_fetch_unified:fetch_unit.img_height[3]
img_height_in[4] => Mult1.IN11
img_height_in[4] => dsa_pixel_fetch_unified:fetch_unit.img_height[4]
img_height_in[5] => Mult1.IN10
img_height_in[5] => dsa_pixel_fetch_unified:fetch_unit.img_height[5]
img_height_in[6] => Mult1.IN9
img_height_in[6] => dsa_pixel_fetch_unified:fetch_unit.img_height[6]
img_height_in[7] => Mult1.IN8
img_height_in[7] => dsa_pixel_fetch_unified:fetch_unit.img_height[7]
img_height_in[8] => Mult1.IN7
img_height_in[8] => dsa_pixel_fetch_unified:fetch_unit.img_height[8]
img_height_in[9] => Mult1.IN6
img_height_in[9] => dsa_pixel_fetch_unified:fetch_unit.img_height[9]
img_height_in[10] => Mult1.IN5
img_height_in[10] => dsa_pixel_fetch_unified:fetch_unit.img_height[10]
img_height_in[11] => Mult1.IN4
img_height_in[11] => dsa_pixel_fetch_unified:fetch_unit.img_height[11]
img_height_in[12] => Mult1.IN3
img_height_in[12] => dsa_pixel_fetch_unified:fetch_unit.img_height[12]
img_height_in[13] => Mult1.IN2
img_height_in[13] => dsa_pixel_fetch_unified:fetch_unit.img_height[13]
img_height_in[14] => Mult1.IN1
img_height_in[14] => dsa_pixel_fetch_unified:fetch_unit.img_height[14]
img_height_in[15] => Mult1.IN0
img_height_in[15] => dsa_pixel_fetch_unified:fetch_unit.img_height[15]
scale_factor[0] => Mult0.IN23
scale_factor[0] => Mult1.IN23
scale_factor[0] => Div0.IN24
scale_factor[0] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[0]
scale_factor[0] => Equal0.IN7
scale_factor[1] => Mult0.IN22
scale_factor[1] => Mult1.IN22
scale_factor[1] => Div0.IN23
scale_factor[1] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[1]
scale_factor[1] => Equal0.IN6
scale_factor[2] => Mult0.IN21
scale_factor[2] => Mult1.IN21
scale_factor[2] => Div0.IN22
scale_factor[2] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[2]
scale_factor[2] => Equal0.IN5
scale_factor[3] => Mult0.IN20
scale_factor[3] => Mult1.IN20
scale_factor[3] => Div0.IN21
scale_factor[3] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[3]
scale_factor[3] => Equal0.IN4
scale_factor[4] => Mult0.IN19
scale_factor[4] => Mult1.IN19
scale_factor[4] => Div0.IN20
scale_factor[4] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[4]
scale_factor[4] => Equal0.IN3
scale_factor[5] => Mult0.IN18
scale_factor[5] => Mult1.IN18
scale_factor[5] => Div0.IN19
scale_factor[5] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[5]
scale_factor[5] => Equal0.IN2
scale_factor[6] => Mult0.IN17
scale_factor[6] => Mult1.IN17
scale_factor[6] => Div0.IN18
scale_factor[6] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[6]
scale_factor[6] => Equal0.IN1
scale_factor[7] => Mult0.IN16
scale_factor[7] => Mult1.IN16
scale_factor[7] => Div0.IN17
scale_factor[7] => dsa_pixel_fetch_unified:fetch_unit.scale_factor[7]
scale_factor[7] => Equal0.IN0
ext_mem_write_en => always2.IN1
ext_mem_write_en => external_access.IN0
ext_mem_write_en => final_mem_write_en.DATAB
ext_mem_read_en => always2.IN1
ext_mem_read_en => external_access.IN1
ext_mem_read_en => final_mem_read_en.DATAB
ext_mem_addr[0] => final_mem_addr.DATAB
ext_mem_addr[1] => final_mem_addr.DATAB
ext_mem_addr[2] => final_mem_addr.DATAB
ext_mem_addr[3] => final_mem_addr.DATAB
ext_mem_addr[4] => final_mem_addr.DATAB
ext_mem_addr[5] => final_mem_addr.DATAB
ext_mem_addr[6] => final_mem_addr.DATAB
ext_mem_addr[7] => final_mem_addr.DATAB
ext_mem_addr[8] => final_mem_addr.DATAB
ext_mem_addr[9] => final_mem_addr.DATAB
ext_mem_addr[10] => final_mem_addr.DATAB
ext_mem_addr[11] => final_mem_addr.DATAB
ext_mem_addr[12] => final_mem_addr.DATAB
ext_mem_addr[13] => final_mem_addr.DATAB
ext_mem_addr[14] => final_mem_addr.DATAB
ext_mem_addr[15] => final_mem_addr.DATAB
ext_mem_addr[16] => final_mem_addr.DATAB
ext_mem_addr[17] => final_mem_addr.DATAB
ext_mem_data_in[0] => final_mem_data_in.DATAB
ext_mem_data_in[1] => final_mem_data_in.DATAB
ext_mem_data_in[2] => final_mem_data_in.DATAB
ext_mem_data_in[3] => final_mem_data_in.DATAB
ext_mem_data_in[4] => final_mem_data_in.DATAB
ext_mem_data_in[5] => final_mem_data_in.DATAB
ext_mem_data_in[6] => final_mem_data_in.DATAB
ext_mem_data_in[7] => final_mem_data_in.DATAB
ext_mem_data_out[0] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[1] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[2] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[3] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[4] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[5] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[6] <= dsa_mem_interface:mem_inst.data_out
ext_mem_data_out[7] <= dsa_mem_interface:mem_inst.data_out
busy <= <GND>
ready <= <GND>
progress[0] <= <GND>
progress[1] <= <GND>
progress[2] <= <GND>
progress[3] <= <GND>
progress[4] <= <GND>
progress[5] <= <GND>
progress[6] <= <GND>
progress[7] <= <GND>
progress[8] <= <GND>
progress[9] <= <GND>
progress[10] <= <GND>
progress[11] <= <GND>
progress[12] <= <GND>
progress[13] <= <GND>
progress[14] <= <GND>
progress[15] <= <GND>
flops_count[0] <= <GND>
flops_count[1] <= <GND>
flops_count[2] <= <GND>
flops_count[3] <= flops_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[4] <= flops_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[5] <= flops_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[6] <= flops_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[7] <= flops_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[8] <= flops_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[9] <= flops_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[10] <= flops_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[11] <= flops_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[12] <= flops_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[13] <= flops_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[14] <= flops_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[15] <= flops_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[16] <= flops_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[17] <= flops_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[18] <= flops_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[19] <= flops_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[20] <= flops_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[21] <= flops_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[22] <= flops_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[23] <= flops_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[24] <= flops_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[25] <= flops_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[26] <= flops_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[27] <= flops_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[28] <= flops_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[29] <= flops_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[30] <= flops_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flops_count[31] <= flops_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[0] <= mem_reads_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[1] <= mem_reads_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[2] <= mem_reads_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[3] <= mem_reads_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[4] <= mem_reads_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[5] <= mem_reads_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[6] <= mem_reads_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[7] <= mem_reads_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[8] <= mem_reads_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[9] <= mem_reads_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[10] <= mem_reads_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[11] <= mem_reads_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[12] <= mem_reads_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[13] <= mem_reads_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[14] <= mem_reads_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[15] <= mem_reads_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[16] <= mem_reads_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[17] <= mem_reads_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[18] <= mem_reads_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[19] <= mem_reads_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[20] <= mem_reads_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[21] <= mem_reads_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[22] <= mem_reads_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[23] <= mem_reads_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[24] <= mem_reads_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[25] <= mem_reads_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[26] <= mem_reads_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[27] <= mem_reads_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[28] <= mem_reads_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[29] <= mem_reads_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[30] <= mem_reads_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reads_count[31] <= mem_reads_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[0] <= mem_writes_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[1] <= mem_writes_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[2] <= mem_writes_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[3] <= mem_writes_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[4] <= mem_writes_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[5] <= mem_writes_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[6] <= mem_writes_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[7] <= mem_writes_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[8] <= mem_writes_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[9] <= mem_writes_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[10] <= mem_writes_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[11] <= mem_writes_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[12] <= mem_writes_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[13] <= mem_writes_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[14] <= mem_writes_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[15] <= mem_writes_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[16] <= mem_writes_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[17] <= mem_writes_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[18] <= mem_writes_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[19] <= mem_writes_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[20] <= mem_writes_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[21] <= mem_writes_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[22] <= mem_writes_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[23] <= mem_writes_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[24] <= mem_writes_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[25] <= mem_writes_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[26] <= mem_writes_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[27] <= mem_writes_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[28] <= mem_writes_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[29] <= mem_writes_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[30] <= mem_writes_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_writes_count[31] <= mem_writes_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_control_fsm_sequential:fsm_seq
clk => pixels_processed[0].CLK
clk => pixels_processed[1].CLK
clk => pixels_processed[2].CLK
clk => pixels_processed[3].CLK
clk => pixels_processed[4].CLK
clk => pixels_processed[5].CLK
clk => pixels_processed[6].CLK
clk => pixels_processed[7].CLK
clk => pixels_processed[8].CLK
clk => pixels_processed[9].CLK
clk => pixels_processed[10].CLK
clk => pixels_processed[11].CLK
clk => pixels_processed[12].CLK
clk => pixels_processed[13].CLK
clk => pixels_processed[14].CLK
clk => pixels_processed[15].CLK
clk => pixels_processed[16].CLK
clk => pixels_processed[17].CLK
clk => pixels_processed[18].CLK
clk => pixels_processed[19].CLK
clk => pixels_processed[20].CLK
clk => pixels_processed[21].CLK
clk => pixels_processed[22].CLK
clk => pixels_processed[23].CLK
clk => pixels_processed[24].CLK
clk => pixels_processed[25].CLK
clk => pixels_processed[26].CLK
clk => pixels_processed[27].CLK
clk => pixels_processed[28].CLK
clk => pixels_processed[29].CLK
clk => pixels_processed[30].CLK
clk => pixels_processed[31].CLK
clk => y_reg[0].CLK
clk => y_reg[1].CLK
clk => y_reg[2].CLK
clk => y_reg[3].CLK
clk => y_reg[4].CLK
clk => y_reg[5].CLK
clk => y_reg[6].CLK
clk => y_reg[7].CLK
clk => y_reg[8].CLK
clk => y_reg[9].CLK
clk => y_reg[10].CLK
clk => y_reg[11].CLK
clk => y_reg[12].CLK
clk => y_reg[13].CLK
clk => y_reg[14].CLK
clk => y_reg[15].CLK
clk => x_reg[0].CLK
clk => x_reg[1].CLK
clk => x_reg[2].CLK
clk => x_reg[3].CLK
clk => x_reg[4].CLK
clk => x_reg[5].CLK
clk => x_reg[6].CLK
clk => x_reg[7].CLK
clk => x_reg[8].CLK
clk => x_reg[9].CLK
clk => x_reg[10].CLK
clk => x_reg[11].CLK
clk => x_reg[12].CLK
clk => x_reg[13].CLK
clk => x_reg[14].CLK
clk => x_reg[15].CLK
clk => state~1.DATAIN
rst => pixels_processed[0].ACLR
rst => pixels_processed[1].ACLR
rst => pixels_processed[2].ACLR
rst => pixels_processed[3].ACLR
rst => pixels_processed[4].ACLR
rst => pixels_processed[5].ACLR
rst => pixels_processed[6].ACLR
rst => pixels_processed[7].ACLR
rst => pixels_processed[8].ACLR
rst => pixels_processed[9].ACLR
rst => pixels_processed[10].ACLR
rst => pixels_processed[11].ACLR
rst => pixels_processed[12].ACLR
rst => pixels_processed[13].ACLR
rst => pixels_processed[14].ACLR
rst => pixels_processed[15].ACLR
rst => pixels_processed[16].ACLR
rst => pixels_processed[17].ACLR
rst => pixels_processed[18].ACLR
rst => pixels_processed[19].ACLR
rst => pixels_processed[20].ACLR
rst => pixels_processed[21].ACLR
rst => pixels_processed[22].ACLR
rst => pixels_processed[23].ACLR
rst => pixels_processed[24].ACLR
rst => pixels_processed[25].ACLR
rst => pixels_processed[26].ACLR
rst => pixels_processed[27].ACLR
rst => pixels_processed[28].ACLR
rst => pixels_processed[29].ACLR
rst => pixels_processed[30].ACLR
rst => pixels_processed[31].ACLR
rst => y_reg[0].ACLR
rst => y_reg[1].ACLR
rst => y_reg[2].ACLR
rst => y_reg[3].ACLR
rst => y_reg[4].ACLR
rst => y_reg[5].ACLR
rst => y_reg[6].ACLR
rst => y_reg[7].ACLR
rst => y_reg[8].ACLR
rst => y_reg[9].ACLR
rst => y_reg[10].ACLR
rst => y_reg[11].ACLR
rst => y_reg[12].ACLR
rst => y_reg[13].ACLR
rst => y_reg[14].ACLR
rst => y_reg[15].ACLR
rst => x_reg[0].ACLR
rst => x_reg[1].ACLR
rst => x_reg[2].ACLR
rst => x_reg[3].ACLR
rst => x_reg[4].ACLR
rst => x_reg[5].ACLR
rst => x_reg[6].ACLR
rst => x_reg[7].ACLR
rst => x_reg[8].ACLR
rst => x_reg[9].ACLR
rst => x_reg[10].ACLR
rst => x_reg[11].ACLR
rst => x_reg[12].ACLR
rst => x_reg[13].ACLR
rst => x_reg[14].ACLR
rst => x_reg[15].ACLR
rst => state~3.DATAIN
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
img_width_out[0] => Mult0.IN15
img_width_out[0] => LessThan0.IN32
img_width_out[1] => Mult0.IN14
img_width_out[1] => LessThan0.IN31
img_width_out[2] => Mult0.IN13
img_width_out[2] => LessThan0.IN30
img_width_out[3] => Mult0.IN12
img_width_out[3] => LessThan0.IN29
img_width_out[4] => Mult0.IN11
img_width_out[4] => LessThan0.IN28
img_width_out[5] => Mult0.IN10
img_width_out[5] => LessThan0.IN27
img_width_out[6] => Mult0.IN9
img_width_out[6] => LessThan0.IN26
img_width_out[7] => Mult0.IN8
img_width_out[7] => LessThan0.IN25
img_width_out[8] => Mult0.IN7
img_width_out[8] => LessThan0.IN24
img_width_out[9] => Mult0.IN6
img_width_out[9] => LessThan0.IN23
img_width_out[10] => Mult0.IN5
img_width_out[10] => LessThan0.IN22
img_width_out[11] => Mult0.IN4
img_width_out[11] => LessThan0.IN21
img_width_out[12] => Mult0.IN3
img_width_out[12] => LessThan0.IN20
img_width_out[13] => Mult0.IN2
img_width_out[13] => LessThan0.IN19
img_width_out[14] => Mult0.IN1
img_width_out[14] => LessThan0.IN18
img_width_out[15] => Mult0.IN0
img_width_out[15] => LessThan0.IN17
img_height_out[0] => Mult0.IN31
img_height_out[1] => Mult0.IN30
img_height_out[2] => Mult0.IN29
img_height_out[3] => Mult0.IN28
img_height_out[4] => Mult0.IN27
img_height_out[5] => Mult0.IN26
img_height_out[6] => Mult0.IN25
img_height_out[7] => Mult0.IN24
img_height_out[8] => Mult0.IN23
img_height_out[9] => Mult0.IN22
img_height_out[10] => Mult0.IN21
img_height_out[11] => Mult0.IN20
img_height_out[12] => Mult0.IN19
img_height_out[13] => Mult0.IN18
img_height_out[14] => Mult0.IN17
img_height_out[15] => Mult0.IN16
fetch_req <= fetch_req.DB_MAX_OUTPUT_PORT_TYPE
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
dp_start <= dp_start.DB_MAX_OUTPUT_PORT_TYPE
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
write_enable <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
current_x[0] <= x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
current_x[1] <= x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
current_x[2] <= x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
current_x[3] <= x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
current_x[4] <= x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
current_x[5] <= x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
current_x[6] <= x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
current_x[7] <= x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
current_x[8] <= x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
current_x[9] <= x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
current_x[10] <= x_reg[10].DB_MAX_OUTPUT_PORT_TYPE
current_x[11] <= x_reg[11].DB_MAX_OUTPUT_PORT_TYPE
current_x[12] <= x_reg[12].DB_MAX_OUTPUT_PORT_TYPE
current_x[13] <= x_reg[13].DB_MAX_OUTPUT_PORT_TYPE
current_x[14] <= x_reg[14].DB_MAX_OUTPUT_PORT_TYPE
current_x[15] <= x_reg[15].DB_MAX_OUTPUT_PORT_TYPE
current_y[0] <= y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
current_y[1] <= y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
current_y[2] <= y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
current_y[3] <= y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
current_y[4] <= y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
current_y[5] <= y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
current_y[6] <= y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
current_y[7] <= y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
current_y[8] <= y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
current_y[9] <= y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
current_y[10] <= y_reg[10].DB_MAX_OUTPUT_PORT_TYPE
current_y[11] <= y_reg[11].DB_MAX_OUTPUT_PORT_TYPE
current_y[12] <= y_reg[12].DB_MAX_OUTPUT_PORT_TYPE
current_y[13] <= y_reg[13].DB_MAX_OUTPUT_PORT_TYPE
current_y[14] <= y_reg[14].DB_MAX_OUTPUT_PORT_TYPE
current_y[15] <= y_reg[15].DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_control_fsm_simd:fsm_simd
clk => pixels_processed[0].CLK
clk => pixels_processed[1].CLK
clk => pixels_processed[2].CLK
clk => pixels_processed[3].CLK
clk => pixels_processed[4].CLK
clk => pixels_processed[5].CLK
clk => pixels_processed[6].CLK
clk => pixels_processed[7].CLK
clk => pixels_processed[8].CLK
clk => pixels_processed[9].CLK
clk => pixels_processed[10].CLK
clk => pixels_processed[11].CLK
clk => pixels_processed[12].CLK
clk => pixels_processed[13].CLK
clk => pixels_processed[14].CLK
clk => pixels_processed[15].CLK
clk => pixels_processed[16].CLK
clk => pixels_processed[17].CLK
clk => pixels_processed[18].CLK
clk => pixels_processed[19].CLK
clk => pixels_processed[20].CLK
clk => pixels_processed[21].CLK
clk => pixels_processed[22].CLK
clk => pixels_processed[23].CLK
clk => pixels_processed[24].CLK
clk => pixels_processed[25].CLK
clk => pixels_processed[26].CLK
clk => pixels_processed[27].CLK
clk => pixels_processed[28].CLK
clk => pixels_processed[29].CLK
clk => pixels_processed[30].CLK
clk => pixels_processed[31].CLK
clk => write_counter[0].CLK
clk => write_counter[1].CLK
clk => write_counter[2].CLK
clk => write_counter[3].CLK
clk => y_reg[0].CLK
clk => y_reg[1].CLK
clk => y_reg[2].CLK
clk => y_reg[3].CLK
clk => y_reg[4].CLK
clk => y_reg[5].CLK
clk => y_reg[6].CLK
clk => y_reg[7].CLK
clk => y_reg[8].CLK
clk => y_reg[9].CLK
clk => y_reg[10].CLK
clk => y_reg[11].CLK
clk => y_reg[12].CLK
clk => y_reg[13].CLK
clk => y_reg[14].CLK
clk => y_reg[15].CLK
clk => x_reg[0].CLK
clk => x_reg[1].CLK
clk => x_reg[2].CLK
clk => x_reg[3].CLK
clk => x_reg[4].CLK
clk => x_reg[5].CLK
clk => x_reg[6].CLK
clk => x_reg[7].CLK
clk => x_reg[8].CLK
clk => x_reg[9].CLK
clk => x_reg[10].CLK
clk => x_reg[11].CLK
clk => x_reg[12].CLK
clk => x_reg[13].CLK
clk => x_reg[14].CLK
clk => x_reg[15].CLK
clk => state~1.DATAIN
rst => pixels_processed[0].ACLR
rst => pixels_processed[1].ACLR
rst => pixels_processed[2].ACLR
rst => pixels_processed[3].ACLR
rst => pixels_processed[4].ACLR
rst => pixels_processed[5].ACLR
rst => pixels_processed[6].ACLR
rst => pixels_processed[7].ACLR
rst => pixels_processed[8].ACLR
rst => pixels_processed[9].ACLR
rst => pixels_processed[10].ACLR
rst => pixels_processed[11].ACLR
rst => pixels_processed[12].ACLR
rst => pixels_processed[13].ACLR
rst => pixels_processed[14].ACLR
rst => pixels_processed[15].ACLR
rst => pixels_processed[16].ACLR
rst => pixels_processed[17].ACLR
rst => pixels_processed[18].ACLR
rst => pixels_processed[19].ACLR
rst => pixels_processed[20].ACLR
rst => pixels_processed[21].ACLR
rst => pixels_processed[22].ACLR
rst => pixels_processed[23].ACLR
rst => pixels_processed[24].ACLR
rst => pixels_processed[25].ACLR
rst => pixels_processed[26].ACLR
rst => pixels_processed[27].ACLR
rst => pixels_processed[28].ACLR
rst => pixels_processed[29].ACLR
rst => pixels_processed[30].ACLR
rst => pixels_processed[31].ACLR
rst => write_counter[0].ACLR
rst => write_counter[1].ACLR
rst => write_counter[2].ACLR
rst => write_counter[3].ACLR
rst => y_reg[0].ACLR
rst => y_reg[1].ACLR
rst => y_reg[2].ACLR
rst => y_reg[3].ACLR
rst => y_reg[4].ACLR
rst => y_reg[5].ACLR
rst => y_reg[6].ACLR
rst => y_reg[7].ACLR
rst => y_reg[8].ACLR
rst => y_reg[9].ACLR
rst => y_reg[10].ACLR
rst => y_reg[11].ACLR
rst => y_reg[12].ACLR
rst => y_reg[13].ACLR
rst => y_reg[14].ACLR
rst => y_reg[15].ACLR
rst => x_reg[0].ACLR
rst => x_reg[1].ACLR
rst => x_reg[2].ACLR
rst => x_reg[3].ACLR
rst => x_reg[4].ACLR
rst => x_reg[5].ACLR
rst => x_reg[6].ACLR
rst => x_reg[7].ACLR
rst => x_reg[8].ACLR
rst => x_reg[9].ACLR
rst => x_reg[10].ACLR
rst => x_reg[11].ACLR
rst => x_reg[12].ACLR
rst => x_reg[13].ACLR
rst => x_reg[14].ACLR
rst => x_reg[15].ACLR
rst => state~3.DATAIN
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => x_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => y_reg.OUTPUTSELECT
enable => write_counter.OUTPUTSELECT
enable => write_counter.OUTPUTSELECT
enable => write_counter.OUTPUTSELECT
enable => write_counter.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => pixels_processed.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
img_width_out[0] => Mult0.IN15
img_width_out[0] => LessThan1.IN32
img_width_out[1] => Mult0.IN14
img_width_out[1] => LessThan1.IN31
img_width_out[2] => Mult0.IN13
img_width_out[2] => LessThan1.IN30
img_width_out[3] => Mult0.IN12
img_width_out[3] => LessThan1.IN29
img_width_out[4] => Mult0.IN11
img_width_out[4] => LessThan1.IN28
img_width_out[5] => Mult0.IN10
img_width_out[5] => LessThan1.IN27
img_width_out[6] => Mult0.IN9
img_width_out[6] => LessThan1.IN26
img_width_out[7] => Mult0.IN8
img_width_out[7] => LessThan1.IN25
img_width_out[8] => Mult0.IN7
img_width_out[8] => LessThan1.IN24
img_width_out[9] => Mult0.IN6
img_width_out[9] => LessThan1.IN23
img_width_out[10] => Mult0.IN5
img_width_out[10] => LessThan1.IN22
img_width_out[11] => Mult0.IN4
img_width_out[11] => LessThan1.IN21
img_width_out[12] => Mult0.IN3
img_width_out[12] => LessThan1.IN20
img_width_out[13] => Mult0.IN2
img_width_out[13] => LessThan1.IN19
img_width_out[14] => Mult0.IN1
img_width_out[14] => LessThan1.IN18
img_width_out[15] => Mult0.IN0
img_width_out[15] => LessThan1.IN17
img_height_out[0] => Mult0.IN31
img_height_out[1] => Mult0.IN30
img_height_out[2] => Mult0.IN29
img_height_out[3] => Mult0.IN28
img_height_out[4] => Mult0.IN27
img_height_out[5] => Mult0.IN26
img_height_out[6] => Mult0.IN25
img_height_out[7] => Mult0.IN24
img_height_out[8] => Mult0.IN23
img_height_out[9] => Mult0.IN22
img_height_out[10] => Mult0.IN21
img_height_out[11] => Mult0.IN20
img_height_out[12] => Mult0.IN19
img_height_out[13] => Mult0.IN18
img_height_out[14] => Mult0.IN17
img_height_out[15] => Mult0.IN16
fetch_req <= fetch_req.DB_MAX_OUTPUT_PORT_TYPE
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
fetch_done => next_state.OUTPUTSELECT
dp_start <= dp_start.DB_MAX_OUTPUT_PORT_TYPE
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
dp_done => next_state.OUTPUTSELECT
write_enable <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
write_index[0] <= write_counter[0].DB_MAX_OUTPUT_PORT_TYPE
write_index[1] <= write_counter[1].DB_MAX_OUTPUT_PORT_TYPE
write_index[2] <= write_counter[2].DB_MAX_OUTPUT_PORT_TYPE
write_index[3] <= write_counter[3].DB_MAX_OUTPUT_PORT_TYPE
current_x[0] <= x_reg[0].DB_MAX_OUTPUT_PORT_TYPE
current_x[1] <= x_reg[1].DB_MAX_OUTPUT_PORT_TYPE
current_x[2] <= x_reg[2].DB_MAX_OUTPUT_PORT_TYPE
current_x[3] <= x_reg[3].DB_MAX_OUTPUT_PORT_TYPE
current_x[4] <= x_reg[4].DB_MAX_OUTPUT_PORT_TYPE
current_x[5] <= x_reg[5].DB_MAX_OUTPUT_PORT_TYPE
current_x[6] <= x_reg[6].DB_MAX_OUTPUT_PORT_TYPE
current_x[7] <= x_reg[7].DB_MAX_OUTPUT_PORT_TYPE
current_x[8] <= x_reg[8].DB_MAX_OUTPUT_PORT_TYPE
current_x[9] <= x_reg[9].DB_MAX_OUTPUT_PORT_TYPE
current_x[10] <= x_reg[10].DB_MAX_OUTPUT_PORT_TYPE
current_x[11] <= x_reg[11].DB_MAX_OUTPUT_PORT_TYPE
current_x[12] <= x_reg[12].DB_MAX_OUTPUT_PORT_TYPE
current_x[13] <= x_reg[13].DB_MAX_OUTPUT_PORT_TYPE
current_x[14] <= x_reg[14].DB_MAX_OUTPUT_PORT_TYPE
current_x[15] <= x_reg[15].DB_MAX_OUTPUT_PORT_TYPE
current_y[0] <= y_reg[0].DB_MAX_OUTPUT_PORT_TYPE
current_y[1] <= y_reg[1].DB_MAX_OUTPUT_PORT_TYPE
current_y[2] <= y_reg[2].DB_MAX_OUTPUT_PORT_TYPE
current_y[3] <= y_reg[3].DB_MAX_OUTPUT_PORT_TYPE
current_y[4] <= y_reg[4].DB_MAX_OUTPUT_PORT_TYPE
current_y[5] <= y_reg[5].DB_MAX_OUTPUT_PORT_TYPE
current_y[6] <= y_reg[6].DB_MAX_OUTPUT_PORT_TYPE
current_y[7] <= y_reg[7].DB_MAX_OUTPUT_PORT_TYPE
current_y[8] <= y_reg[8].DB_MAX_OUTPUT_PORT_TYPE
current_y[9] <= y_reg[9].DB_MAX_OUTPUT_PORT_TYPE
current_y[10] <= y_reg[10].DB_MAX_OUTPUT_PORT_TYPE
current_y[11] <= y_reg[11].DB_MAX_OUTPUT_PORT_TYPE
current_y[12] <= y_reg[12].DB_MAX_OUTPUT_PORT_TYPE
current_y[13] <= y_reg[13].DB_MAX_OUTPUT_PORT_TYPE
current_y[14] <= y_reg[14].DB_MAX_OUTPUT_PORT_TYPE
current_y[15] <= y_reg[15].DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_pixel_fetch_unified:fetch_unit
clk => clk.IN1
rst => rst.IN1
mode_simd => comb.IN0
mode_simd => mem_read_en.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => mem_addr.OUTPUTSELECT
mode_simd => comb.IN0
req_valid => comb.IN1
req_valid => comb.IN1
img_width[0] => img_width[0].IN1
img_width[1] => img_width[1].IN1
img_width[2] => img_width[2].IN1
img_width[3] => img_width[3].IN1
img_width[4] => img_width[4].IN1
img_width[5] => img_width[5].IN1
img_width[6] => img_width[6].IN1
img_width[7] => img_width[7].IN1
img_width[8] => img_width[8].IN1
img_width[9] => img_width[9].IN1
img_width[10] => img_width[10].IN1
img_width[11] => img_width[11].IN1
img_width[12] => img_width[12].IN1
img_width[13] => img_width[13].IN1
img_width[14] => img_width[14].IN1
img_width[15] => img_width[15].IN1
img_height[0] => img_height[0].IN1
img_height[1] => img_height[1].IN1
img_height[2] => img_height[2].IN1
img_height[3] => img_height[3].IN1
img_height[4] => img_height[4].IN1
img_height[5] => img_height[5].IN1
img_height[6] => img_height[6].IN1
img_height[7] => img_height[7].IN1
img_height[8] => img_height[8].IN1
img_height[9] => img_height[9].IN1
img_height[10] => img_height[10].IN1
img_height[11] => img_height[11].IN1
img_height[12] => img_height[12].IN1
img_height[13] => img_height[13].IN1
img_height[14] => img_height[14].IN1
img_height[15] => img_height[15].IN1
seq_src_x_int[0] => seq_src_x_int[0].IN1
seq_src_x_int[1] => seq_src_x_int[1].IN1
seq_src_x_int[2] => seq_src_x_int[2].IN1
seq_src_x_int[3] => seq_src_x_int[3].IN1
seq_src_x_int[4] => seq_src_x_int[4].IN1
seq_src_x_int[5] => seq_src_x_int[5].IN1
seq_src_x_int[6] => seq_src_x_int[6].IN1
seq_src_x_int[7] => seq_src_x_int[7].IN1
seq_src_x_int[8] => seq_src_x_int[8].IN1
seq_src_x_int[9] => seq_src_x_int[9].IN1
seq_src_x_int[10] => seq_src_x_int[10].IN1
seq_src_x_int[11] => seq_src_x_int[11].IN1
seq_src_x_int[12] => seq_src_x_int[12].IN1
seq_src_x_int[13] => seq_src_x_int[13].IN1
seq_src_x_int[14] => seq_src_x_int[14].IN1
seq_src_x_int[15] => seq_src_x_int[15].IN1
seq_src_y_int[0] => seq_src_y_int[0].IN1
seq_src_y_int[1] => seq_src_y_int[1].IN1
seq_src_y_int[2] => seq_src_y_int[2].IN1
seq_src_y_int[3] => seq_src_y_int[3].IN1
seq_src_y_int[4] => seq_src_y_int[4].IN1
seq_src_y_int[5] => seq_src_y_int[5].IN1
seq_src_y_int[6] => seq_src_y_int[6].IN1
seq_src_y_int[7] => seq_src_y_int[7].IN1
seq_src_y_int[8] => seq_src_y_int[8].IN1
seq_src_y_int[9] => seq_src_y_int[9].IN1
seq_src_y_int[10] => seq_src_y_int[10].IN1
seq_src_y_int[11] => seq_src_y_int[11].IN1
seq_src_y_int[12] => seq_src_y_int[12].IN1
seq_src_y_int[13] => seq_src_y_int[13].IN1
seq_src_y_int[14] => seq_src_y_int[14].IN1
seq_src_y_int[15] => seq_src_y_int[15].IN1
seq_frac_x[0] => seq_frac_x[0].IN1
seq_frac_x[1] => seq_frac_x[1].IN1
seq_frac_x[2] => seq_frac_x[2].IN1
seq_frac_x[3] => seq_frac_x[3].IN1
seq_frac_x[4] => seq_frac_x[4].IN1
seq_frac_x[5] => seq_frac_x[5].IN1
seq_frac_x[6] => seq_frac_x[6].IN1
seq_frac_x[7] => seq_frac_x[7].IN1
seq_frac_x[8] => seq_frac_x[8].IN1
seq_frac_x[9] => seq_frac_x[9].IN1
seq_frac_x[10] => seq_frac_x[10].IN1
seq_frac_x[11] => seq_frac_x[11].IN1
seq_frac_x[12] => seq_frac_x[12].IN1
seq_frac_x[13] => seq_frac_x[13].IN1
seq_frac_x[14] => seq_frac_x[14].IN1
seq_frac_x[15] => seq_frac_x[15].IN1
seq_frac_y[0] => seq_frac_y[0].IN1
seq_frac_y[1] => seq_frac_y[1].IN1
seq_frac_y[2] => seq_frac_y[2].IN1
seq_frac_y[3] => seq_frac_y[3].IN1
seq_frac_y[4] => seq_frac_y[4].IN1
seq_frac_y[5] => seq_frac_y[5].IN1
seq_frac_y[6] => seq_frac_y[6].IN1
seq_frac_y[7] => seq_frac_y[7].IN1
seq_frac_y[8] => seq_frac_y[8].IN1
seq_frac_y[9] => seq_frac_y[9].IN1
seq_frac_y[10] => seq_frac_y[10].IN1
seq_frac_y[11] => seq_frac_y[11].IN1
seq_frac_y[12] => seq_frac_y[12].IN1
seq_frac_y[13] => seq_frac_y[13].IN1
seq_frac_y[14] => seq_frac_y[14].IN1
seq_frac_y[15] => seq_frac_y[15].IN1
simd_base_x[0] => dsa_pixel_fetch_simd:simd_fetch.base_x[0]
simd_base_x[1] => dsa_pixel_fetch_simd:simd_fetch.base_x[1]
simd_base_x[2] => dsa_pixel_fetch_simd:simd_fetch.base_x[2]
simd_base_x[3] => dsa_pixel_fetch_simd:simd_fetch.base_x[3]
simd_base_x[4] => dsa_pixel_fetch_simd:simd_fetch.base_x[4]
simd_base_x[5] => dsa_pixel_fetch_simd:simd_fetch.base_x[5]
simd_base_x[6] => dsa_pixel_fetch_simd:simd_fetch.base_x[6]
simd_base_x[7] => dsa_pixel_fetch_simd:simd_fetch.base_x[7]
simd_base_x[8] => dsa_pixel_fetch_simd:simd_fetch.base_x[8]
simd_base_x[9] => dsa_pixel_fetch_simd:simd_fetch.base_x[9]
simd_base_x[10] => dsa_pixel_fetch_simd:simd_fetch.base_x[10]
simd_base_x[11] => dsa_pixel_fetch_simd:simd_fetch.base_x[11]
simd_base_x[12] => dsa_pixel_fetch_simd:simd_fetch.base_x[12]
simd_base_x[13] => dsa_pixel_fetch_simd:simd_fetch.base_x[13]
simd_base_x[14] => dsa_pixel_fetch_simd:simd_fetch.base_x[14]
simd_base_x[15] => dsa_pixel_fetch_simd:simd_fetch.base_x[15]
simd_base_y[0] => dsa_pixel_fetch_simd:simd_fetch.base_y[0]
simd_base_y[1] => dsa_pixel_fetch_simd:simd_fetch.base_y[1]
simd_base_y[2] => dsa_pixel_fetch_simd:simd_fetch.base_y[2]
simd_base_y[3] => dsa_pixel_fetch_simd:simd_fetch.base_y[3]
simd_base_y[4] => dsa_pixel_fetch_simd:simd_fetch.base_y[4]
simd_base_y[5] => dsa_pixel_fetch_simd:simd_fetch.base_y[5]
simd_base_y[6] => dsa_pixel_fetch_simd:simd_fetch.base_y[6]
simd_base_y[7] => dsa_pixel_fetch_simd:simd_fetch.base_y[7]
simd_base_y[8] => dsa_pixel_fetch_simd:simd_fetch.base_y[8]
simd_base_y[9] => dsa_pixel_fetch_simd:simd_fetch.base_y[9]
simd_base_y[10] => dsa_pixel_fetch_simd:simd_fetch.base_y[10]
simd_base_y[11] => dsa_pixel_fetch_simd:simd_fetch.base_y[11]
simd_base_y[12] => dsa_pixel_fetch_simd:simd_fetch.base_y[12]
simd_base_y[13] => dsa_pixel_fetch_simd:simd_fetch.base_y[13]
simd_base_y[14] => dsa_pixel_fetch_simd:simd_fetch.base_y[14]
simd_base_y[15] => dsa_pixel_fetch_simd:simd_fetch.base_y[15]
scale_factor[0] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[0]
scale_factor[1] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[1]
scale_factor[2] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[2]
scale_factor[3] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[3]
scale_factor[4] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[4]
scale_factor[5] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[5]
scale_factor[6] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[6]
scale_factor[7] => dsa_pixel_fetch_simd:simd_fetch.scale_factor[7]
img_base_addr[0] => img_base_addr[0].IN1
img_base_addr[1] => img_base_addr[1].IN1
img_base_addr[2] => img_base_addr[2].IN1
img_base_addr[3] => img_base_addr[3].IN1
img_base_addr[4] => img_base_addr[4].IN1
img_base_addr[5] => img_base_addr[5].IN1
img_base_addr[6] => img_base_addr[6].IN1
img_base_addr[7] => img_base_addr[7].IN1
img_base_addr[8] => img_base_addr[8].IN1
img_base_addr[9] => img_base_addr[9].IN1
img_base_addr[10] => img_base_addr[10].IN1
img_base_addr[11] => img_base_addr[11].IN1
img_base_addr[12] => img_base_addr[12].IN1
img_base_addr[13] => img_base_addr[13].IN1
img_base_addr[14] => img_base_addr[14].IN1
img_base_addr[15] => img_base_addr[15].IN1
img_base_addr[16] => img_base_addr[16].IN1
img_base_addr[17] => img_base_addr[17].IN1
mem_read_en <= mem_read_en.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_data[0] => mem_data[0].IN1
mem_data[1] => mem_data[1].IN1
mem_data[2] => mem_data[2].IN1
mem_data[3] => mem_data[3].IN1
mem_data[4] => mem_data[4].IN1
mem_data[5] => mem_data[5].IN1
mem_data[6] => mem_data[6].IN1
mem_data[7] => mem_data[7].IN1
seq_fetch_valid <= dsa_pixel_fetch_sequential:seq_fetch.fetch_valid
seq_p00[0] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[1] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[2] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[3] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[4] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[5] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[6] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p00[7] <= dsa_pixel_fetch_sequential:seq_fetch.p00
seq_p01[0] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[1] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[2] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[3] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[4] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[5] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[6] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p01[7] <= dsa_pixel_fetch_sequential:seq_fetch.p01
seq_p10[0] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[1] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[2] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[3] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[4] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[5] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[6] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p10[7] <= dsa_pixel_fetch_sequential:seq_fetch.p10
seq_p11[0] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[1] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[2] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[3] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[4] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[5] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[6] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_p11[7] <= dsa_pixel_fetch_sequential:seq_fetch.p11
seq_a[0] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[1] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[2] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[3] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[4] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[5] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[6] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[7] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[8] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[9] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[10] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[11] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[12] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[13] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[14] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_a[15] <= dsa_pixel_fetch_sequential:seq_fetch.a
seq_b[0] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[1] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[2] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[3] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[4] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[5] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[6] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[7] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[8] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[9] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[10] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[11] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[12] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[13] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[14] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_b[15] <= dsa_pixel_fetch_sequential:seq_fetch.b
seq_busy <= dsa_pixel_fetch_sequential:seq_fetch.busy
simd_fetch_valid <= dsa_pixel_fetch_simd:simd_fetch.fetch_valid
simd_p00_0[0] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][0]
simd_p00_0[1] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][1]
simd_p00_0[2] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][2]
simd_p00_0[3] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][3]
simd_p00_0[4] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][4]
simd_p00_0[5] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][5]
simd_p00_0[6] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][6]
simd_p00_0[7] <= dsa_pixel_fetch_simd:simd_fetch.p00[0][7]
simd_p00_1[0] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][0]
simd_p00_1[1] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][1]
simd_p00_1[2] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][2]
simd_p00_1[3] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][3]
simd_p00_1[4] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][4]
simd_p00_1[5] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][5]
simd_p00_1[6] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][6]
simd_p00_1[7] <= dsa_pixel_fetch_simd:simd_fetch.p00[1][7]
simd_p00_2[0] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][0]
simd_p00_2[1] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][1]
simd_p00_2[2] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][2]
simd_p00_2[3] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][3]
simd_p00_2[4] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][4]
simd_p00_2[5] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][5]
simd_p00_2[6] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][6]
simd_p00_2[7] <= dsa_pixel_fetch_simd:simd_fetch.p00[2][7]
simd_p00_3[0] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][0]
simd_p00_3[1] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][1]
simd_p00_3[2] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][2]
simd_p00_3[3] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][3]
simd_p00_3[4] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][4]
simd_p00_3[5] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][5]
simd_p00_3[6] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][6]
simd_p00_3[7] <= dsa_pixel_fetch_simd:simd_fetch.p00[3][7]
simd_p01_0[0] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][0]
simd_p01_0[1] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][1]
simd_p01_0[2] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][2]
simd_p01_0[3] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][3]
simd_p01_0[4] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][4]
simd_p01_0[5] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][5]
simd_p01_0[6] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][6]
simd_p01_0[7] <= dsa_pixel_fetch_simd:simd_fetch.p01[0][7]
simd_p01_1[0] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][0]
simd_p01_1[1] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][1]
simd_p01_1[2] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][2]
simd_p01_1[3] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][3]
simd_p01_1[4] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][4]
simd_p01_1[5] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][5]
simd_p01_1[6] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][6]
simd_p01_1[7] <= dsa_pixel_fetch_simd:simd_fetch.p01[1][7]
simd_p01_2[0] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][0]
simd_p01_2[1] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][1]
simd_p01_2[2] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][2]
simd_p01_2[3] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][3]
simd_p01_2[4] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][4]
simd_p01_2[5] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][5]
simd_p01_2[6] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][6]
simd_p01_2[7] <= dsa_pixel_fetch_simd:simd_fetch.p01[2][7]
simd_p01_3[0] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][0]
simd_p01_3[1] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][1]
simd_p01_3[2] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][2]
simd_p01_3[3] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][3]
simd_p01_3[4] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][4]
simd_p01_3[5] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][5]
simd_p01_3[6] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][6]
simd_p01_3[7] <= dsa_pixel_fetch_simd:simd_fetch.p01[3][7]
simd_p10_0[0] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][0]
simd_p10_0[1] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][1]
simd_p10_0[2] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][2]
simd_p10_0[3] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][3]
simd_p10_0[4] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][4]
simd_p10_0[5] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][5]
simd_p10_0[6] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][6]
simd_p10_0[7] <= dsa_pixel_fetch_simd:simd_fetch.p10[0][7]
simd_p10_1[0] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][0]
simd_p10_1[1] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][1]
simd_p10_1[2] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][2]
simd_p10_1[3] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][3]
simd_p10_1[4] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][4]
simd_p10_1[5] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][5]
simd_p10_1[6] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][6]
simd_p10_1[7] <= dsa_pixel_fetch_simd:simd_fetch.p10[1][7]
simd_p10_2[0] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][0]
simd_p10_2[1] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][1]
simd_p10_2[2] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][2]
simd_p10_2[3] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][3]
simd_p10_2[4] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][4]
simd_p10_2[5] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][5]
simd_p10_2[6] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][6]
simd_p10_2[7] <= dsa_pixel_fetch_simd:simd_fetch.p10[2][7]
simd_p10_3[0] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][0]
simd_p10_3[1] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][1]
simd_p10_3[2] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][2]
simd_p10_3[3] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][3]
simd_p10_3[4] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][4]
simd_p10_3[5] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][5]
simd_p10_3[6] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][6]
simd_p10_3[7] <= dsa_pixel_fetch_simd:simd_fetch.p10[3][7]
simd_p11_0[0] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][0]
simd_p11_0[1] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][1]
simd_p11_0[2] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][2]
simd_p11_0[3] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][3]
simd_p11_0[4] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][4]
simd_p11_0[5] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][5]
simd_p11_0[6] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][6]
simd_p11_0[7] <= dsa_pixel_fetch_simd:simd_fetch.p11[0][7]
simd_p11_1[0] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][0]
simd_p11_1[1] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][1]
simd_p11_1[2] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][2]
simd_p11_1[3] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][3]
simd_p11_1[4] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][4]
simd_p11_1[5] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][5]
simd_p11_1[6] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][6]
simd_p11_1[7] <= dsa_pixel_fetch_simd:simd_fetch.p11[1][7]
simd_p11_2[0] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][0]
simd_p11_2[1] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][1]
simd_p11_2[2] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][2]
simd_p11_2[3] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][3]
simd_p11_2[4] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][4]
simd_p11_2[5] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][5]
simd_p11_2[6] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][6]
simd_p11_2[7] <= dsa_pixel_fetch_simd:simd_fetch.p11[2][7]
simd_p11_3[0] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][0]
simd_p11_3[1] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][1]
simd_p11_3[2] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][2]
simd_p11_3[3] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][3]
simd_p11_3[4] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][4]
simd_p11_3[5] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][5]
simd_p11_3[6] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][6]
simd_p11_3[7] <= dsa_pixel_fetch_simd:simd_fetch.p11[3][7]
simd_a_0[0] <= dsa_pixel_fetch_simd:simd_fetch.a[0][0]
simd_a_0[1] <= dsa_pixel_fetch_simd:simd_fetch.a[0][1]
simd_a_0[2] <= dsa_pixel_fetch_simd:simd_fetch.a[0][2]
simd_a_0[3] <= dsa_pixel_fetch_simd:simd_fetch.a[0][3]
simd_a_0[4] <= dsa_pixel_fetch_simd:simd_fetch.a[0][4]
simd_a_0[5] <= dsa_pixel_fetch_simd:simd_fetch.a[0][5]
simd_a_0[6] <= dsa_pixel_fetch_simd:simd_fetch.a[0][6]
simd_a_0[7] <= dsa_pixel_fetch_simd:simd_fetch.a[0][7]
simd_a_0[8] <= dsa_pixel_fetch_simd:simd_fetch.a[0][8]
simd_a_0[9] <= dsa_pixel_fetch_simd:simd_fetch.a[0][9]
simd_a_0[10] <= dsa_pixel_fetch_simd:simd_fetch.a[0][10]
simd_a_0[11] <= dsa_pixel_fetch_simd:simd_fetch.a[0][11]
simd_a_0[12] <= dsa_pixel_fetch_simd:simd_fetch.a[0][12]
simd_a_0[13] <= dsa_pixel_fetch_simd:simd_fetch.a[0][13]
simd_a_0[14] <= dsa_pixel_fetch_simd:simd_fetch.a[0][14]
simd_a_0[15] <= dsa_pixel_fetch_simd:simd_fetch.a[0][15]
simd_a_1[0] <= dsa_pixel_fetch_simd:simd_fetch.a[1][0]
simd_a_1[1] <= dsa_pixel_fetch_simd:simd_fetch.a[1][1]
simd_a_1[2] <= dsa_pixel_fetch_simd:simd_fetch.a[1][2]
simd_a_1[3] <= dsa_pixel_fetch_simd:simd_fetch.a[1][3]
simd_a_1[4] <= dsa_pixel_fetch_simd:simd_fetch.a[1][4]
simd_a_1[5] <= dsa_pixel_fetch_simd:simd_fetch.a[1][5]
simd_a_1[6] <= dsa_pixel_fetch_simd:simd_fetch.a[1][6]
simd_a_1[7] <= dsa_pixel_fetch_simd:simd_fetch.a[1][7]
simd_a_1[8] <= dsa_pixel_fetch_simd:simd_fetch.a[1][8]
simd_a_1[9] <= dsa_pixel_fetch_simd:simd_fetch.a[1][9]
simd_a_1[10] <= dsa_pixel_fetch_simd:simd_fetch.a[1][10]
simd_a_1[11] <= dsa_pixel_fetch_simd:simd_fetch.a[1][11]
simd_a_1[12] <= dsa_pixel_fetch_simd:simd_fetch.a[1][12]
simd_a_1[13] <= dsa_pixel_fetch_simd:simd_fetch.a[1][13]
simd_a_1[14] <= dsa_pixel_fetch_simd:simd_fetch.a[1][14]
simd_a_1[15] <= dsa_pixel_fetch_simd:simd_fetch.a[1][15]
simd_a_2[0] <= dsa_pixel_fetch_simd:simd_fetch.a[2][0]
simd_a_2[1] <= dsa_pixel_fetch_simd:simd_fetch.a[2][1]
simd_a_2[2] <= dsa_pixel_fetch_simd:simd_fetch.a[2][2]
simd_a_2[3] <= dsa_pixel_fetch_simd:simd_fetch.a[2][3]
simd_a_2[4] <= dsa_pixel_fetch_simd:simd_fetch.a[2][4]
simd_a_2[5] <= dsa_pixel_fetch_simd:simd_fetch.a[2][5]
simd_a_2[6] <= dsa_pixel_fetch_simd:simd_fetch.a[2][6]
simd_a_2[7] <= dsa_pixel_fetch_simd:simd_fetch.a[2][7]
simd_a_2[8] <= dsa_pixel_fetch_simd:simd_fetch.a[2][8]
simd_a_2[9] <= dsa_pixel_fetch_simd:simd_fetch.a[2][9]
simd_a_2[10] <= dsa_pixel_fetch_simd:simd_fetch.a[2][10]
simd_a_2[11] <= dsa_pixel_fetch_simd:simd_fetch.a[2][11]
simd_a_2[12] <= dsa_pixel_fetch_simd:simd_fetch.a[2][12]
simd_a_2[13] <= dsa_pixel_fetch_simd:simd_fetch.a[2][13]
simd_a_2[14] <= dsa_pixel_fetch_simd:simd_fetch.a[2][14]
simd_a_2[15] <= dsa_pixel_fetch_simd:simd_fetch.a[2][15]
simd_a_3[0] <= dsa_pixel_fetch_simd:simd_fetch.a[3][0]
simd_a_3[1] <= dsa_pixel_fetch_simd:simd_fetch.a[3][1]
simd_a_3[2] <= dsa_pixel_fetch_simd:simd_fetch.a[3][2]
simd_a_3[3] <= dsa_pixel_fetch_simd:simd_fetch.a[3][3]
simd_a_3[4] <= dsa_pixel_fetch_simd:simd_fetch.a[3][4]
simd_a_3[5] <= dsa_pixel_fetch_simd:simd_fetch.a[3][5]
simd_a_3[6] <= dsa_pixel_fetch_simd:simd_fetch.a[3][6]
simd_a_3[7] <= dsa_pixel_fetch_simd:simd_fetch.a[3][7]
simd_a_3[8] <= dsa_pixel_fetch_simd:simd_fetch.a[3][8]
simd_a_3[9] <= dsa_pixel_fetch_simd:simd_fetch.a[3][9]
simd_a_3[10] <= dsa_pixel_fetch_simd:simd_fetch.a[3][10]
simd_a_3[11] <= dsa_pixel_fetch_simd:simd_fetch.a[3][11]
simd_a_3[12] <= dsa_pixel_fetch_simd:simd_fetch.a[3][12]
simd_a_3[13] <= dsa_pixel_fetch_simd:simd_fetch.a[3][13]
simd_a_3[14] <= dsa_pixel_fetch_simd:simd_fetch.a[3][14]
simd_a_3[15] <= dsa_pixel_fetch_simd:simd_fetch.a[3][15]
simd_b_0[0] <= dsa_pixel_fetch_simd:simd_fetch.b[0][0]
simd_b_0[1] <= dsa_pixel_fetch_simd:simd_fetch.b[0][1]
simd_b_0[2] <= dsa_pixel_fetch_simd:simd_fetch.b[0][2]
simd_b_0[3] <= dsa_pixel_fetch_simd:simd_fetch.b[0][3]
simd_b_0[4] <= dsa_pixel_fetch_simd:simd_fetch.b[0][4]
simd_b_0[5] <= dsa_pixel_fetch_simd:simd_fetch.b[0][5]
simd_b_0[6] <= dsa_pixel_fetch_simd:simd_fetch.b[0][6]
simd_b_0[7] <= dsa_pixel_fetch_simd:simd_fetch.b[0][7]
simd_b_0[8] <= dsa_pixel_fetch_simd:simd_fetch.b[0][8]
simd_b_0[9] <= dsa_pixel_fetch_simd:simd_fetch.b[0][9]
simd_b_0[10] <= dsa_pixel_fetch_simd:simd_fetch.b[0][10]
simd_b_0[11] <= dsa_pixel_fetch_simd:simd_fetch.b[0][11]
simd_b_0[12] <= dsa_pixel_fetch_simd:simd_fetch.b[0][12]
simd_b_0[13] <= dsa_pixel_fetch_simd:simd_fetch.b[0][13]
simd_b_0[14] <= dsa_pixel_fetch_simd:simd_fetch.b[0][14]
simd_b_0[15] <= dsa_pixel_fetch_simd:simd_fetch.b[0][15]
simd_b_1[0] <= dsa_pixel_fetch_simd:simd_fetch.b[1][0]
simd_b_1[1] <= dsa_pixel_fetch_simd:simd_fetch.b[1][1]
simd_b_1[2] <= dsa_pixel_fetch_simd:simd_fetch.b[1][2]
simd_b_1[3] <= dsa_pixel_fetch_simd:simd_fetch.b[1][3]
simd_b_1[4] <= dsa_pixel_fetch_simd:simd_fetch.b[1][4]
simd_b_1[5] <= dsa_pixel_fetch_simd:simd_fetch.b[1][5]
simd_b_1[6] <= dsa_pixel_fetch_simd:simd_fetch.b[1][6]
simd_b_1[7] <= dsa_pixel_fetch_simd:simd_fetch.b[1][7]
simd_b_1[8] <= dsa_pixel_fetch_simd:simd_fetch.b[1][8]
simd_b_1[9] <= dsa_pixel_fetch_simd:simd_fetch.b[1][9]
simd_b_1[10] <= dsa_pixel_fetch_simd:simd_fetch.b[1][10]
simd_b_1[11] <= dsa_pixel_fetch_simd:simd_fetch.b[1][11]
simd_b_1[12] <= dsa_pixel_fetch_simd:simd_fetch.b[1][12]
simd_b_1[13] <= dsa_pixel_fetch_simd:simd_fetch.b[1][13]
simd_b_1[14] <= dsa_pixel_fetch_simd:simd_fetch.b[1][14]
simd_b_1[15] <= dsa_pixel_fetch_simd:simd_fetch.b[1][15]
simd_b_2[0] <= dsa_pixel_fetch_simd:simd_fetch.b[2][0]
simd_b_2[1] <= dsa_pixel_fetch_simd:simd_fetch.b[2][1]
simd_b_2[2] <= dsa_pixel_fetch_simd:simd_fetch.b[2][2]
simd_b_2[3] <= dsa_pixel_fetch_simd:simd_fetch.b[2][3]
simd_b_2[4] <= dsa_pixel_fetch_simd:simd_fetch.b[2][4]
simd_b_2[5] <= dsa_pixel_fetch_simd:simd_fetch.b[2][5]
simd_b_2[6] <= dsa_pixel_fetch_simd:simd_fetch.b[2][6]
simd_b_2[7] <= dsa_pixel_fetch_simd:simd_fetch.b[2][7]
simd_b_2[8] <= dsa_pixel_fetch_simd:simd_fetch.b[2][8]
simd_b_2[9] <= dsa_pixel_fetch_simd:simd_fetch.b[2][9]
simd_b_2[10] <= dsa_pixel_fetch_simd:simd_fetch.b[2][10]
simd_b_2[11] <= dsa_pixel_fetch_simd:simd_fetch.b[2][11]
simd_b_2[12] <= dsa_pixel_fetch_simd:simd_fetch.b[2][12]
simd_b_2[13] <= dsa_pixel_fetch_simd:simd_fetch.b[2][13]
simd_b_2[14] <= dsa_pixel_fetch_simd:simd_fetch.b[2][14]
simd_b_2[15] <= dsa_pixel_fetch_simd:simd_fetch.b[2][15]
simd_b_3[0] <= dsa_pixel_fetch_simd:simd_fetch.b[3][0]
simd_b_3[1] <= dsa_pixel_fetch_simd:simd_fetch.b[3][1]
simd_b_3[2] <= dsa_pixel_fetch_simd:simd_fetch.b[3][2]
simd_b_3[3] <= dsa_pixel_fetch_simd:simd_fetch.b[3][3]
simd_b_3[4] <= dsa_pixel_fetch_simd:simd_fetch.b[3][4]
simd_b_3[5] <= dsa_pixel_fetch_simd:simd_fetch.b[3][5]
simd_b_3[6] <= dsa_pixel_fetch_simd:simd_fetch.b[3][6]
simd_b_3[7] <= dsa_pixel_fetch_simd:simd_fetch.b[3][7]
simd_b_3[8] <= dsa_pixel_fetch_simd:simd_fetch.b[3][8]
simd_b_3[9] <= dsa_pixel_fetch_simd:simd_fetch.b[3][9]
simd_b_3[10] <= dsa_pixel_fetch_simd:simd_fetch.b[3][10]
simd_b_3[11] <= dsa_pixel_fetch_simd:simd_fetch.b[3][11]
simd_b_3[12] <= dsa_pixel_fetch_simd:simd_fetch.b[3][12]
simd_b_3[13] <= dsa_pixel_fetch_simd:simd_fetch.b[3][13]
simd_b_3[14] <= dsa_pixel_fetch_simd:simd_fetch.b[3][14]
simd_b_3[15] <= dsa_pixel_fetch_simd:simd_fetch.b[3][15]
simd_busy <= dsa_pixel_fetch_simd:simd_fetch.busy


|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch
clk => p11_r[0].CLK
clk => p11_r[1].CLK
clk => p11_r[2].CLK
clk => p11_r[3].CLK
clk => p11_r[4].CLK
clk => p11_r[5].CLK
clk => p11_r[6].CLK
clk => p11_r[7].CLK
clk => p10_r[0].CLK
clk => p10_r[1].CLK
clk => p10_r[2].CLK
clk => p10_r[3].CLK
clk => p10_r[4].CLK
clk => p10_r[5].CLK
clk => p10_r[6].CLK
clk => p10_r[7].CLK
clk => p01_r[0].CLK
clk => p01_r[1].CLK
clk => p01_r[2].CLK
clk => p01_r[3].CLK
clk => p01_r[4].CLK
clk => p01_r[5].CLK
clk => p01_r[6].CLK
clk => p01_r[7].CLK
clk => p00_r[0].CLK
clk => p00_r[1].CLK
clk => p00_r[2].CLK
clk => p00_r[3].CLK
clk => p00_r[4].CLK
clk => p00_r[5].CLK
clk => p00_r[6].CLK
clk => p00_r[7].CLK
clk => addr_p11[0].CLK
clk => addr_p11[1].CLK
clk => addr_p11[2].CLK
clk => addr_p11[3].CLK
clk => addr_p11[4].CLK
clk => addr_p11[5].CLK
clk => addr_p11[6].CLK
clk => addr_p11[7].CLK
clk => addr_p11[8].CLK
clk => addr_p11[9].CLK
clk => addr_p11[10].CLK
clk => addr_p11[11].CLK
clk => addr_p11[12].CLK
clk => addr_p11[13].CLK
clk => addr_p11[14].CLK
clk => addr_p11[15].CLK
clk => addr_p11[16].CLK
clk => addr_p11[17].CLK
clk => addr_p10[0].CLK
clk => addr_p10[1].CLK
clk => addr_p10[2].CLK
clk => addr_p10[3].CLK
clk => addr_p10[4].CLK
clk => addr_p10[5].CLK
clk => addr_p10[6].CLK
clk => addr_p10[7].CLK
clk => addr_p10[8].CLK
clk => addr_p10[9].CLK
clk => addr_p10[10].CLK
clk => addr_p10[11].CLK
clk => addr_p10[12].CLK
clk => addr_p10[13].CLK
clk => addr_p10[14].CLK
clk => addr_p10[15].CLK
clk => addr_p10[16].CLK
clk => addr_p10[17].CLK
clk => addr_p01[0].CLK
clk => addr_p01[1].CLK
clk => addr_p01[2].CLK
clk => addr_p01[3].CLK
clk => addr_p01[4].CLK
clk => addr_p01[5].CLK
clk => addr_p01[6].CLK
clk => addr_p01[7].CLK
clk => addr_p01[8].CLK
clk => addr_p01[9].CLK
clk => addr_p01[10].CLK
clk => addr_p01[11].CLK
clk => addr_p01[12].CLK
clk => addr_p01[13].CLK
clk => addr_p01[14].CLK
clk => addr_p01[15].CLK
clk => addr_p01[16].CLK
clk => addr_p01[17].CLK
clk => addr_p00[0].CLK
clk => addr_p00[1].CLK
clk => addr_p00[2].CLK
clk => addr_p00[3].CLK
clk => addr_p00[4].CLK
clk => addr_p00[5].CLK
clk => addr_p00[6].CLK
clk => addr_p00[7].CLK
clk => addr_p00[8].CLK
clk => addr_p00[9].CLK
clk => addr_p00[10].CLK
clk => addr_p00[11].CLK
clk => addr_p00[12].CLK
clk => addr_p00[13].CLK
clk => addr_p00[14].CLK
clk => addr_p00[15].CLK
clk => addr_p00[16].CLK
clk => addr_p00[17].CLK
clk => base_addr_r[0].CLK
clk => base_addr_r[1].CLK
clk => base_addr_r[2].CLK
clk => base_addr_r[3].CLK
clk => base_addr_r[4].CLK
clk => base_addr_r[5].CLK
clk => base_addr_r[6].CLK
clk => base_addr_r[7].CLK
clk => base_addr_r[8].CLK
clk => base_addr_r[9].CLK
clk => base_addr_r[10].CLK
clk => base_addr_r[11].CLK
clk => base_addr_r[12].CLK
clk => base_addr_r[13].CLK
clk => base_addr_r[14].CLK
clk => base_addr_r[15].CLK
clk => base_addr_r[16].CLK
clk => base_addr_r[17].CLK
clk => img_width_r[0].CLK
clk => img_width_r[1].CLK
clk => img_width_r[2].CLK
clk => img_width_r[3].CLK
clk => img_width_r[4].CLK
clk => img_width_r[5].CLK
clk => img_width_r[6].CLK
clk => img_width_r[7].CLK
clk => img_width_r[8].CLK
clk => img_width_r[9].CLK
clk => img_width_r[10].CLK
clk => img_width_r[11].CLK
clk => img_width_r[12].CLK
clk => img_width_r[13].CLK
clk => img_width_r[14].CLK
clk => img_width_r[15].CLK
clk => frac_y_r[8].CLK
clk => frac_y_r[9].CLK
clk => frac_y_r[10].CLK
clk => frac_y_r[11].CLK
clk => frac_y_r[12].CLK
clk => frac_y_r[13].CLK
clk => frac_y_r[14].CLK
clk => frac_y_r[15].CLK
clk => frac_x_r[8].CLK
clk => frac_x_r[9].CLK
clk => frac_x_r[10].CLK
clk => frac_x_r[11].CLK
clk => frac_x_r[12].CLK
clk => frac_x_r[13].CLK
clk => frac_x_r[14].CLK
clk => frac_x_r[15].CLK
clk => y_int_r[0].CLK
clk => y_int_r[1].CLK
clk => y_int_r[2].CLK
clk => y_int_r[3].CLK
clk => y_int_r[4].CLK
clk => y_int_r[5].CLK
clk => y_int_r[6].CLK
clk => y_int_r[7].CLK
clk => y_int_r[8].CLK
clk => y_int_r[9].CLK
clk => y_int_r[10].CLK
clk => y_int_r[11].CLK
clk => y_int_r[12].CLK
clk => y_int_r[13].CLK
clk => y_int_r[14].CLK
clk => y_int_r[15].CLK
clk => x_int_r[0].CLK
clk => x_int_r[1].CLK
clk => x_int_r[2].CLK
clk => x_int_r[3].CLK
clk => x_int_r[4].CLK
clk => x_int_r[5].CLK
clk => x_int_r[6].CLK
clk => x_int_r[7].CLK
clk => x_int_r[8].CLK
clk => x_int_r[9].CLK
clk => x_int_r[10].CLK
clk => x_int_r[11].CLK
clk => x_int_r[12].CLK
clk => x_int_r[13].CLK
clk => x_int_r[14].CLK
clk => x_int_r[15].CLK
clk => state~1.DATAIN
rst => p11_r[0].ACLR
rst => p11_r[1].ACLR
rst => p11_r[2].ACLR
rst => p11_r[3].ACLR
rst => p11_r[4].ACLR
rst => p11_r[5].ACLR
rst => p11_r[6].ACLR
rst => p11_r[7].ACLR
rst => p10_r[0].ACLR
rst => p10_r[1].ACLR
rst => p10_r[2].ACLR
rst => p10_r[3].ACLR
rst => p10_r[4].ACLR
rst => p10_r[5].ACLR
rst => p10_r[6].ACLR
rst => p10_r[7].ACLR
rst => p01_r[0].ACLR
rst => p01_r[1].ACLR
rst => p01_r[2].ACLR
rst => p01_r[3].ACLR
rst => p01_r[4].ACLR
rst => p01_r[5].ACLR
rst => p01_r[6].ACLR
rst => p01_r[7].ACLR
rst => p00_r[0].ACLR
rst => p00_r[1].ACLR
rst => p00_r[2].ACLR
rst => p00_r[3].ACLR
rst => p00_r[4].ACLR
rst => p00_r[5].ACLR
rst => p00_r[6].ACLR
rst => p00_r[7].ACLR
rst => addr_p11[0].ACLR
rst => addr_p11[1].ACLR
rst => addr_p11[2].ACLR
rst => addr_p11[3].ACLR
rst => addr_p11[4].ACLR
rst => addr_p11[5].ACLR
rst => addr_p11[6].ACLR
rst => addr_p11[7].ACLR
rst => addr_p11[8].ACLR
rst => addr_p11[9].ACLR
rst => addr_p11[10].ACLR
rst => addr_p11[11].ACLR
rst => addr_p11[12].ACLR
rst => addr_p11[13].ACLR
rst => addr_p11[14].ACLR
rst => addr_p11[15].ACLR
rst => addr_p11[16].ACLR
rst => addr_p11[17].ACLR
rst => addr_p10[0].ACLR
rst => addr_p10[1].ACLR
rst => addr_p10[2].ACLR
rst => addr_p10[3].ACLR
rst => addr_p10[4].ACLR
rst => addr_p10[5].ACLR
rst => addr_p10[6].ACLR
rst => addr_p10[7].ACLR
rst => addr_p10[8].ACLR
rst => addr_p10[9].ACLR
rst => addr_p10[10].ACLR
rst => addr_p10[11].ACLR
rst => addr_p10[12].ACLR
rst => addr_p10[13].ACLR
rst => addr_p10[14].ACLR
rst => addr_p10[15].ACLR
rst => addr_p10[16].ACLR
rst => addr_p10[17].ACLR
rst => addr_p01[0].ACLR
rst => addr_p01[1].ACLR
rst => addr_p01[2].ACLR
rst => addr_p01[3].ACLR
rst => addr_p01[4].ACLR
rst => addr_p01[5].ACLR
rst => addr_p01[6].ACLR
rst => addr_p01[7].ACLR
rst => addr_p01[8].ACLR
rst => addr_p01[9].ACLR
rst => addr_p01[10].ACLR
rst => addr_p01[11].ACLR
rst => addr_p01[12].ACLR
rst => addr_p01[13].ACLR
rst => addr_p01[14].ACLR
rst => addr_p01[15].ACLR
rst => addr_p01[16].ACLR
rst => addr_p01[17].ACLR
rst => addr_p00[0].ACLR
rst => addr_p00[1].ACLR
rst => addr_p00[2].ACLR
rst => addr_p00[3].ACLR
rst => addr_p00[4].ACLR
rst => addr_p00[5].ACLR
rst => addr_p00[6].ACLR
rst => addr_p00[7].ACLR
rst => addr_p00[8].ACLR
rst => addr_p00[9].ACLR
rst => addr_p00[10].ACLR
rst => addr_p00[11].ACLR
rst => addr_p00[12].ACLR
rst => addr_p00[13].ACLR
rst => addr_p00[14].ACLR
rst => addr_p00[15].ACLR
rst => addr_p00[16].ACLR
rst => addr_p00[17].ACLR
rst => base_addr_r[0].ACLR
rst => base_addr_r[1].ACLR
rst => base_addr_r[2].ACLR
rst => base_addr_r[3].ACLR
rst => base_addr_r[4].ACLR
rst => base_addr_r[5].ACLR
rst => base_addr_r[6].ACLR
rst => base_addr_r[7].ACLR
rst => base_addr_r[8].ACLR
rst => base_addr_r[9].ACLR
rst => base_addr_r[10].ACLR
rst => base_addr_r[11].ACLR
rst => base_addr_r[12].ACLR
rst => base_addr_r[13].ACLR
rst => base_addr_r[14].ACLR
rst => base_addr_r[15].ACLR
rst => base_addr_r[16].ACLR
rst => base_addr_r[17].ACLR
rst => img_width_r[0].ACLR
rst => img_width_r[1].ACLR
rst => img_width_r[2].ACLR
rst => img_width_r[3].ACLR
rst => img_width_r[4].ACLR
rst => img_width_r[5].ACLR
rst => img_width_r[6].ACLR
rst => img_width_r[7].ACLR
rst => img_width_r[8].ACLR
rst => img_width_r[9].PRESET
rst => img_width_r[10].ACLR
rst => img_width_r[11].ACLR
rst => img_width_r[12].ACLR
rst => img_width_r[13].ACLR
rst => img_width_r[14].ACLR
rst => img_width_r[15].ACLR
rst => frac_y_r[8].ACLR
rst => frac_y_r[9].ACLR
rst => frac_y_r[10].ACLR
rst => frac_y_r[11].ACLR
rst => frac_y_r[12].ACLR
rst => frac_y_r[13].ACLR
rst => frac_y_r[14].ACLR
rst => frac_y_r[15].ACLR
rst => frac_x_r[8].ACLR
rst => frac_x_r[9].ACLR
rst => frac_x_r[10].ACLR
rst => frac_x_r[11].ACLR
rst => frac_x_r[12].ACLR
rst => frac_x_r[13].ACLR
rst => frac_x_r[14].ACLR
rst => frac_x_r[15].ACLR
rst => y_int_r[0].ACLR
rst => y_int_r[1].ACLR
rst => y_int_r[2].ACLR
rst => y_int_r[3].ACLR
rst => y_int_r[4].ACLR
rst => y_int_r[5].ACLR
rst => y_int_r[6].ACLR
rst => y_int_r[7].ACLR
rst => y_int_r[8].ACLR
rst => y_int_r[9].ACLR
rst => y_int_r[10].ACLR
rst => y_int_r[11].ACLR
rst => y_int_r[12].ACLR
rst => y_int_r[13].ACLR
rst => y_int_r[14].ACLR
rst => y_int_r[15].ACLR
rst => x_int_r[0].ACLR
rst => x_int_r[1].ACLR
rst => x_int_r[2].ACLR
rst => x_int_r[3].ACLR
rst => x_int_r[4].ACLR
rst => x_int_r[5].ACLR
rst => x_int_r[6].ACLR
rst => x_int_r[7].ACLR
rst => x_int_r[8].ACLR
rst => x_int_r[9].ACLR
rst => x_int_r[10].ACLR
rst => x_int_r[11].ACLR
rst => x_int_r[12].ACLR
rst => x_int_r[13].ACLR
rst => x_int_r[14].ACLR
rst => x_int_r[15].ACLR
rst => state~3.DATAIN
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => always2.IN0
src_x_int[0] => x_int_r[0].DATAIN
src_x_int[1] => x_int_r[1].DATAIN
src_x_int[2] => x_int_r[2].DATAIN
src_x_int[3] => x_int_r[3].DATAIN
src_x_int[4] => x_int_r[4].DATAIN
src_x_int[5] => x_int_r[5].DATAIN
src_x_int[6] => x_int_r[6].DATAIN
src_x_int[7] => x_int_r[7].DATAIN
src_x_int[8] => x_int_r[8].DATAIN
src_x_int[9] => x_int_r[9].DATAIN
src_x_int[10] => x_int_r[10].DATAIN
src_x_int[11] => x_int_r[11].DATAIN
src_x_int[12] => x_int_r[12].DATAIN
src_x_int[13] => x_int_r[13].DATAIN
src_x_int[14] => x_int_r[14].DATAIN
src_x_int[15] => x_int_r[15].DATAIN
src_y_int[0] => y_int_r[0].DATAIN
src_y_int[1] => y_int_r[1].DATAIN
src_y_int[2] => y_int_r[2].DATAIN
src_y_int[3] => y_int_r[3].DATAIN
src_y_int[4] => y_int_r[4].DATAIN
src_y_int[5] => y_int_r[5].DATAIN
src_y_int[6] => y_int_r[6].DATAIN
src_y_int[7] => y_int_r[7].DATAIN
src_y_int[8] => y_int_r[8].DATAIN
src_y_int[9] => y_int_r[9].DATAIN
src_y_int[10] => y_int_r[10].DATAIN
src_y_int[11] => y_int_r[11].DATAIN
src_y_int[12] => y_int_r[12].DATAIN
src_y_int[13] => y_int_r[13].DATAIN
src_y_int[14] => y_int_r[14].DATAIN
src_y_int[15] => y_int_r[15].DATAIN
frac_x[0] => ~NO_FANOUT~
frac_x[1] => ~NO_FANOUT~
frac_x[2] => ~NO_FANOUT~
frac_x[3] => ~NO_FANOUT~
frac_x[4] => ~NO_FANOUT~
frac_x[5] => ~NO_FANOUT~
frac_x[6] => ~NO_FANOUT~
frac_x[7] => ~NO_FANOUT~
frac_x[8] => frac_x_r[8].DATAIN
frac_x[9] => frac_x_r[9].DATAIN
frac_x[10] => frac_x_r[10].DATAIN
frac_x[11] => frac_x_r[11].DATAIN
frac_x[12] => frac_x_r[12].DATAIN
frac_x[13] => frac_x_r[13].DATAIN
frac_x[14] => frac_x_r[14].DATAIN
frac_x[15] => frac_x_r[15].DATAIN
frac_y[0] => ~NO_FANOUT~
frac_y[1] => ~NO_FANOUT~
frac_y[2] => ~NO_FANOUT~
frac_y[3] => ~NO_FANOUT~
frac_y[4] => ~NO_FANOUT~
frac_y[5] => ~NO_FANOUT~
frac_y[6] => ~NO_FANOUT~
frac_y[7] => ~NO_FANOUT~
frac_y[8] => frac_y_r[8].DATAIN
frac_y[9] => frac_y_r[9].DATAIN
frac_y[10] => frac_y_r[10].DATAIN
frac_y[11] => frac_y_r[11].DATAIN
frac_y[12] => frac_y_r[12].DATAIN
frac_y[13] => frac_y_r[13].DATAIN
frac_y[14] => frac_y_r[14].DATAIN
frac_y[15] => frac_y_r[15].DATAIN
img_base_addr[0] => base_addr_r[0].DATAIN
img_base_addr[1] => base_addr_r[1].DATAIN
img_base_addr[2] => base_addr_r[2].DATAIN
img_base_addr[3] => base_addr_r[3].DATAIN
img_base_addr[4] => base_addr_r[4].DATAIN
img_base_addr[5] => base_addr_r[5].DATAIN
img_base_addr[6] => base_addr_r[6].DATAIN
img_base_addr[7] => base_addr_r[7].DATAIN
img_base_addr[8] => base_addr_r[8].DATAIN
img_base_addr[9] => base_addr_r[9].DATAIN
img_base_addr[10] => base_addr_r[10].DATAIN
img_base_addr[11] => base_addr_r[11].DATAIN
img_base_addr[12] => base_addr_r[12].DATAIN
img_base_addr[13] => base_addr_r[13].DATAIN
img_base_addr[14] => base_addr_r[14].DATAIN
img_base_addr[15] => base_addr_r[15].DATAIN
img_base_addr[16] => base_addr_r[16].DATAIN
img_base_addr[17] => base_addr_r[17].DATAIN
img_width[0] => img_width_r[0].DATAIN
img_width[1] => img_width_r[1].DATAIN
img_width[2] => img_width_r[2].DATAIN
img_width[3] => img_width_r[3].DATAIN
img_width[4] => img_width_r[4].DATAIN
img_width[5] => img_width_r[5].DATAIN
img_width[6] => img_width_r[6].DATAIN
img_width[7] => img_width_r[7].DATAIN
img_width[8] => img_width_r[8].DATAIN
img_width[9] => img_width_r[9].DATAIN
img_width[10] => img_width_r[10].DATAIN
img_width[11] => img_width_r[11].DATAIN
img_width[12] => img_width_r[12].DATAIN
img_width[13] => img_width_r[13].DATAIN
img_width[14] => img_width_r[14].DATAIN
img_width[15] => img_width_r[15].DATAIN
img_height[0] => ~NO_FANOUT~
img_height[1] => ~NO_FANOUT~
img_height[2] => ~NO_FANOUT~
img_height[3] => ~NO_FANOUT~
img_height[4] => ~NO_FANOUT~
img_height[5] => ~NO_FANOUT~
img_height[6] => ~NO_FANOUT~
img_height[7] => ~NO_FANOUT~
img_height[8] => ~NO_FANOUT~
img_height[9] => ~NO_FANOUT~
img_height[10] => ~NO_FANOUT~
img_height[11] => ~NO_FANOUT~
img_height[12] => ~NO_FANOUT~
img_height[13] => ~NO_FANOUT~
img_height[14] => ~NO_FANOUT~
img_height[15] => ~NO_FANOUT~
mem_read_en <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mem_data[0] => p11_r[0].DATAIN
mem_data[0] => p00_r[0].DATAIN
mem_data[0] => p01_r[0].DATAIN
mem_data[0] => p10_r[0].DATAIN
mem_data[1] => p00_r[1].DATAIN
mem_data[1] => p01_r[1].DATAIN
mem_data[1] => p10_r[1].DATAIN
mem_data[1] => p11_r[1].DATAIN
mem_data[2] => p00_r[2].DATAIN
mem_data[2] => p01_r[2].DATAIN
mem_data[2] => p10_r[2].DATAIN
mem_data[2] => p11_r[2].DATAIN
mem_data[3] => p00_r[3].DATAIN
mem_data[3] => p01_r[3].DATAIN
mem_data[3] => p10_r[3].DATAIN
mem_data[3] => p11_r[3].DATAIN
mem_data[4] => p00_r[4].DATAIN
mem_data[4] => p01_r[4].DATAIN
mem_data[4] => p10_r[4].DATAIN
mem_data[4] => p11_r[4].DATAIN
mem_data[5] => p00_r[5].DATAIN
mem_data[5] => p01_r[5].DATAIN
mem_data[5] => p10_r[5].DATAIN
mem_data[5] => p11_r[5].DATAIN
mem_data[6] => p00_r[6].DATAIN
mem_data[6] => p01_r[6].DATAIN
mem_data[6] => p10_r[6].DATAIN
mem_data[6] => p11_r[6].DATAIN
mem_data[7] => p00_r[7].DATAIN
mem_data[7] => p01_r[7].DATAIN
mem_data[7] => p10_r[7].DATAIN
mem_data[7] => p11_r[7].DATAIN
fetch_valid <= fetch_valid.DB_MAX_OUTPUT_PORT_TYPE
p00[0] <= p00_r[0].DB_MAX_OUTPUT_PORT_TYPE
p00[1] <= p00_r[1].DB_MAX_OUTPUT_PORT_TYPE
p00[2] <= p00_r[2].DB_MAX_OUTPUT_PORT_TYPE
p00[3] <= p00_r[3].DB_MAX_OUTPUT_PORT_TYPE
p00[4] <= p00_r[4].DB_MAX_OUTPUT_PORT_TYPE
p00[5] <= p00_r[5].DB_MAX_OUTPUT_PORT_TYPE
p00[6] <= p00_r[6].DB_MAX_OUTPUT_PORT_TYPE
p00[7] <= p00_r[7].DB_MAX_OUTPUT_PORT_TYPE
p01[0] <= p01_r[0].DB_MAX_OUTPUT_PORT_TYPE
p01[1] <= p01_r[1].DB_MAX_OUTPUT_PORT_TYPE
p01[2] <= p01_r[2].DB_MAX_OUTPUT_PORT_TYPE
p01[3] <= p01_r[3].DB_MAX_OUTPUT_PORT_TYPE
p01[4] <= p01_r[4].DB_MAX_OUTPUT_PORT_TYPE
p01[5] <= p01_r[5].DB_MAX_OUTPUT_PORT_TYPE
p01[6] <= p01_r[6].DB_MAX_OUTPUT_PORT_TYPE
p01[7] <= p01_r[7].DB_MAX_OUTPUT_PORT_TYPE
p10[0] <= p10_r[0].DB_MAX_OUTPUT_PORT_TYPE
p10[1] <= p10_r[1].DB_MAX_OUTPUT_PORT_TYPE
p10[2] <= p10_r[2].DB_MAX_OUTPUT_PORT_TYPE
p10[3] <= p10_r[3].DB_MAX_OUTPUT_PORT_TYPE
p10[4] <= p10_r[4].DB_MAX_OUTPUT_PORT_TYPE
p10[5] <= p10_r[5].DB_MAX_OUTPUT_PORT_TYPE
p10[6] <= p10_r[6].DB_MAX_OUTPUT_PORT_TYPE
p10[7] <= p10_r[7].DB_MAX_OUTPUT_PORT_TYPE
p11[0] <= p11_r[0].DB_MAX_OUTPUT_PORT_TYPE
p11[1] <= p11_r[1].DB_MAX_OUTPUT_PORT_TYPE
p11[2] <= p11_r[2].DB_MAX_OUTPUT_PORT_TYPE
p11[3] <= p11_r[3].DB_MAX_OUTPUT_PORT_TYPE
p11[4] <= p11_r[4].DB_MAX_OUTPUT_PORT_TYPE
p11[5] <= p11_r[5].DB_MAX_OUTPUT_PORT_TYPE
p11[6] <= p11_r[6].DB_MAX_OUTPUT_PORT_TYPE
p11[7] <= p11_r[7].DB_MAX_OUTPUT_PORT_TYPE
a[0] <= frac_x_r[8].DB_MAX_OUTPUT_PORT_TYPE
a[1] <= frac_x_r[9].DB_MAX_OUTPUT_PORT_TYPE
a[2] <= frac_x_r[10].DB_MAX_OUTPUT_PORT_TYPE
a[3] <= frac_x_r[11].DB_MAX_OUTPUT_PORT_TYPE
a[4] <= frac_x_r[12].DB_MAX_OUTPUT_PORT_TYPE
a[5] <= frac_x_r[13].DB_MAX_OUTPUT_PORT_TYPE
a[6] <= frac_x_r[14].DB_MAX_OUTPUT_PORT_TYPE
a[7] <= frac_x_r[15].DB_MAX_OUTPUT_PORT_TYPE
a[8] <= <GND>
a[9] <= <GND>
a[10] <= <GND>
a[11] <= <GND>
a[12] <= <GND>
a[13] <= <GND>
a[14] <= <GND>
a[15] <= <GND>
b[0] <= frac_y_r[8].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= frac_y_r[9].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= frac_y_r[10].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= frac_y_r[11].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= frac_y_r[12].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= frac_y_r[13].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= frac_y_r[14].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= frac_y_r[15].DB_MAX_OUTPUT_PORT_TYPE
b[8] <= <GND>
b[9] <= <GND>
b[10] <= <GND>
b[11] <= <GND>
b[12] <= <GND>
b[13] <= <GND>
b[14] <= <GND>
b[15] <= <GND>
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch
clk => b[3][0]~reg0.CLK
clk => b[3][1]~reg0.CLK
clk => b[3][2]~reg0.CLK
clk => b[3][3]~reg0.CLK
clk => b[3][4]~reg0.CLK
clk => b[3][5]~reg0.CLK
clk => b[3][6]~reg0.CLK
clk => b[3][7]~reg0.CLK
clk => b[3][8]~reg0.CLK
clk => b[3][9]~reg0.CLK
clk => b[3][10]~reg0.CLK
clk => b[3][11]~reg0.CLK
clk => b[3][12]~reg0.CLK
clk => b[3][13]~reg0.CLK
clk => b[3][14]~reg0.CLK
clk => b[3][15]~reg0.CLK
clk => b[2][0]~reg0.CLK
clk => b[2][1]~reg0.CLK
clk => b[2][2]~reg0.CLK
clk => b[2][3]~reg0.CLK
clk => b[2][4]~reg0.CLK
clk => b[2][5]~reg0.CLK
clk => b[2][6]~reg0.CLK
clk => b[2][7]~reg0.CLK
clk => b[2][8]~reg0.CLK
clk => b[2][9]~reg0.CLK
clk => b[2][10]~reg0.CLK
clk => b[2][11]~reg0.CLK
clk => b[2][12]~reg0.CLK
clk => b[2][13]~reg0.CLK
clk => b[2][14]~reg0.CLK
clk => b[2][15]~reg0.CLK
clk => b[1][0]~reg0.CLK
clk => b[1][1]~reg0.CLK
clk => b[1][2]~reg0.CLK
clk => b[1][3]~reg0.CLK
clk => b[1][4]~reg0.CLK
clk => b[1][5]~reg0.CLK
clk => b[1][6]~reg0.CLK
clk => b[1][7]~reg0.CLK
clk => b[1][8]~reg0.CLK
clk => b[1][9]~reg0.CLK
clk => b[1][10]~reg0.CLK
clk => b[1][11]~reg0.CLK
clk => b[1][12]~reg0.CLK
clk => b[1][13]~reg0.CLK
clk => b[1][14]~reg0.CLK
clk => b[1][15]~reg0.CLK
clk => b[0][0]~reg0.CLK
clk => b[0][1]~reg0.CLK
clk => b[0][2]~reg0.CLK
clk => b[0][3]~reg0.CLK
clk => b[0][4]~reg0.CLK
clk => b[0][5]~reg0.CLK
clk => b[0][6]~reg0.CLK
clk => b[0][7]~reg0.CLK
clk => b[0][8]~reg0.CLK
clk => b[0][9]~reg0.CLK
clk => b[0][10]~reg0.CLK
clk => b[0][11]~reg0.CLK
clk => b[0][12]~reg0.CLK
clk => b[0][13]~reg0.CLK
clk => b[0][14]~reg0.CLK
clk => b[0][15]~reg0.CLK
clk => a[3][0]~reg0.CLK
clk => a[3][1]~reg0.CLK
clk => a[3][2]~reg0.CLK
clk => a[3][3]~reg0.CLK
clk => a[3][4]~reg0.CLK
clk => a[3][5]~reg0.CLK
clk => a[3][6]~reg0.CLK
clk => a[3][7]~reg0.CLK
clk => a[3][8]~reg0.CLK
clk => a[3][9]~reg0.CLK
clk => a[3][10]~reg0.CLK
clk => a[3][11]~reg0.CLK
clk => a[3][12]~reg0.CLK
clk => a[3][13]~reg0.CLK
clk => a[3][14]~reg0.CLK
clk => a[3][15]~reg0.CLK
clk => a[2][0]~reg0.CLK
clk => a[2][1]~reg0.CLK
clk => a[2][2]~reg0.CLK
clk => a[2][3]~reg0.CLK
clk => a[2][4]~reg0.CLK
clk => a[2][5]~reg0.CLK
clk => a[2][6]~reg0.CLK
clk => a[2][7]~reg0.CLK
clk => a[2][8]~reg0.CLK
clk => a[2][9]~reg0.CLK
clk => a[2][10]~reg0.CLK
clk => a[2][11]~reg0.CLK
clk => a[2][12]~reg0.CLK
clk => a[2][13]~reg0.CLK
clk => a[2][14]~reg0.CLK
clk => a[2][15]~reg0.CLK
clk => a[1][0]~reg0.CLK
clk => a[1][1]~reg0.CLK
clk => a[1][2]~reg0.CLK
clk => a[1][3]~reg0.CLK
clk => a[1][4]~reg0.CLK
clk => a[1][5]~reg0.CLK
clk => a[1][6]~reg0.CLK
clk => a[1][7]~reg0.CLK
clk => a[1][8]~reg0.CLK
clk => a[1][9]~reg0.CLK
clk => a[1][10]~reg0.CLK
clk => a[1][11]~reg0.CLK
clk => a[1][12]~reg0.CLK
clk => a[1][13]~reg0.CLK
clk => a[1][14]~reg0.CLK
clk => a[1][15]~reg0.CLK
clk => a[0][0]~reg0.CLK
clk => a[0][1]~reg0.CLK
clk => a[0][2]~reg0.CLK
clk => a[0][3]~reg0.CLK
clk => a[0][4]~reg0.CLK
clk => a[0][5]~reg0.CLK
clk => a[0][6]~reg0.CLK
clk => a[0][7]~reg0.CLK
clk => a[0][8]~reg0.CLK
clk => a[0][9]~reg0.CLK
clk => a[0][10]~reg0.CLK
clk => a[0][11]~reg0.CLK
clk => a[0][12]~reg0.CLK
clk => a[0][13]~reg0.CLK
clk => a[0][14]~reg0.CLK
clk => a[0][15]~reg0.CLK
clk => p11[3][0]~reg0.CLK
clk => p11[3][1]~reg0.CLK
clk => p11[3][2]~reg0.CLK
clk => p11[3][3]~reg0.CLK
clk => p11[3][4]~reg0.CLK
clk => p11[3][5]~reg0.CLK
clk => p11[3][6]~reg0.CLK
clk => p11[3][7]~reg0.CLK
clk => p11[2][0]~reg0.CLK
clk => p11[2][1]~reg0.CLK
clk => p11[2][2]~reg0.CLK
clk => p11[2][3]~reg0.CLK
clk => p11[2][4]~reg0.CLK
clk => p11[2][5]~reg0.CLK
clk => p11[2][6]~reg0.CLK
clk => p11[2][7]~reg0.CLK
clk => p11[1][0]~reg0.CLK
clk => p11[1][1]~reg0.CLK
clk => p11[1][2]~reg0.CLK
clk => p11[1][3]~reg0.CLK
clk => p11[1][4]~reg0.CLK
clk => p11[1][5]~reg0.CLK
clk => p11[1][6]~reg0.CLK
clk => p11[1][7]~reg0.CLK
clk => p11[0][0]~reg0.CLK
clk => p11[0][1]~reg0.CLK
clk => p11[0][2]~reg0.CLK
clk => p11[0][3]~reg0.CLK
clk => p11[0][4]~reg0.CLK
clk => p11[0][5]~reg0.CLK
clk => p11[0][6]~reg0.CLK
clk => p11[0][7]~reg0.CLK
clk => p10[3][0]~reg0.CLK
clk => p10[3][1]~reg0.CLK
clk => p10[3][2]~reg0.CLK
clk => p10[3][3]~reg0.CLK
clk => p10[3][4]~reg0.CLK
clk => p10[3][5]~reg0.CLK
clk => p10[3][6]~reg0.CLK
clk => p10[3][7]~reg0.CLK
clk => p10[2][0]~reg0.CLK
clk => p10[2][1]~reg0.CLK
clk => p10[2][2]~reg0.CLK
clk => p10[2][3]~reg0.CLK
clk => p10[2][4]~reg0.CLK
clk => p10[2][5]~reg0.CLK
clk => p10[2][6]~reg0.CLK
clk => p10[2][7]~reg0.CLK
clk => p10[1][0]~reg0.CLK
clk => p10[1][1]~reg0.CLK
clk => p10[1][2]~reg0.CLK
clk => p10[1][3]~reg0.CLK
clk => p10[1][4]~reg0.CLK
clk => p10[1][5]~reg0.CLK
clk => p10[1][6]~reg0.CLK
clk => p10[1][7]~reg0.CLK
clk => p10[0][0]~reg0.CLK
clk => p10[0][1]~reg0.CLK
clk => p10[0][2]~reg0.CLK
clk => p10[0][3]~reg0.CLK
clk => p10[0][4]~reg0.CLK
clk => p10[0][5]~reg0.CLK
clk => p10[0][6]~reg0.CLK
clk => p10[0][7]~reg0.CLK
clk => p01[3][0]~reg0.CLK
clk => p01[3][1]~reg0.CLK
clk => p01[3][2]~reg0.CLK
clk => p01[3][3]~reg0.CLK
clk => p01[3][4]~reg0.CLK
clk => p01[3][5]~reg0.CLK
clk => p01[3][6]~reg0.CLK
clk => p01[3][7]~reg0.CLK
clk => p01[2][0]~reg0.CLK
clk => p01[2][1]~reg0.CLK
clk => p01[2][2]~reg0.CLK
clk => p01[2][3]~reg0.CLK
clk => p01[2][4]~reg0.CLK
clk => p01[2][5]~reg0.CLK
clk => p01[2][6]~reg0.CLK
clk => p01[2][7]~reg0.CLK
clk => p01[1][0]~reg0.CLK
clk => p01[1][1]~reg0.CLK
clk => p01[1][2]~reg0.CLK
clk => p01[1][3]~reg0.CLK
clk => p01[1][4]~reg0.CLK
clk => p01[1][5]~reg0.CLK
clk => p01[1][6]~reg0.CLK
clk => p01[1][7]~reg0.CLK
clk => p01[0][0]~reg0.CLK
clk => p01[0][1]~reg0.CLK
clk => p01[0][2]~reg0.CLK
clk => p01[0][3]~reg0.CLK
clk => p01[0][4]~reg0.CLK
clk => p01[0][5]~reg0.CLK
clk => p01[0][6]~reg0.CLK
clk => p01[0][7]~reg0.CLK
clk => p00[3][0]~reg0.CLK
clk => p00[3][1]~reg0.CLK
clk => p00[3][2]~reg0.CLK
clk => p00[3][3]~reg0.CLK
clk => p00[3][4]~reg0.CLK
clk => p00[3][5]~reg0.CLK
clk => p00[3][6]~reg0.CLK
clk => p00[3][7]~reg0.CLK
clk => p00[2][0]~reg0.CLK
clk => p00[2][1]~reg0.CLK
clk => p00[2][2]~reg0.CLK
clk => p00[2][3]~reg0.CLK
clk => p00[2][4]~reg0.CLK
clk => p00[2][5]~reg0.CLK
clk => p00[2][6]~reg0.CLK
clk => p00[2][7]~reg0.CLK
clk => p00[1][0]~reg0.CLK
clk => p00[1][1]~reg0.CLK
clk => p00[1][2]~reg0.CLK
clk => p00[1][3]~reg0.CLK
clk => p00[1][4]~reg0.CLK
clk => p00[1][5]~reg0.CLK
clk => p00[1][6]~reg0.CLK
clk => p00[1][7]~reg0.CLK
clk => p00[0][0]~reg0.CLK
clk => p00[0][1]~reg0.CLK
clk => p00[0][2]~reg0.CLK
clk => p00[0][3]~reg0.CLK
clk => p00[0][4]~reg0.CLK
clk => p00[0][5]~reg0.CLK
clk => p00[0][6]~reg0.CLK
clk => p00[0][7]~reg0.CLK
clk => frac_y[3][8].CLK
clk => frac_y[3][9].CLK
clk => frac_y[3][10].CLK
clk => frac_y[3][11].CLK
clk => frac_y[3][12].CLK
clk => frac_y[3][13].CLK
clk => frac_y[3][14].CLK
clk => frac_y[3][15].CLK
clk => frac_y[2][8].CLK
clk => frac_y[2][9].CLK
clk => frac_y[2][10].CLK
clk => frac_y[2][11].CLK
clk => frac_y[2][12].CLK
clk => frac_y[2][13].CLK
clk => frac_y[2][14].CLK
clk => frac_y[2][15].CLK
clk => frac_y[1][8].CLK
clk => frac_y[1][9].CLK
clk => frac_y[1][10].CLK
clk => frac_y[1][11].CLK
clk => frac_y[1][12].CLK
clk => frac_y[1][13].CLK
clk => frac_y[1][14].CLK
clk => frac_y[1][15].CLK
clk => frac_y[0][8].CLK
clk => frac_y[0][9].CLK
clk => frac_y[0][10].CLK
clk => frac_y[0][11].CLK
clk => frac_y[0][12].CLK
clk => frac_y[0][13].CLK
clk => frac_y[0][14].CLK
clk => frac_y[0][15].CLK
clk => frac_x[3][8].CLK
clk => frac_x[3][9].CLK
clk => frac_x[3][10].CLK
clk => frac_x[3][11].CLK
clk => frac_x[3][12].CLK
clk => frac_x[3][13].CLK
clk => frac_x[3][14].CLK
clk => frac_x[3][15].CLK
clk => frac_x[2][8].CLK
clk => frac_x[2][9].CLK
clk => frac_x[2][10].CLK
clk => frac_x[2][11].CLK
clk => frac_x[2][12].CLK
clk => frac_x[2][13].CLK
clk => frac_x[2][14].CLK
clk => frac_x[2][15].CLK
clk => frac_x[1][8].CLK
clk => frac_x[1][9].CLK
clk => frac_x[1][10].CLK
clk => frac_x[1][11].CLK
clk => frac_x[1][12].CLK
clk => frac_x[1][13].CLK
clk => frac_x[1][14].CLK
clk => frac_x[1][15].CLK
clk => frac_x[0][8].CLK
clk => frac_x[0][9].CLK
clk => frac_x[0][10].CLK
clk => frac_x[0][11].CLK
clk => frac_x[0][12].CLK
clk => frac_x[0][13].CLK
clk => frac_x[0][14].CLK
clk => frac_x[0][15].CLK
clk => src_y_int[3][0].CLK
clk => src_y_int[3][1].CLK
clk => src_y_int[3][2].CLK
clk => src_y_int[3][3].CLK
clk => src_y_int[3][4].CLK
clk => src_y_int[3][5].CLK
clk => src_y_int[3][6].CLK
clk => src_y_int[3][7].CLK
clk => src_y_int[3][8].CLK
clk => src_y_int[3][9].CLK
clk => src_y_int[3][10].CLK
clk => src_y_int[3][11].CLK
clk => src_y_int[3][12].CLK
clk => src_y_int[3][13].CLK
clk => src_y_int[3][14].CLK
clk => src_y_int[3][15].CLK
clk => src_y_int[2][0].CLK
clk => src_y_int[2][1].CLK
clk => src_y_int[2][2].CLK
clk => src_y_int[2][3].CLK
clk => src_y_int[2][4].CLK
clk => src_y_int[2][5].CLK
clk => src_y_int[2][6].CLK
clk => src_y_int[2][7].CLK
clk => src_y_int[2][8].CLK
clk => src_y_int[2][9].CLK
clk => src_y_int[2][10].CLK
clk => src_y_int[2][11].CLK
clk => src_y_int[2][12].CLK
clk => src_y_int[2][13].CLK
clk => src_y_int[2][14].CLK
clk => src_y_int[2][15].CLK
clk => src_y_int[1][0].CLK
clk => src_y_int[1][1].CLK
clk => src_y_int[1][2].CLK
clk => src_y_int[1][3].CLK
clk => src_y_int[1][4].CLK
clk => src_y_int[1][5].CLK
clk => src_y_int[1][6].CLK
clk => src_y_int[1][7].CLK
clk => src_y_int[1][8].CLK
clk => src_y_int[1][9].CLK
clk => src_y_int[1][10].CLK
clk => src_y_int[1][11].CLK
clk => src_y_int[1][12].CLK
clk => src_y_int[1][13].CLK
clk => src_y_int[1][14].CLK
clk => src_y_int[1][15].CLK
clk => src_y_int[0][0].CLK
clk => src_y_int[0][1].CLK
clk => src_y_int[0][2].CLK
clk => src_y_int[0][3].CLK
clk => src_y_int[0][4].CLK
clk => src_y_int[0][5].CLK
clk => src_y_int[0][6].CLK
clk => src_y_int[0][7].CLK
clk => src_y_int[0][8].CLK
clk => src_y_int[0][9].CLK
clk => src_y_int[0][10].CLK
clk => src_y_int[0][11].CLK
clk => src_y_int[0][12].CLK
clk => src_y_int[0][13].CLK
clk => src_y_int[0][14].CLK
clk => src_y_int[0][15].CLK
clk => src_x_int[3][0].CLK
clk => src_x_int[3][1].CLK
clk => src_x_int[3][2].CLK
clk => src_x_int[3][3].CLK
clk => src_x_int[3][4].CLK
clk => src_x_int[3][5].CLK
clk => src_x_int[3][6].CLK
clk => src_x_int[3][7].CLK
clk => src_x_int[3][8].CLK
clk => src_x_int[3][9].CLK
clk => src_x_int[3][10].CLK
clk => src_x_int[3][11].CLK
clk => src_x_int[3][12].CLK
clk => src_x_int[3][13].CLK
clk => src_x_int[3][14].CLK
clk => src_x_int[3][15].CLK
clk => src_x_int[2][0].CLK
clk => src_x_int[2][1].CLK
clk => src_x_int[2][2].CLK
clk => src_x_int[2][3].CLK
clk => src_x_int[2][4].CLK
clk => src_x_int[2][5].CLK
clk => src_x_int[2][6].CLK
clk => src_x_int[2][7].CLK
clk => src_x_int[2][8].CLK
clk => src_x_int[2][9].CLK
clk => src_x_int[2][10].CLK
clk => src_x_int[2][11].CLK
clk => src_x_int[2][12].CLK
clk => src_x_int[2][13].CLK
clk => src_x_int[2][14].CLK
clk => src_x_int[2][15].CLK
clk => src_x_int[1][0].CLK
clk => src_x_int[1][1].CLK
clk => src_x_int[1][2].CLK
clk => src_x_int[1][3].CLK
clk => src_x_int[1][4].CLK
clk => src_x_int[1][5].CLK
clk => src_x_int[1][6].CLK
clk => src_x_int[1][7].CLK
clk => src_x_int[1][8].CLK
clk => src_x_int[1][9].CLK
clk => src_x_int[1][10].CLK
clk => src_x_int[1][11].CLK
clk => src_x_int[1][12].CLK
clk => src_x_int[1][13].CLK
clk => src_x_int[1][14].CLK
clk => src_x_int[1][15].CLK
clk => src_x_int[0][0].CLK
clk => src_x_int[0][1].CLK
clk => src_x_int[0][2].CLK
clk => src_x_int[0][3].CLK
clk => src_x_int[0][4].CLK
clk => src_x_int[0][5].CLK
clk => src_x_int[0][6].CLK
clk => src_x_int[0][7].CLK
clk => src_x_int[0][8].CLK
clk => src_x_int[0][9].CLK
clk => src_x_int[0][10].CLK
clk => src_x_int[0][11].CLK
clk => src_x_int[0][12].CLK
clk => src_x_int[0][13].CLK
clk => src_x_int[0][14].CLK
clk => src_x_int[0][15].CLK
clk => pending_valid_pipe[1].CLK
clk => pending_valid_pipe[0].CLK
clk => pending_idx_pipe[1][0].CLK
clk => pending_idx_pipe[1][1].CLK
clk => pending_idx_pipe[1][2].CLK
clk => pending_idx_pipe[1][3].CLK
clk => pending_idx_pipe[0][0].CLK
clk => pending_idx_pipe[0][1].CLK
clk => pending_idx_pipe[0][2].CLK
clk => pending_idx_pipe[0][3].CLK
clk => scale_factor_r[0].CLK
clk => scale_factor_r[1].CLK
clk => scale_factor_r[2].CLK
clk => scale_factor_r[3].CLK
clk => scale_factor_r[4].CLK
clk => scale_factor_r[5].CLK
clk => scale_factor_r[6].CLK
clk => scale_factor_r[7].CLK
clk => img_base_addr_r[0].CLK
clk => img_base_addr_r[1].CLK
clk => img_base_addr_r[2].CLK
clk => img_base_addr_r[3].CLK
clk => img_base_addr_r[4].CLK
clk => img_base_addr_r[5].CLK
clk => img_base_addr_r[6].CLK
clk => img_base_addr_r[7].CLK
clk => img_base_addr_r[8].CLK
clk => img_base_addr_r[9].CLK
clk => img_base_addr_r[10].CLK
clk => img_base_addr_r[11].CLK
clk => img_base_addr_r[12].CLK
clk => img_base_addr_r[13].CLK
clk => img_base_addr_r[14].CLK
clk => img_base_addr_r[15].CLK
clk => img_base_addr_r[16].CLK
clk => img_base_addr_r[17].CLK
clk => img_width_r[0].CLK
clk => img_width_r[1].CLK
clk => img_width_r[2].CLK
clk => img_width_r[3].CLK
clk => img_width_r[4].CLK
clk => img_width_r[5].CLK
clk => img_width_r[6].CLK
clk => img_width_r[7].CLK
clk => img_width_r[8].CLK
clk => img_width_r[9].CLK
clk => img_width_r[10].CLK
clk => img_width_r[11].CLK
clk => img_width_r[12].CLK
clk => img_width_r[13].CLK
clk => img_width_r[14].CLK
clk => img_width_r[15].CLK
clk => base_y_r[0].CLK
clk => base_y_r[1].CLK
clk => base_y_r[2].CLK
clk => base_y_r[3].CLK
clk => base_y_r[4].CLK
clk => base_y_r[5].CLK
clk => base_y_r[6].CLK
clk => base_y_r[7].CLK
clk => base_y_r[8].CLK
clk => base_y_r[9].CLK
clk => base_y_r[10].CLK
clk => base_y_r[11].CLK
clk => base_y_r[12].CLK
clk => base_y_r[13].CLK
clk => base_y_r[14].CLK
clk => base_y_r[15].CLK
clk => base_x_r[0].CLK
clk => base_x_r[1].CLK
clk => base_x_r[2].CLK
clk => base_x_r[3].CLK
clk => base_x_r[4].CLK
clk => base_x_r[5].CLK
clk => base_x_r[6].CLK
clk => base_x_r[7].CLK
clk => base_x_r[8].CLK
clk => base_x_r[9].CLK
clk => base_x_r[10].CLK
clk => base_x_r[11].CLK
clk => base_x_r[12].CLK
clk => base_x_r[13].CLK
clk => base_x_r[14].CLK
clk => base_x_r[15].CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_read_en~reg0.CLK
clk => capture_cnt[0].CLK
clk => capture_cnt[1].CLK
clk => capture_cnt[2].CLK
clk => capture_cnt[3].CLK
clk => capture_cnt[4].CLK
clk => fetch_cnt[0].CLK
clk => fetch_cnt[1].CLK
clk => fetch_cnt[2].CLK
clk => fetch_cnt[3].CLK
clk => fetch_cnt[4].CLK
clk => calc_idx[0].CLK
clk => calc_idx[1].CLK
clk => calc_idx[2].CLK
clk => state~1.DATAIN
rst => b[3][0]~reg0.ACLR
rst => b[3][1]~reg0.ACLR
rst => b[3][2]~reg0.ACLR
rst => b[3][3]~reg0.ACLR
rst => b[3][4]~reg0.ACLR
rst => b[3][5]~reg0.ACLR
rst => b[3][6]~reg0.ACLR
rst => b[3][7]~reg0.ACLR
rst => b[3][8]~reg0.ACLR
rst => b[3][9]~reg0.ACLR
rst => b[3][10]~reg0.ACLR
rst => b[3][11]~reg0.ACLR
rst => b[3][12]~reg0.ACLR
rst => b[3][13]~reg0.ACLR
rst => b[3][14]~reg0.ACLR
rst => b[3][15]~reg0.ACLR
rst => b[2][0]~reg0.ACLR
rst => b[2][1]~reg0.ACLR
rst => b[2][2]~reg0.ACLR
rst => b[2][3]~reg0.ACLR
rst => b[2][4]~reg0.ACLR
rst => b[2][5]~reg0.ACLR
rst => b[2][6]~reg0.ACLR
rst => b[2][7]~reg0.ACLR
rst => b[2][8]~reg0.ACLR
rst => b[2][9]~reg0.ACLR
rst => b[2][10]~reg0.ACLR
rst => b[2][11]~reg0.ACLR
rst => b[2][12]~reg0.ACLR
rst => b[2][13]~reg0.ACLR
rst => b[2][14]~reg0.ACLR
rst => b[2][15]~reg0.ACLR
rst => b[1][0]~reg0.ACLR
rst => b[1][1]~reg0.ACLR
rst => b[1][2]~reg0.ACLR
rst => b[1][3]~reg0.ACLR
rst => b[1][4]~reg0.ACLR
rst => b[1][5]~reg0.ACLR
rst => b[1][6]~reg0.ACLR
rst => b[1][7]~reg0.ACLR
rst => b[1][8]~reg0.ACLR
rst => b[1][9]~reg0.ACLR
rst => b[1][10]~reg0.ACLR
rst => b[1][11]~reg0.ACLR
rst => b[1][12]~reg0.ACLR
rst => b[1][13]~reg0.ACLR
rst => b[1][14]~reg0.ACLR
rst => b[1][15]~reg0.ACLR
rst => b[0][0]~reg0.ACLR
rst => b[0][1]~reg0.ACLR
rst => b[0][2]~reg0.ACLR
rst => b[0][3]~reg0.ACLR
rst => b[0][4]~reg0.ACLR
rst => b[0][5]~reg0.ACLR
rst => b[0][6]~reg0.ACLR
rst => b[0][7]~reg0.ACLR
rst => b[0][8]~reg0.ACLR
rst => b[0][9]~reg0.ACLR
rst => b[0][10]~reg0.ACLR
rst => b[0][11]~reg0.ACLR
rst => b[0][12]~reg0.ACLR
rst => b[0][13]~reg0.ACLR
rst => b[0][14]~reg0.ACLR
rst => b[0][15]~reg0.ACLR
rst => a[3][0]~reg0.ACLR
rst => a[3][1]~reg0.ACLR
rst => a[3][2]~reg0.ACLR
rst => a[3][3]~reg0.ACLR
rst => a[3][4]~reg0.ACLR
rst => a[3][5]~reg0.ACLR
rst => a[3][6]~reg0.ACLR
rst => a[3][7]~reg0.ACLR
rst => a[3][8]~reg0.ACLR
rst => a[3][9]~reg0.ACLR
rst => a[3][10]~reg0.ACLR
rst => a[3][11]~reg0.ACLR
rst => a[3][12]~reg0.ACLR
rst => a[3][13]~reg0.ACLR
rst => a[3][14]~reg0.ACLR
rst => a[3][15]~reg0.ACLR
rst => a[2][0]~reg0.ACLR
rst => a[2][1]~reg0.ACLR
rst => a[2][2]~reg0.ACLR
rst => a[2][3]~reg0.ACLR
rst => a[2][4]~reg0.ACLR
rst => a[2][5]~reg0.ACLR
rst => a[2][6]~reg0.ACLR
rst => a[2][7]~reg0.ACLR
rst => a[2][8]~reg0.ACLR
rst => a[2][9]~reg0.ACLR
rst => a[2][10]~reg0.ACLR
rst => a[2][11]~reg0.ACLR
rst => a[2][12]~reg0.ACLR
rst => a[2][13]~reg0.ACLR
rst => a[2][14]~reg0.ACLR
rst => a[2][15]~reg0.ACLR
rst => a[1][0]~reg0.ACLR
rst => a[1][1]~reg0.ACLR
rst => a[1][2]~reg0.ACLR
rst => a[1][3]~reg0.ACLR
rst => a[1][4]~reg0.ACLR
rst => a[1][5]~reg0.ACLR
rst => a[1][6]~reg0.ACLR
rst => a[1][7]~reg0.ACLR
rst => a[1][8]~reg0.ACLR
rst => a[1][9]~reg0.ACLR
rst => a[1][10]~reg0.ACLR
rst => a[1][11]~reg0.ACLR
rst => a[1][12]~reg0.ACLR
rst => a[1][13]~reg0.ACLR
rst => a[1][14]~reg0.ACLR
rst => a[1][15]~reg0.ACLR
rst => a[0][0]~reg0.ACLR
rst => a[0][1]~reg0.ACLR
rst => a[0][2]~reg0.ACLR
rst => a[0][3]~reg0.ACLR
rst => a[0][4]~reg0.ACLR
rst => a[0][5]~reg0.ACLR
rst => a[0][6]~reg0.ACLR
rst => a[0][7]~reg0.ACLR
rst => a[0][8]~reg0.ACLR
rst => a[0][9]~reg0.ACLR
rst => a[0][10]~reg0.ACLR
rst => a[0][11]~reg0.ACLR
rst => a[0][12]~reg0.ACLR
rst => a[0][13]~reg0.ACLR
rst => a[0][14]~reg0.ACLR
rst => a[0][15]~reg0.ACLR
rst => p11[3][0]~reg0.ACLR
rst => p11[3][1]~reg0.ACLR
rst => p11[3][2]~reg0.ACLR
rst => p11[3][3]~reg0.ACLR
rst => p11[3][4]~reg0.ACLR
rst => p11[3][5]~reg0.ACLR
rst => p11[3][6]~reg0.ACLR
rst => p11[3][7]~reg0.ACLR
rst => p11[2][0]~reg0.ACLR
rst => p11[2][1]~reg0.ACLR
rst => p11[2][2]~reg0.ACLR
rst => p11[2][3]~reg0.ACLR
rst => p11[2][4]~reg0.ACLR
rst => p11[2][5]~reg0.ACLR
rst => p11[2][6]~reg0.ACLR
rst => p11[2][7]~reg0.ACLR
rst => p11[1][0]~reg0.ACLR
rst => p11[1][1]~reg0.ACLR
rst => p11[1][2]~reg0.ACLR
rst => p11[1][3]~reg0.ACLR
rst => p11[1][4]~reg0.ACLR
rst => p11[1][5]~reg0.ACLR
rst => p11[1][6]~reg0.ACLR
rst => p11[1][7]~reg0.ACLR
rst => p11[0][0]~reg0.ACLR
rst => p11[0][1]~reg0.ACLR
rst => p11[0][2]~reg0.ACLR
rst => p11[0][3]~reg0.ACLR
rst => p11[0][4]~reg0.ACLR
rst => p11[0][5]~reg0.ACLR
rst => p11[0][6]~reg0.ACLR
rst => p11[0][7]~reg0.ACLR
rst => p10[3][0]~reg0.ACLR
rst => p10[3][1]~reg0.ACLR
rst => p10[3][2]~reg0.ACLR
rst => p10[3][3]~reg0.ACLR
rst => p10[3][4]~reg0.ACLR
rst => p10[3][5]~reg0.ACLR
rst => p10[3][6]~reg0.ACLR
rst => p10[3][7]~reg0.ACLR
rst => p10[2][0]~reg0.ACLR
rst => p10[2][1]~reg0.ACLR
rst => p10[2][2]~reg0.ACLR
rst => p10[2][3]~reg0.ACLR
rst => p10[2][4]~reg0.ACLR
rst => p10[2][5]~reg0.ACLR
rst => p10[2][6]~reg0.ACLR
rst => p10[2][7]~reg0.ACLR
rst => p10[1][0]~reg0.ACLR
rst => p10[1][1]~reg0.ACLR
rst => p10[1][2]~reg0.ACLR
rst => p10[1][3]~reg0.ACLR
rst => p10[1][4]~reg0.ACLR
rst => p10[1][5]~reg0.ACLR
rst => p10[1][6]~reg0.ACLR
rst => p10[1][7]~reg0.ACLR
rst => p10[0][0]~reg0.ACLR
rst => p10[0][1]~reg0.ACLR
rst => p10[0][2]~reg0.ACLR
rst => p10[0][3]~reg0.ACLR
rst => p10[0][4]~reg0.ACLR
rst => p10[0][5]~reg0.ACLR
rst => p10[0][6]~reg0.ACLR
rst => p10[0][7]~reg0.ACLR
rst => p01[3][0]~reg0.ACLR
rst => p01[3][1]~reg0.ACLR
rst => p01[3][2]~reg0.ACLR
rst => p01[3][3]~reg0.ACLR
rst => p01[3][4]~reg0.ACLR
rst => p01[3][5]~reg0.ACLR
rst => p01[3][6]~reg0.ACLR
rst => p01[3][7]~reg0.ACLR
rst => p01[2][0]~reg0.ACLR
rst => p01[2][1]~reg0.ACLR
rst => p01[2][2]~reg0.ACLR
rst => p01[2][3]~reg0.ACLR
rst => p01[2][4]~reg0.ACLR
rst => p01[2][5]~reg0.ACLR
rst => p01[2][6]~reg0.ACLR
rst => p01[2][7]~reg0.ACLR
rst => p01[1][0]~reg0.ACLR
rst => p01[1][1]~reg0.ACLR
rst => p01[1][2]~reg0.ACLR
rst => p01[1][3]~reg0.ACLR
rst => p01[1][4]~reg0.ACLR
rst => p01[1][5]~reg0.ACLR
rst => p01[1][6]~reg0.ACLR
rst => p01[1][7]~reg0.ACLR
rst => p01[0][0]~reg0.ACLR
rst => p01[0][1]~reg0.ACLR
rst => p01[0][2]~reg0.ACLR
rst => p01[0][3]~reg0.ACLR
rst => p01[0][4]~reg0.ACLR
rst => p01[0][5]~reg0.ACLR
rst => p01[0][6]~reg0.ACLR
rst => p01[0][7]~reg0.ACLR
rst => p00[3][0]~reg0.ACLR
rst => p00[3][1]~reg0.ACLR
rst => p00[3][2]~reg0.ACLR
rst => p00[3][3]~reg0.ACLR
rst => p00[3][4]~reg0.ACLR
rst => p00[3][5]~reg0.ACLR
rst => p00[3][6]~reg0.ACLR
rst => p00[3][7]~reg0.ACLR
rst => p00[2][0]~reg0.ACLR
rst => p00[2][1]~reg0.ACLR
rst => p00[2][2]~reg0.ACLR
rst => p00[2][3]~reg0.ACLR
rst => p00[2][4]~reg0.ACLR
rst => p00[2][5]~reg0.ACLR
rst => p00[2][6]~reg0.ACLR
rst => p00[2][7]~reg0.ACLR
rst => p00[1][0]~reg0.ACLR
rst => p00[1][1]~reg0.ACLR
rst => p00[1][2]~reg0.ACLR
rst => p00[1][3]~reg0.ACLR
rst => p00[1][4]~reg0.ACLR
rst => p00[1][5]~reg0.ACLR
rst => p00[1][6]~reg0.ACLR
rst => p00[1][7]~reg0.ACLR
rst => p00[0][0]~reg0.ACLR
rst => p00[0][1]~reg0.ACLR
rst => p00[0][2]~reg0.ACLR
rst => p00[0][3]~reg0.ACLR
rst => p00[0][4]~reg0.ACLR
rst => p00[0][5]~reg0.ACLR
rst => p00[0][6]~reg0.ACLR
rst => p00[0][7]~reg0.ACLR
rst => frac_y[3][8].ACLR
rst => frac_y[3][9].ACLR
rst => frac_y[3][10].ACLR
rst => frac_y[3][11].ACLR
rst => frac_y[3][12].ACLR
rst => frac_y[3][13].ACLR
rst => frac_y[3][14].ACLR
rst => frac_y[3][15].ACLR
rst => frac_y[2][8].ACLR
rst => frac_y[2][9].ACLR
rst => frac_y[2][10].ACLR
rst => frac_y[2][11].ACLR
rst => frac_y[2][12].ACLR
rst => frac_y[2][13].ACLR
rst => frac_y[2][14].ACLR
rst => frac_y[2][15].ACLR
rst => frac_y[1][8].ACLR
rst => frac_y[1][9].ACLR
rst => frac_y[1][10].ACLR
rst => frac_y[1][11].ACLR
rst => frac_y[1][12].ACLR
rst => frac_y[1][13].ACLR
rst => frac_y[1][14].ACLR
rst => frac_y[1][15].ACLR
rst => frac_y[0][8].ACLR
rst => frac_y[0][9].ACLR
rst => frac_y[0][10].ACLR
rst => frac_y[0][11].ACLR
rst => frac_y[0][12].ACLR
rst => frac_y[0][13].ACLR
rst => frac_y[0][14].ACLR
rst => frac_y[0][15].ACLR
rst => frac_x[3][8].ACLR
rst => frac_x[3][9].ACLR
rst => frac_x[3][10].ACLR
rst => frac_x[3][11].ACLR
rst => frac_x[3][12].ACLR
rst => frac_x[3][13].ACLR
rst => frac_x[3][14].ACLR
rst => frac_x[3][15].ACLR
rst => frac_x[2][8].ACLR
rst => frac_x[2][9].ACLR
rst => frac_x[2][10].ACLR
rst => frac_x[2][11].ACLR
rst => frac_x[2][12].ACLR
rst => frac_x[2][13].ACLR
rst => frac_x[2][14].ACLR
rst => frac_x[2][15].ACLR
rst => frac_x[1][8].ACLR
rst => frac_x[1][9].ACLR
rst => frac_x[1][10].ACLR
rst => frac_x[1][11].ACLR
rst => frac_x[1][12].ACLR
rst => frac_x[1][13].ACLR
rst => frac_x[1][14].ACLR
rst => frac_x[1][15].ACLR
rst => frac_x[0][8].ACLR
rst => frac_x[0][9].ACLR
rst => frac_x[0][10].ACLR
rst => frac_x[0][11].ACLR
rst => frac_x[0][12].ACLR
rst => frac_x[0][13].ACLR
rst => frac_x[0][14].ACLR
rst => frac_x[0][15].ACLR
rst => src_y_int[3][0].ACLR
rst => src_y_int[3][1].ACLR
rst => src_y_int[3][2].ACLR
rst => src_y_int[3][3].ACLR
rst => src_y_int[3][4].ACLR
rst => src_y_int[3][5].ACLR
rst => src_y_int[3][6].ACLR
rst => src_y_int[3][7].ACLR
rst => src_y_int[3][8].ACLR
rst => src_y_int[3][9].ACLR
rst => src_y_int[3][10].ACLR
rst => src_y_int[3][11].ACLR
rst => src_y_int[3][12].ACLR
rst => src_y_int[3][13].ACLR
rst => src_y_int[3][14].ACLR
rst => src_y_int[3][15].ACLR
rst => src_y_int[2][0].ACLR
rst => src_y_int[2][1].ACLR
rst => src_y_int[2][2].ACLR
rst => src_y_int[2][3].ACLR
rst => src_y_int[2][4].ACLR
rst => src_y_int[2][5].ACLR
rst => src_y_int[2][6].ACLR
rst => src_y_int[2][7].ACLR
rst => src_y_int[2][8].ACLR
rst => src_y_int[2][9].ACLR
rst => src_y_int[2][10].ACLR
rst => src_y_int[2][11].ACLR
rst => src_y_int[2][12].ACLR
rst => src_y_int[2][13].ACLR
rst => src_y_int[2][14].ACLR
rst => src_y_int[2][15].ACLR
rst => src_y_int[1][0].ACLR
rst => src_y_int[1][1].ACLR
rst => src_y_int[1][2].ACLR
rst => src_y_int[1][3].ACLR
rst => src_y_int[1][4].ACLR
rst => src_y_int[1][5].ACLR
rst => src_y_int[1][6].ACLR
rst => src_y_int[1][7].ACLR
rst => src_y_int[1][8].ACLR
rst => src_y_int[1][9].ACLR
rst => src_y_int[1][10].ACLR
rst => src_y_int[1][11].ACLR
rst => src_y_int[1][12].ACLR
rst => src_y_int[1][13].ACLR
rst => src_y_int[1][14].ACLR
rst => src_y_int[1][15].ACLR
rst => src_y_int[0][0].ACLR
rst => src_y_int[0][1].ACLR
rst => src_y_int[0][2].ACLR
rst => src_y_int[0][3].ACLR
rst => src_y_int[0][4].ACLR
rst => src_y_int[0][5].ACLR
rst => src_y_int[0][6].ACLR
rst => src_y_int[0][7].ACLR
rst => src_y_int[0][8].ACLR
rst => src_y_int[0][9].ACLR
rst => src_y_int[0][10].ACLR
rst => src_y_int[0][11].ACLR
rst => src_y_int[0][12].ACLR
rst => src_y_int[0][13].ACLR
rst => src_y_int[0][14].ACLR
rst => src_y_int[0][15].ACLR
rst => src_x_int[3][0].ACLR
rst => src_x_int[3][1].ACLR
rst => src_x_int[3][2].ACLR
rst => src_x_int[3][3].ACLR
rst => src_x_int[3][4].ACLR
rst => src_x_int[3][5].ACLR
rst => src_x_int[3][6].ACLR
rst => src_x_int[3][7].ACLR
rst => src_x_int[3][8].ACLR
rst => src_x_int[3][9].ACLR
rst => src_x_int[3][10].ACLR
rst => src_x_int[3][11].ACLR
rst => src_x_int[3][12].ACLR
rst => src_x_int[3][13].ACLR
rst => src_x_int[3][14].ACLR
rst => src_x_int[3][15].ACLR
rst => src_x_int[2][0].ACLR
rst => src_x_int[2][1].ACLR
rst => src_x_int[2][2].ACLR
rst => src_x_int[2][3].ACLR
rst => src_x_int[2][4].ACLR
rst => src_x_int[2][5].ACLR
rst => src_x_int[2][6].ACLR
rst => src_x_int[2][7].ACLR
rst => src_x_int[2][8].ACLR
rst => src_x_int[2][9].ACLR
rst => src_x_int[2][10].ACLR
rst => src_x_int[2][11].ACLR
rst => src_x_int[2][12].ACLR
rst => src_x_int[2][13].ACLR
rst => src_x_int[2][14].ACLR
rst => src_x_int[2][15].ACLR
rst => src_x_int[1][0].ACLR
rst => src_x_int[1][1].ACLR
rst => src_x_int[1][2].ACLR
rst => src_x_int[1][3].ACLR
rst => src_x_int[1][4].ACLR
rst => src_x_int[1][5].ACLR
rst => src_x_int[1][6].ACLR
rst => src_x_int[1][7].ACLR
rst => src_x_int[1][8].ACLR
rst => src_x_int[1][9].ACLR
rst => src_x_int[1][10].ACLR
rst => src_x_int[1][11].ACLR
rst => src_x_int[1][12].ACLR
rst => src_x_int[1][13].ACLR
rst => src_x_int[1][14].ACLR
rst => src_x_int[1][15].ACLR
rst => src_x_int[0][0].ACLR
rst => src_x_int[0][1].ACLR
rst => src_x_int[0][2].ACLR
rst => src_x_int[0][3].ACLR
rst => src_x_int[0][4].ACLR
rst => src_x_int[0][5].ACLR
rst => src_x_int[0][6].ACLR
rst => src_x_int[0][7].ACLR
rst => src_x_int[0][8].ACLR
rst => src_x_int[0][9].ACLR
rst => src_x_int[0][10].ACLR
rst => src_x_int[0][11].ACLR
rst => src_x_int[0][12].ACLR
rst => src_x_int[0][13].ACLR
rst => src_x_int[0][14].ACLR
rst => src_x_int[0][15].ACLR
rst => pending_valid_pipe[1].ACLR
rst => pending_valid_pipe[0].ACLR
rst => pending_idx_pipe[1][0].ACLR
rst => pending_idx_pipe[1][1].ACLR
rst => pending_idx_pipe[1][2].ACLR
rst => pending_idx_pipe[1][3].ACLR
rst => pending_idx_pipe[0][0].ACLR
rst => pending_idx_pipe[0][1].ACLR
rst => pending_idx_pipe[0][2].ACLR
rst => pending_idx_pipe[0][3].ACLR
rst => scale_factor_r[0].ACLR
rst => scale_factor_r[1].ACLR
rst => scale_factor_r[2].ACLR
rst => scale_factor_r[3].ACLR
rst => scale_factor_r[4].ACLR
rst => scale_factor_r[5].ACLR
rst => scale_factor_r[6].ACLR
rst => scale_factor_r[7].PRESET
rst => img_base_addr_r[0].ACLR
rst => img_base_addr_r[1].ACLR
rst => img_base_addr_r[2].ACLR
rst => img_base_addr_r[3].ACLR
rst => img_base_addr_r[4].ACLR
rst => img_base_addr_r[5].ACLR
rst => img_base_addr_r[6].ACLR
rst => img_base_addr_r[7].ACLR
rst => img_base_addr_r[8].ACLR
rst => img_base_addr_r[9].ACLR
rst => img_base_addr_r[10].ACLR
rst => img_base_addr_r[11].ACLR
rst => img_base_addr_r[12].ACLR
rst => img_base_addr_r[13].ACLR
rst => img_base_addr_r[14].ACLR
rst => img_base_addr_r[15].ACLR
rst => img_base_addr_r[16].ACLR
rst => img_base_addr_r[17].ACLR
rst => img_width_r[0].ACLR
rst => img_width_r[1].ACLR
rst => img_width_r[2].ACLR
rst => img_width_r[3].ACLR
rst => img_width_r[4].ACLR
rst => img_width_r[5].ACLR
rst => img_width_r[6].ACLR
rst => img_width_r[7].ACLR
rst => img_width_r[8].ACLR
rst => img_width_r[9].PRESET
rst => img_width_r[10].ACLR
rst => img_width_r[11].ACLR
rst => img_width_r[12].ACLR
rst => img_width_r[13].ACLR
rst => img_width_r[14].ACLR
rst => img_width_r[15].ACLR
rst => base_y_r[0].ACLR
rst => base_y_r[1].ACLR
rst => base_y_r[2].ACLR
rst => base_y_r[3].ACLR
rst => base_y_r[4].ACLR
rst => base_y_r[5].ACLR
rst => base_y_r[6].ACLR
rst => base_y_r[7].ACLR
rst => base_y_r[8].ACLR
rst => base_y_r[9].ACLR
rst => base_y_r[10].ACLR
rst => base_y_r[11].ACLR
rst => base_y_r[12].ACLR
rst => base_y_r[13].ACLR
rst => base_y_r[14].ACLR
rst => base_y_r[15].ACLR
rst => base_x_r[0].ACLR
rst => base_x_r[1].ACLR
rst => base_x_r[2].ACLR
rst => base_x_r[3].ACLR
rst => base_x_r[4].ACLR
rst => base_x_r[5].ACLR
rst => base_x_r[6].ACLR
rst => base_x_r[7].ACLR
rst => base_x_r[8].ACLR
rst => base_x_r[9].ACLR
rst => base_x_r[10].ACLR
rst => base_x_r[11].ACLR
rst => base_x_r[12].ACLR
rst => base_x_r[13].ACLR
rst => base_x_r[14].ACLR
rst => base_x_r[15].ACLR
rst => mem_addr[0]~reg0.ACLR
rst => mem_addr[1]~reg0.ACLR
rst => mem_addr[2]~reg0.ACLR
rst => mem_addr[3]~reg0.ACLR
rst => mem_addr[4]~reg0.ACLR
rst => mem_addr[5]~reg0.ACLR
rst => mem_addr[6]~reg0.ACLR
rst => mem_addr[7]~reg0.ACLR
rst => mem_addr[8]~reg0.ACLR
rst => mem_addr[9]~reg0.ACLR
rst => mem_addr[10]~reg0.ACLR
rst => mem_addr[11]~reg0.ACLR
rst => mem_addr[12]~reg0.ACLR
rst => mem_addr[13]~reg0.ACLR
rst => mem_addr[14]~reg0.ACLR
rst => mem_addr[15]~reg0.ACLR
rst => mem_addr[16]~reg0.ACLR
rst => mem_addr[17]~reg0.ACLR
rst => mem_read_en~reg0.ACLR
rst => capture_cnt[0].ACLR
rst => capture_cnt[1].ACLR
rst => capture_cnt[2].ACLR
rst => capture_cnt[3].ACLR
rst => capture_cnt[4].ACLR
rst => fetch_cnt[0].ACLR
rst => fetch_cnt[1].ACLR
rst => fetch_cnt[2].ACLR
rst => fetch_cnt[3].ACLR
rst => fetch_cnt[4].ACLR
rst => calc_idx[0].ACLR
rst => calc_idx[1].ACLR
rst => calc_idx[2].ACLR
rst => state~3.DATAIN
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => next_state.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_x_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => base_y_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_width_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => img_base_addr_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => scale_factor_r.OUTPUTSELECT
req_valid => calc_idx.OUTPUTSELECT
req_valid => calc_idx.OUTPUTSELECT
req_valid => calc_idx.OUTPUTSELECT
req_valid => fetch_cnt.OUTPUTSELECT
req_valid => fetch_cnt.OUTPUTSELECT
req_valid => fetch_cnt.OUTPUTSELECT
req_valid => fetch_cnt.OUTPUTSELECT
req_valid => fetch_cnt.OUTPUTSELECT
req_valid => capture_cnt.OUTPUTSELECT
req_valid => capture_cnt.OUTPUTSELECT
req_valid => capture_cnt.OUTPUTSELECT
req_valid => capture_cnt.OUTPUTSELECT
req_valid => capture_cnt.OUTPUTSELECT
req_valid => mem_read_en.OUTPUTSELECT
req_valid => pending_valid_pipe.OUTPUTSELECT
req_valid => pending_valid_pipe.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p00.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p01.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p10.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
req_valid => p11.OUTPUTSELECT
base_x[0] => base_x_r.DATAB
base_x[1] => base_x_r.DATAB
base_x[2] => base_x_r.DATAB
base_x[3] => base_x_r.DATAB
base_x[4] => base_x_r.DATAB
base_x[5] => base_x_r.DATAB
base_x[6] => base_x_r.DATAB
base_x[7] => base_x_r.DATAB
base_x[8] => base_x_r.DATAB
base_x[9] => base_x_r.DATAB
base_x[10] => base_x_r.DATAB
base_x[11] => base_x_r.DATAB
base_x[12] => base_x_r.DATAB
base_x[13] => base_x_r.DATAB
base_x[14] => base_x_r.DATAB
base_x[15] => base_x_r.DATAB
base_y[0] => base_y_r.DATAB
base_y[1] => base_y_r.DATAB
base_y[2] => base_y_r.DATAB
base_y[3] => base_y_r.DATAB
base_y[4] => base_y_r.DATAB
base_y[5] => base_y_r.DATAB
base_y[6] => base_y_r.DATAB
base_y[7] => base_y_r.DATAB
base_y[8] => base_y_r.DATAB
base_y[9] => base_y_r.DATAB
base_y[10] => base_y_r.DATAB
base_y[11] => base_y_r.DATAB
base_y[12] => base_y_r.DATAB
base_y[13] => base_y_r.DATAB
base_y[14] => base_y_r.DATAB
base_y[15] => base_y_r.DATAB
scale_factor[0] => scale_factor_r.DATAB
scale_factor[1] => scale_factor_r.DATAB
scale_factor[2] => scale_factor_r.DATAB
scale_factor[3] => scale_factor_r.DATAB
scale_factor[4] => scale_factor_r.DATAB
scale_factor[5] => scale_factor_r.DATAB
scale_factor[6] => scale_factor_r.DATAB
scale_factor[7] => scale_factor_r.DATAB
img_base_addr[0] => img_base_addr_r.DATAB
img_base_addr[1] => img_base_addr_r.DATAB
img_base_addr[2] => img_base_addr_r.DATAB
img_base_addr[3] => img_base_addr_r.DATAB
img_base_addr[4] => img_base_addr_r.DATAB
img_base_addr[5] => img_base_addr_r.DATAB
img_base_addr[6] => img_base_addr_r.DATAB
img_base_addr[7] => img_base_addr_r.DATAB
img_base_addr[8] => img_base_addr_r.DATAB
img_base_addr[9] => img_base_addr_r.DATAB
img_base_addr[10] => img_base_addr_r.DATAB
img_base_addr[11] => img_base_addr_r.DATAB
img_base_addr[12] => img_base_addr_r.DATAB
img_base_addr[13] => img_base_addr_r.DATAB
img_base_addr[14] => img_base_addr_r.DATAB
img_base_addr[15] => img_base_addr_r.DATAB
img_base_addr[16] => img_base_addr_r.DATAB
img_base_addr[17] => img_base_addr_r.DATAB
img_width[0] => img_width_r.DATAB
img_width[1] => img_width_r.DATAB
img_width[2] => img_width_r.DATAB
img_width[3] => img_width_r.DATAB
img_width[4] => img_width_r.DATAB
img_width[5] => img_width_r.DATAB
img_width[6] => img_width_r.DATAB
img_width[7] => img_width_r.DATAB
img_width[8] => img_width_r.DATAB
img_width[9] => img_width_r.DATAB
img_width[10] => img_width_r.DATAB
img_width[11] => img_width_r.DATAB
img_width[12] => img_width_r.DATAB
img_width[13] => img_width_r.DATAB
img_width[14] => img_width_r.DATAB
img_width[15] => img_width_r.DATAB
img_height[0] => ~NO_FANOUT~
img_height[1] => ~NO_FANOUT~
img_height[2] => ~NO_FANOUT~
img_height[3] => ~NO_FANOUT~
img_height[4] => ~NO_FANOUT~
img_height[5] => ~NO_FANOUT~
img_height[6] => ~NO_FANOUT~
img_height[7] => ~NO_FANOUT~
img_height[8] => ~NO_FANOUT~
img_height[9] => ~NO_FANOUT~
img_height[10] => ~NO_FANOUT~
img_height[11] => ~NO_FANOUT~
img_height[12] => ~NO_FANOUT~
img_height[13] => ~NO_FANOUT~
img_height[14] => ~NO_FANOUT~
img_height[15] => ~NO_FANOUT~
mem_read_en <= mem_read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data[0] => p00.DATAB
mem_data[0] => p00.DATAB
mem_data[0] => p00.DATAB
mem_data[0] => p00.DATAB
mem_data[0] => p01.DATAB
mem_data[0] => p01.DATAB
mem_data[0] => p01.DATAB
mem_data[0] => p01.DATAB
mem_data[0] => p10.DATAB
mem_data[0] => p10.DATAB
mem_data[0] => p10.DATAB
mem_data[0] => p10.DATAB
mem_data[0] => p11.DATAB
mem_data[0] => p11.DATAB
mem_data[0] => p11.DATAB
mem_data[0] => p11.DATAB
mem_data[1] => p00.DATAB
mem_data[1] => p00.DATAB
mem_data[1] => p00.DATAB
mem_data[1] => p00.DATAB
mem_data[1] => p01.DATAB
mem_data[1] => p01.DATAB
mem_data[1] => p01.DATAB
mem_data[1] => p01.DATAB
mem_data[1] => p10.DATAB
mem_data[1] => p10.DATAB
mem_data[1] => p10.DATAB
mem_data[1] => p10.DATAB
mem_data[1] => p11.DATAB
mem_data[1] => p11.DATAB
mem_data[1] => p11.DATAB
mem_data[1] => p11.DATAB
mem_data[2] => p00.DATAB
mem_data[2] => p00.DATAB
mem_data[2] => p00.DATAB
mem_data[2] => p00.DATAB
mem_data[2] => p01.DATAB
mem_data[2] => p01.DATAB
mem_data[2] => p01.DATAB
mem_data[2] => p01.DATAB
mem_data[2] => p10.DATAB
mem_data[2] => p10.DATAB
mem_data[2] => p10.DATAB
mem_data[2] => p10.DATAB
mem_data[2] => p11.DATAB
mem_data[2] => p11.DATAB
mem_data[2] => p11.DATAB
mem_data[2] => p11.DATAB
mem_data[3] => p00.DATAB
mem_data[3] => p00.DATAB
mem_data[3] => p00.DATAB
mem_data[3] => p00.DATAB
mem_data[3] => p01.DATAB
mem_data[3] => p01.DATAB
mem_data[3] => p01.DATAB
mem_data[3] => p01.DATAB
mem_data[3] => p10.DATAB
mem_data[3] => p10.DATAB
mem_data[3] => p10.DATAB
mem_data[3] => p10.DATAB
mem_data[3] => p11.DATAB
mem_data[3] => p11.DATAB
mem_data[3] => p11.DATAB
mem_data[3] => p11.DATAB
mem_data[4] => p00.DATAB
mem_data[4] => p00.DATAB
mem_data[4] => p00.DATAB
mem_data[4] => p00.DATAB
mem_data[4] => p01.DATAB
mem_data[4] => p01.DATAB
mem_data[4] => p01.DATAB
mem_data[4] => p01.DATAB
mem_data[4] => p10.DATAB
mem_data[4] => p10.DATAB
mem_data[4] => p10.DATAB
mem_data[4] => p10.DATAB
mem_data[4] => p11.DATAB
mem_data[4] => p11.DATAB
mem_data[4] => p11.DATAB
mem_data[4] => p11.DATAB
mem_data[5] => p00.DATAB
mem_data[5] => p00.DATAB
mem_data[5] => p00.DATAB
mem_data[5] => p00.DATAB
mem_data[5] => p01.DATAB
mem_data[5] => p01.DATAB
mem_data[5] => p01.DATAB
mem_data[5] => p01.DATAB
mem_data[5] => p10.DATAB
mem_data[5] => p10.DATAB
mem_data[5] => p10.DATAB
mem_data[5] => p10.DATAB
mem_data[5] => p11.DATAB
mem_data[5] => p11.DATAB
mem_data[5] => p11.DATAB
mem_data[5] => p11.DATAB
mem_data[6] => p00.DATAB
mem_data[6] => p00.DATAB
mem_data[6] => p00.DATAB
mem_data[6] => p00.DATAB
mem_data[6] => p01.DATAB
mem_data[6] => p01.DATAB
mem_data[6] => p01.DATAB
mem_data[6] => p01.DATAB
mem_data[6] => p10.DATAB
mem_data[6] => p10.DATAB
mem_data[6] => p10.DATAB
mem_data[6] => p10.DATAB
mem_data[6] => p11.DATAB
mem_data[6] => p11.DATAB
mem_data[6] => p11.DATAB
mem_data[6] => p11.DATAB
mem_data[7] => p00.DATAB
mem_data[7] => p00.DATAB
mem_data[7] => p00.DATAB
mem_data[7] => p00.DATAB
mem_data[7] => p01.DATAB
mem_data[7] => p01.DATAB
mem_data[7] => p01.DATAB
mem_data[7] => p01.DATAB
mem_data[7] => p10.DATAB
mem_data[7] => p10.DATAB
mem_data[7] => p10.DATAB
mem_data[7] => p10.DATAB
mem_data[7] => p11.DATAB
mem_data[7] => p11.DATAB
mem_data[7] => p11.DATAB
mem_data[7] => p11.DATAB
fetch_valid <= fetch_valid.DB_MAX_OUTPUT_PORT_TYPE
p00[3][0] <= p00[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][1] <= p00[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][2] <= p00[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][3] <= p00[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][4] <= p00[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][5] <= p00[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][6] <= p00[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[3][7] <= p00[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][0] <= p00[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][1] <= p00[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][2] <= p00[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][3] <= p00[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][4] <= p00[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][5] <= p00[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][6] <= p00[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[2][7] <= p00[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][0] <= p00[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][1] <= p00[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][2] <= p00[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][3] <= p00[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][4] <= p00[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][5] <= p00[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][6] <= p00[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[1][7] <= p00[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][0] <= p00[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][1] <= p00[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][2] <= p00[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][3] <= p00[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][4] <= p00[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][5] <= p00[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][6] <= p00[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p00[0][7] <= p00[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][0] <= p01[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][1] <= p01[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][2] <= p01[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][3] <= p01[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][4] <= p01[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][5] <= p01[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][6] <= p01[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[3][7] <= p01[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][0] <= p01[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][1] <= p01[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][2] <= p01[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][3] <= p01[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][4] <= p01[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][5] <= p01[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][6] <= p01[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[2][7] <= p01[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][0] <= p01[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][1] <= p01[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][2] <= p01[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][3] <= p01[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][4] <= p01[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][5] <= p01[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][6] <= p01[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[1][7] <= p01[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][0] <= p01[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][1] <= p01[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][2] <= p01[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][3] <= p01[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][4] <= p01[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][5] <= p01[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][6] <= p01[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p01[0][7] <= p01[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][0] <= p10[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][1] <= p10[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][2] <= p10[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][3] <= p10[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][4] <= p10[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][5] <= p10[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][6] <= p10[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[3][7] <= p10[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][0] <= p10[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][1] <= p10[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][2] <= p10[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][3] <= p10[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][4] <= p10[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][5] <= p10[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][6] <= p10[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[2][7] <= p10[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][0] <= p10[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][1] <= p10[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][2] <= p10[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][3] <= p10[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][4] <= p10[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][5] <= p10[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][6] <= p10[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[1][7] <= p10[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][0] <= p10[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][1] <= p10[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][2] <= p10[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][3] <= p10[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][4] <= p10[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][5] <= p10[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][6] <= p10[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p10[0][7] <= p10[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][0] <= p11[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][1] <= p11[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][2] <= p11[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][3] <= p11[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][4] <= p11[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][5] <= p11[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][6] <= p11[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[3][7] <= p11[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][0] <= p11[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][1] <= p11[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][2] <= p11[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][3] <= p11[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][4] <= p11[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][5] <= p11[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][6] <= p11[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[2][7] <= p11[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][0] <= p11[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][1] <= p11[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][2] <= p11[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][3] <= p11[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][4] <= p11[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][5] <= p11[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][6] <= p11[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[1][7] <= p11[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][0] <= p11[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][1] <= p11[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][2] <= p11[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][3] <= p11[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][4] <= p11[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][5] <= p11[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][6] <= p11[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p11[0][7] <= p11[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][0] <= a[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][1] <= a[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][2] <= a[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][3] <= a[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][4] <= a[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][5] <= a[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][6] <= a[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][7] <= a[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][8] <= a[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][9] <= a[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][10] <= a[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][11] <= a[3][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][12] <= a[3][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][13] <= a[3][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][14] <= a[3][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3][15] <= a[3][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][0] <= a[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][1] <= a[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][2] <= a[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][3] <= a[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][4] <= a[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][5] <= a[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][6] <= a[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][7] <= a[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][8] <= a[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][9] <= a[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][10] <= a[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][11] <= a[2][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][12] <= a[2][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][13] <= a[2][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][14] <= a[2][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2][15] <= a[2][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][0] <= a[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][1] <= a[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][2] <= a[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][3] <= a[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][4] <= a[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][5] <= a[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][6] <= a[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][7] <= a[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][8] <= a[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][9] <= a[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][10] <= a[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][11] <= a[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][12] <= a[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][13] <= a[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][14] <= a[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1][15] <= a[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][0] <= a[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][1] <= a[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][2] <= a[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][3] <= a[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][4] <= a[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][5] <= a[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][6] <= a[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][7] <= a[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][8] <= a[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][9] <= a[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][10] <= a[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][11] <= a[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][12] <= a[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][13] <= a[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][14] <= a[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0][15] <= a[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][0] <= b[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][1] <= b[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][2] <= b[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][3] <= b[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][4] <= b[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][5] <= b[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][6] <= b[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][7] <= b[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][8] <= b[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][9] <= b[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][10] <= b[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][11] <= b[3][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][12] <= b[3][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][13] <= b[3][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][14] <= b[3][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3][15] <= b[3][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][0] <= b[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][1] <= b[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][2] <= b[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][3] <= b[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][4] <= b[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][5] <= b[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][6] <= b[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][7] <= b[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][8] <= b[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][9] <= b[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][10] <= b[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][11] <= b[2][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][12] <= b[2][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][13] <= b[2][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][14] <= b[2][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2][15] <= b[2][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][0] <= b[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][1] <= b[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][2] <= b[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][3] <= b[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][4] <= b[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][5] <= b[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][6] <= b[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][7] <= b[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][8] <= b[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][9] <= b[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][10] <= b[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][11] <= b[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][12] <= b[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][13] <= b[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][14] <= b[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1][15] <= b[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][0] <= b[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][1] <= b[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][2] <= b[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][3] <= b[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][4] <= b[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][5] <= b[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][6] <= b[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][7] <= b[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][8] <= b[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][9] <= b[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][10] <= b[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][11] <= b[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][12] <= b[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][13] <= b[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][14] <= b[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0][15] <= b[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_mem_interface:mem_inst
clk => mem.we_a.CLK
clk => mem.waddr_a[17].CLK
clk => mem.waddr_a[16].CLK
clk => mem.waddr_a[15].CLK
clk => mem.waddr_a[14].CLK
clk => mem.waddr_a[13].CLK
clk => mem.waddr_a[12].CLK
clk => mem.waddr_a[11].CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => mem.CLK0
read_en => data_out[0]~reg0.ENA
read_en => data_out[1]~reg0.ENA
read_en => data_out[2]~reg0.ENA
read_en => data_out[3]~reg0.ENA
read_en => data_out[4]~reg0.ENA
read_en => data_out[5]~reg0.ENA
read_en => data_out[6]~reg0.ENA
read_en => data_out[7]~reg0.ENA
write_en => mem.we_a.DATAIN
write_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
addr[11] => mem.waddr_a[11].DATAIN
addr[11] => mem.WADDR11
addr[11] => mem.RADDR11
addr[12] => mem.waddr_a[12].DATAIN
addr[12] => mem.WADDR12
addr[12] => mem.RADDR12
addr[13] => mem.waddr_a[13].DATAIN
addr[13] => mem.WADDR13
addr[13] => mem.RADDR13
addr[14] => mem.waddr_a[14].DATAIN
addr[14] => mem.WADDR14
addr[14] => mem.RADDR14
addr[15] => mem.waddr_a[15].DATAIN
addr[15] => mem.WADDR15
addr[15] => mem.RADDR15
addr[16] => mem.waddr_a[16].DATAIN
addr[16] => mem.WADDR16
addr[16] => mem.RADDR16
addr[17] => mem.waddr_a[17].DATAIN
addr[17] => mem.WADDR17
addr[17] => mem.RADDR17
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_datapath:dp_seq
clk => pixel_out[0]~reg0.CLK
clk => pixel_out[1]~reg0.CLK
clk => pixel_out[2]~reg0.CLK
clk => pixel_out[3]~reg0.CLK
clk => pixel_out[4]~reg0.CLK
clk => pixel_out[5]~reg0.CLK
clk => pixel_out[6]~reg0.CLK
clk => pixel_out[7]~reg0.CLK
clk => done~reg0.CLK
rst => pixel_out[0]~reg0.ACLR
rst => pixel_out[1]~reg0.ACLR
rst => pixel_out[2]~reg0.ACLR
rst => pixel_out[3]~reg0.ACLR
rst => pixel_out[4]~reg0.ACLR
rst => pixel_out[5]~reg0.ACLR
rst => pixel_out[6]~reg0.ACLR
rst => pixel_out[7]~reg0.ACLR
rst => done~reg0.ACLR
start => done~reg0.DATAIN
start => pixel_out[0]~reg0.ENA
start => pixel_out[7]~reg0.ENA
start => pixel_out[6]~reg0.ENA
start => pixel_out[5]~reg0.ENA
start => pixel_out[4]~reg0.ENA
start => pixel_out[3]~reg0.ENA
start => pixel_out[2]~reg0.ENA
start => pixel_out[1]~reg0.ENA
p00[0] => Mult4.IN23
p00[1] => Mult4.IN22
p00[2] => Mult4.IN21
p00[3] => Mult4.IN20
p00[4] => Mult4.IN19
p00[5] => Mult4.IN18
p00[6] => Mult4.IN17
p00[7] => Mult4.IN16
p01[0] => Mult5.IN23
p01[1] => Mult5.IN22
p01[2] => Mult5.IN21
p01[3] => Mult5.IN20
p01[4] => Mult5.IN19
p01[5] => Mult5.IN18
p01[6] => Mult5.IN17
p01[7] => Mult5.IN16
p10[0] => Mult6.IN23
p10[1] => Mult6.IN22
p10[2] => Mult6.IN21
p10[3] => Mult6.IN20
p10[4] => Mult6.IN19
p10[5] => Mult6.IN18
p10[6] => Mult6.IN17
p10[7] => Mult6.IN16
p11[0] => Mult7.IN23
p11[1] => Mult7.IN22
p11[2] => Mult7.IN21
p11[3] => Mult7.IN20
p11[4] => Mult7.IN19
p11[5] => Mult7.IN18
p11[6] => Mult7.IN17
p11[7] => Mult7.IN16
a[0] => Mult1.IN39
a[0] => Mult3.IN15
a[0] => Add0.IN14
a[1] => Mult1.IN38
a[1] => Mult3.IN14
a[1] => Add0.IN13
a[2] => Mult1.IN37
a[2] => Mult3.IN13
a[2] => Add0.IN12
a[3] => Mult1.IN36
a[3] => Mult3.IN12
a[3] => Add0.IN11
a[4] => Mult1.IN35
a[4] => Mult3.IN11
a[4] => Add0.IN10
a[5] => Mult1.IN34
a[5] => Mult3.IN10
a[5] => Add0.IN9
a[6] => Mult1.IN33
a[6] => Mult3.IN9
a[6] => Add0.IN8
a[7] => Mult1.IN32
a[7] => Mult3.IN8
a[7] => Add0.IN7
a[8] => Mult1.IN31
a[8] => Mult3.IN7
a[8] => Add0.IN15
a[9] => Mult1.IN30
a[9] => Mult3.IN6
a[9] => Add0.IN6
a[10] => Mult1.IN29
a[10] => Mult3.IN5
a[10] => Add0.IN5
a[11] => Mult1.IN28
a[11] => Mult3.IN4
a[11] => Add0.IN4
a[12] => Mult1.IN27
a[12] => Mult3.IN3
a[12] => Add0.IN3
a[13] => Mult1.IN26
a[13] => Mult3.IN2
a[13] => Add0.IN2
a[14] => Mult1.IN25
a[14] => Mult3.IN1
a[14] => Add0.IN1
a[15] => Mult1.IN24
a[15] => Mult3.IN0
a[15] => Add0.IN0
b[0] => Mult2.IN39
b[0] => Mult3.IN31
b[0] => Add1.IN14
b[1] => Mult2.IN38
b[1] => Mult3.IN30
b[1] => Add1.IN13
b[2] => Mult2.IN37
b[2] => Mult3.IN29
b[2] => Add1.IN12
b[3] => Mult2.IN36
b[3] => Mult3.IN28
b[3] => Add1.IN11
b[4] => Mult2.IN35
b[4] => Mult3.IN27
b[4] => Add1.IN10
b[5] => Mult2.IN34
b[5] => Mult3.IN26
b[5] => Add1.IN9
b[6] => Mult2.IN33
b[6] => Mult3.IN25
b[6] => Add1.IN8
b[7] => Mult2.IN32
b[7] => Mult3.IN24
b[7] => Add1.IN7
b[8] => Mult2.IN31
b[8] => Mult3.IN23
b[8] => Add1.IN15
b[9] => Mult2.IN30
b[9] => Mult3.IN22
b[9] => Add1.IN6
b[10] => Mult2.IN29
b[10] => Mult3.IN21
b[10] => Add1.IN5
b[11] => Mult2.IN28
b[11] => Mult3.IN20
b[11] => Add1.IN4
b[12] => Mult2.IN27
b[12] => Mult3.IN19
b[12] => Add1.IN3
b[13] => Mult2.IN26
b[13] => Mult3.IN18
b[13] => Add1.IN2
b[14] => Mult2.IN25
b[14] => Mult3.IN17
b[14] => Add1.IN1
b[15] => Mult2.IN24
b[15] => Mult3.IN16
b[15] => Add1.IN0
pixel_out[0] <= pixel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3] <= pixel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[4] <= pixel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[5] <= pixel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[6] <= pixel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[7] <= pixel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dsa_top|dsa_datapath_simd:dp_simd
clk => pixel_out[3][0]~reg0.CLK
clk => pixel_out[3][1]~reg0.CLK
clk => pixel_out[3][2]~reg0.CLK
clk => pixel_out[3][3]~reg0.CLK
clk => pixel_out[3][4]~reg0.CLK
clk => pixel_out[3][5]~reg0.CLK
clk => pixel_out[3][6]~reg0.CLK
clk => pixel_out[3][7]~reg0.CLK
clk => pixel_out[2][0]~reg0.CLK
clk => pixel_out[2][1]~reg0.CLK
clk => pixel_out[2][2]~reg0.CLK
clk => pixel_out[2][3]~reg0.CLK
clk => pixel_out[2][4]~reg0.CLK
clk => pixel_out[2][5]~reg0.CLK
clk => pixel_out[2][6]~reg0.CLK
clk => pixel_out[2][7]~reg0.CLK
clk => pixel_out[1][0]~reg0.CLK
clk => pixel_out[1][1]~reg0.CLK
clk => pixel_out[1][2]~reg0.CLK
clk => pixel_out[1][3]~reg0.CLK
clk => pixel_out[1][4]~reg0.CLK
clk => pixel_out[1][5]~reg0.CLK
clk => pixel_out[1][6]~reg0.CLK
clk => pixel_out[1][7]~reg0.CLK
clk => pixel_out[0][0]~reg0.CLK
clk => pixel_out[0][1]~reg0.CLK
clk => pixel_out[0][2]~reg0.CLK
clk => pixel_out[0][3]~reg0.CLK
clk => pixel_out[0][4]~reg0.CLK
clk => pixel_out[0][5]~reg0.CLK
clk => pixel_out[0][6]~reg0.CLK
clk => pixel_out[0][7]~reg0.CLK
clk => done~reg0.CLK
rst => pixel_out[3][0]~reg0.ACLR
rst => pixel_out[3][1]~reg0.ACLR
rst => pixel_out[3][2]~reg0.ACLR
rst => pixel_out[3][3]~reg0.ACLR
rst => pixel_out[3][4]~reg0.ACLR
rst => pixel_out[3][5]~reg0.ACLR
rst => pixel_out[3][6]~reg0.ACLR
rst => pixel_out[3][7]~reg0.ACLR
rst => pixel_out[2][0]~reg0.ACLR
rst => pixel_out[2][1]~reg0.ACLR
rst => pixel_out[2][2]~reg0.ACLR
rst => pixel_out[2][3]~reg0.ACLR
rst => pixel_out[2][4]~reg0.ACLR
rst => pixel_out[2][5]~reg0.ACLR
rst => pixel_out[2][6]~reg0.ACLR
rst => pixel_out[2][7]~reg0.ACLR
rst => pixel_out[1][0]~reg0.ACLR
rst => pixel_out[1][1]~reg0.ACLR
rst => pixel_out[1][2]~reg0.ACLR
rst => pixel_out[1][3]~reg0.ACLR
rst => pixel_out[1][4]~reg0.ACLR
rst => pixel_out[1][5]~reg0.ACLR
rst => pixel_out[1][6]~reg0.ACLR
rst => pixel_out[1][7]~reg0.ACLR
rst => pixel_out[0][0]~reg0.ACLR
rst => pixel_out[0][1]~reg0.ACLR
rst => pixel_out[0][2]~reg0.ACLR
rst => pixel_out[0][3]~reg0.ACLR
rst => pixel_out[0][4]~reg0.ACLR
rst => pixel_out[0][5]~reg0.ACLR
rst => pixel_out[0][6]~reg0.ACLR
rst => pixel_out[0][7]~reg0.ACLR
rst => done~reg0.ACLR
start => done~reg0.DATAIN
start => pixel_out[3][0]~reg0.ENA
start => pixel_out[0][7]~reg0.ENA
start => pixel_out[0][6]~reg0.ENA
start => pixel_out[0][5]~reg0.ENA
start => pixel_out[0][4]~reg0.ENA
start => pixel_out[0][3]~reg0.ENA
start => pixel_out[0][2]~reg0.ENA
start => pixel_out[0][1]~reg0.ENA
start => pixel_out[0][0]~reg0.ENA
start => pixel_out[1][7]~reg0.ENA
start => pixel_out[1][6]~reg0.ENA
start => pixel_out[1][5]~reg0.ENA
start => pixel_out[1][4]~reg0.ENA
start => pixel_out[1][3]~reg0.ENA
start => pixel_out[1][2]~reg0.ENA
start => pixel_out[1][1]~reg0.ENA
start => pixel_out[1][0]~reg0.ENA
start => pixel_out[2][7]~reg0.ENA
start => pixel_out[2][6]~reg0.ENA
start => pixel_out[2][5]~reg0.ENA
start => pixel_out[2][4]~reg0.ENA
start => pixel_out[2][3]~reg0.ENA
start => pixel_out[2][2]~reg0.ENA
start => pixel_out[2][1]~reg0.ENA
start => pixel_out[2][0]~reg0.ENA
start => pixel_out[3][7]~reg0.ENA
start => pixel_out[3][6]~reg0.ENA
start => pixel_out[3][5]~reg0.ENA
start => pixel_out[3][4]~reg0.ENA
start => pixel_out[3][3]~reg0.ENA
start => pixel_out[3][2]~reg0.ENA
start => pixel_out[3][1]~reg0.ENA
p00[3][0] => Mult28.IN31
p00[3][1] => Mult28.IN30
p00[3][2] => Mult28.IN29
p00[3][3] => Mult28.IN28
p00[3][4] => Mult28.IN27
p00[3][5] => Mult28.IN26
p00[3][6] => Mult28.IN25
p00[3][7] => Mult28.IN24
p00[2][0] => Mult20.IN31
p00[2][1] => Mult20.IN30
p00[2][2] => Mult20.IN29
p00[2][3] => Mult20.IN28
p00[2][4] => Mult20.IN27
p00[2][5] => Mult20.IN26
p00[2][6] => Mult20.IN25
p00[2][7] => Mult20.IN24
p00[1][0] => Mult12.IN31
p00[1][1] => Mult12.IN30
p00[1][2] => Mult12.IN29
p00[1][3] => Mult12.IN28
p00[1][4] => Mult12.IN27
p00[1][5] => Mult12.IN26
p00[1][6] => Mult12.IN25
p00[1][7] => Mult12.IN24
p00[0][0] => Mult4.IN31
p00[0][1] => Mult4.IN30
p00[0][2] => Mult4.IN29
p00[0][3] => Mult4.IN28
p00[0][4] => Mult4.IN27
p00[0][5] => Mult4.IN26
p00[0][6] => Mult4.IN25
p00[0][7] => Mult4.IN24
p01[3][0] => Mult30.IN31
p01[3][1] => Mult30.IN30
p01[3][2] => Mult30.IN29
p01[3][3] => Mult30.IN28
p01[3][4] => Mult30.IN27
p01[3][5] => Mult30.IN26
p01[3][6] => Mult30.IN25
p01[3][7] => Mult30.IN24
p01[2][0] => Mult22.IN31
p01[2][1] => Mult22.IN30
p01[2][2] => Mult22.IN29
p01[2][3] => Mult22.IN28
p01[2][4] => Mult22.IN27
p01[2][5] => Mult22.IN26
p01[2][6] => Mult22.IN25
p01[2][7] => Mult22.IN24
p01[1][0] => Mult14.IN31
p01[1][1] => Mult14.IN30
p01[1][2] => Mult14.IN29
p01[1][3] => Mult14.IN28
p01[1][4] => Mult14.IN27
p01[1][5] => Mult14.IN26
p01[1][6] => Mult14.IN25
p01[1][7] => Mult14.IN24
p01[0][0] => Mult6.IN31
p01[0][1] => Mult6.IN30
p01[0][2] => Mult6.IN29
p01[0][3] => Mult6.IN28
p01[0][4] => Mult6.IN27
p01[0][5] => Mult6.IN26
p01[0][6] => Mult6.IN25
p01[0][7] => Mult6.IN24
p10[3][0] => Mult29.IN31
p10[3][1] => Mult29.IN30
p10[3][2] => Mult29.IN29
p10[3][3] => Mult29.IN28
p10[3][4] => Mult29.IN27
p10[3][5] => Mult29.IN26
p10[3][6] => Mult29.IN25
p10[3][7] => Mult29.IN24
p10[2][0] => Mult21.IN31
p10[2][1] => Mult21.IN30
p10[2][2] => Mult21.IN29
p10[2][3] => Mult21.IN28
p10[2][4] => Mult21.IN27
p10[2][5] => Mult21.IN26
p10[2][6] => Mult21.IN25
p10[2][7] => Mult21.IN24
p10[1][0] => Mult13.IN31
p10[1][1] => Mult13.IN30
p10[1][2] => Mult13.IN29
p10[1][3] => Mult13.IN28
p10[1][4] => Mult13.IN27
p10[1][5] => Mult13.IN26
p10[1][6] => Mult13.IN25
p10[1][7] => Mult13.IN24
p10[0][0] => Mult5.IN31
p10[0][1] => Mult5.IN30
p10[0][2] => Mult5.IN29
p10[0][3] => Mult5.IN28
p10[0][4] => Mult5.IN27
p10[0][5] => Mult5.IN26
p10[0][6] => Mult5.IN25
p10[0][7] => Mult5.IN24
p11[3][0] => Mult31.IN31
p11[3][1] => Mult31.IN30
p11[3][2] => Mult31.IN29
p11[3][3] => Mult31.IN28
p11[3][4] => Mult31.IN27
p11[3][5] => Mult31.IN26
p11[3][6] => Mult31.IN25
p11[3][7] => Mult31.IN24
p11[2][0] => Mult23.IN31
p11[2][1] => Mult23.IN30
p11[2][2] => Mult23.IN29
p11[2][3] => Mult23.IN28
p11[2][4] => Mult23.IN27
p11[2][5] => Mult23.IN26
p11[2][6] => Mult23.IN25
p11[2][7] => Mult23.IN24
p11[1][0] => Mult15.IN31
p11[1][1] => Mult15.IN30
p11[1][2] => Mult15.IN29
p11[1][3] => Mult15.IN28
p11[1][4] => Mult15.IN27
p11[1][5] => Mult15.IN26
p11[1][6] => Mult15.IN25
p11[1][7] => Mult15.IN24
p11[0][0] => Mult7.IN31
p11[0][1] => Mult7.IN30
p11[0][2] => Mult7.IN29
p11[0][3] => Mult7.IN28
p11[0][4] => Mult7.IN27
p11[0][5] => Mult7.IN26
p11[0][6] => Mult7.IN25
p11[0][7] => Mult7.IN24
a[3][0] => Mult25.IN47
a[3][0] => Mult27.IN15
a[3][0] => Add15.IN14
a[3][1] => Mult25.IN46
a[3][1] => Mult27.IN14
a[3][1] => Add15.IN13
a[3][2] => Mult25.IN45
a[3][2] => Mult27.IN13
a[3][2] => Add15.IN12
a[3][3] => Mult25.IN44
a[3][3] => Mult27.IN12
a[3][3] => Add15.IN11
a[3][4] => Mult25.IN43
a[3][4] => Mult27.IN11
a[3][4] => Add15.IN10
a[3][5] => Mult25.IN42
a[3][5] => Mult27.IN10
a[3][5] => Add15.IN9
a[3][6] => Mult25.IN41
a[3][6] => Mult27.IN9
a[3][6] => Add15.IN8
a[3][7] => Mult25.IN40
a[3][7] => Mult27.IN8
a[3][7] => Add15.IN7
a[3][8] => Mult25.IN39
a[3][8] => Mult27.IN7
a[3][8] => Add15.IN15
a[3][9] => Mult25.IN38
a[3][9] => Mult27.IN6
a[3][9] => Add15.IN6
a[3][10] => Mult25.IN37
a[3][10] => Mult27.IN5
a[3][10] => Add15.IN5
a[3][11] => Mult25.IN36
a[3][11] => Mult27.IN4
a[3][11] => Add15.IN4
a[3][12] => Mult25.IN35
a[3][12] => Mult27.IN3
a[3][12] => Add15.IN3
a[3][13] => Mult25.IN34
a[3][13] => Mult27.IN2
a[3][13] => Add15.IN2
a[3][14] => Mult25.IN33
a[3][14] => Mult27.IN1
a[3][14] => Add15.IN1
a[3][15] => Mult25.IN32
a[3][15] => Mult27.IN0
a[3][15] => Add15.IN0
a[2][0] => Mult17.IN47
a[2][0] => Mult19.IN15
a[2][0] => Add10.IN14
a[2][1] => Mult17.IN46
a[2][1] => Mult19.IN14
a[2][1] => Add10.IN13
a[2][2] => Mult17.IN45
a[2][2] => Mult19.IN13
a[2][2] => Add10.IN12
a[2][3] => Mult17.IN44
a[2][3] => Mult19.IN12
a[2][3] => Add10.IN11
a[2][4] => Mult17.IN43
a[2][4] => Mult19.IN11
a[2][4] => Add10.IN10
a[2][5] => Mult17.IN42
a[2][5] => Mult19.IN10
a[2][5] => Add10.IN9
a[2][6] => Mult17.IN41
a[2][6] => Mult19.IN9
a[2][6] => Add10.IN8
a[2][7] => Mult17.IN40
a[2][7] => Mult19.IN8
a[2][7] => Add10.IN7
a[2][8] => Mult17.IN39
a[2][8] => Mult19.IN7
a[2][8] => Add10.IN15
a[2][9] => Mult17.IN38
a[2][9] => Mult19.IN6
a[2][9] => Add10.IN6
a[2][10] => Mult17.IN37
a[2][10] => Mult19.IN5
a[2][10] => Add10.IN5
a[2][11] => Mult17.IN36
a[2][11] => Mult19.IN4
a[2][11] => Add10.IN4
a[2][12] => Mult17.IN35
a[2][12] => Mult19.IN3
a[2][12] => Add10.IN3
a[2][13] => Mult17.IN34
a[2][13] => Mult19.IN2
a[2][13] => Add10.IN2
a[2][14] => Mult17.IN33
a[2][14] => Mult19.IN1
a[2][14] => Add10.IN1
a[2][15] => Mult17.IN32
a[2][15] => Mult19.IN0
a[2][15] => Add10.IN0
a[1][0] => Mult9.IN47
a[1][0] => Mult11.IN15
a[1][0] => Add5.IN14
a[1][1] => Mult9.IN46
a[1][1] => Mult11.IN14
a[1][1] => Add5.IN13
a[1][2] => Mult9.IN45
a[1][2] => Mult11.IN13
a[1][2] => Add5.IN12
a[1][3] => Mult9.IN44
a[1][3] => Mult11.IN12
a[1][3] => Add5.IN11
a[1][4] => Mult9.IN43
a[1][4] => Mult11.IN11
a[1][4] => Add5.IN10
a[1][5] => Mult9.IN42
a[1][5] => Mult11.IN10
a[1][5] => Add5.IN9
a[1][6] => Mult9.IN41
a[1][6] => Mult11.IN9
a[1][6] => Add5.IN8
a[1][7] => Mult9.IN40
a[1][7] => Mult11.IN8
a[1][7] => Add5.IN7
a[1][8] => Mult9.IN39
a[1][8] => Mult11.IN7
a[1][8] => Add5.IN15
a[1][9] => Mult9.IN38
a[1][9] => Mult11.IN6
a[1][9] => Add5.IN6
a[1][10] => Mult9.IN37
a[1][10] => Mult11.IN5
a[1][10] => Add5.IN5
a[1][11] => Mult9.IN36
a[1][11] => Mult11.IN4
a[1][11] => Add5.IN4
a[1][12] => Mult9.IN35
a[1][12] => Mult11.IN3
a[1][12] => Add5.IN3
a[1][13] => Mult9.IN34
a[1][13] => Mult11.IN2
a[1][13] => Add5.IN2
a[1][14] => Mult9.IN33
a[1][14] => Mult11.IN1
a[1][14] => Add5.IN1
a[1][15] => Mult9.IN32
a[1][15] => Mult11.IN0
a[1][15] => Add5.IN0
a[0][0] => Mult1.IN47
a[0][0] => Mult3.IN15
a[0][0] => Add0.IN14
a[0][1] => Mult1.IN46
a[0][1] => Mult3.IN14
a[0][1] => Add0.IN13
a[0][2] => Mult1.IN45
a[0][2] => Mult3.IN13
a[0][2] => Add0.IN12
a[0][3] => Mult1.IN44
a[0][3] => Mult3.IN12
a[0][3] => Add0.IN11
a[0][4] => Mult1.IN43
a[0][4] => Mult3.IN11
a[0][4] => Add0.IN10
a[0][5] => Mult1.IN42
a[0][5] => Mult3.IN10
a[0][5] => Add0.IN9
a[0][6] => Mult1.IN41
a[0][6] => Mult3.IN9
a[0][6] => Add0.IN8
a[0][7] => Mult1.IN40
a[0][7] => Mult3.IN8
a[0][7] => Add0.IN7
a[0][8] => Mult1.IN39
a[0][8] => Mult3.IN7
a[0][8] => Add0.IN15
a[0][9] => Mult1.IN38
a[0][9] => Mult3.IN6
a[0][9] => Add0.IN6
a[0][10] => Mult1.IN37
a[0][10] => Mult3.IN5
a[0][10] => Add0.IN5
a[0][11] => Mult1.IN36
a[0][11] => Mult3.IN4
a[0][11] => Add0.IN4
a[0][12] => Mult1.IN35
a[0][12] => Mult3.IN3
a[0][12] => Add0.IN3
a[0][13] => Mult1.IN34
a[0][13] => Mult3.IN2
a[0][13] => Add0.IN2
a[0][14] => Mult1.IN33
a[0][14] => Mult3.IN1
a[0][14] => Add0.IN1
a[0][15] => Mult1.IN32
a[0][15] => Mult3.IN0
a[0][15] => Add0.IN0
b[3][0] => Mult26.IN47
b[3][0] => Mult27.IN31
b[3][0] => Add16.IN14
b[3][1] => Mult26.IN46
b[3][1] => Mult27.IN30
b[3][1] => Add16.IN13
b[3][2] => Mult26.IN45
b[3][2] => Mult27.IN29
b[3][2] => Add16.IN12
b[3][3] => Mult26.IN44
b[3][3] => Mult27.IN28
b[3][3] => Add16.IN11
b[3][4] => Mult26.IN43
b[3][4] => Mult27.IN27
b[3][4] => Add16.IN10
b[3][5] => Mult26.IN42
b[3][5] => Mult27.IN26
b[3][5] => Add16.IN9
b[3][6] => Mult26.IN41
b[3][6] => Mult27.IN25
b[3][6] => Add16.IN8
b[3][7] => Mult26.IN40
b[3][7] => Mult27.IN24
b[3][7] => Add16.IN7
b[3][8] => Mult26.IN39
b[3][8] => Mult27.IN23
b[3][8] => Add16.IN15
b[3][9] => Mult26.IN38
b[3][9] => Mult27.IN22
b[3][9] => Add16.IN6
b[3][10] => Mult26.IN37
b[3][10] => Mult27.IN21
b[3][10] => Add16.IN5
b[3][11] => Mult26.IN36
b[3][11] => Mult27.IN20
b[3][11] => Add16.IN4
b[3][12] => Mult26.IN35
b[3][12] => Mult27.IN19
b[3][12] => Add16.IN3
b[3][13] => Mult26.IN34
b[3][13] => Mult27.IN18
b[3][13] => Add16.IN2
b[3][14] => Mult26.IN33
b[3][14] => Mult27.IN17
b[3][14] => Add16.IN1
b[3][15] => Mult26.IN32
b[3][15] => Mult27.IN16
b[3][15] => Add16.IN0
b[2][0] => Mult18.IN47
b[2][0] => Mult19.IN31
b[2][0] => Add11.IN14
b[2][1] => Mult18.IN46
b[2][1] => Mult19.IN30
b[2][1] => Add11.IN13
b[2][2] => Mult18.IN45
b[2][2] => Mult19.IN29
b[2][2] => Add11.IN12
b[2][3] => Mult18.IN44
b[2][3] => Mult19.IN28
b[2][3] => Add11.IN11
b[2][4] => Mult18.IN43
b[2][4] => Mult19.IN27
b[2][4] => Add11.IN10
b[2][5] => Mult18.IN42
b[2][5] => Mult19.IN26
b[2][5] => Add11.IN9
b[2][6] => Mult18.IN41
b[2][6] => Mult19.IN25
b[2][6] => Add11.IN8
b[2][7] => Mult18.IN40
b[2][7] => Mult19.IN24
b[2][7] => Add11.IN7
b[2][8] => Mult18.IN39
b[2][8] => Mult19.IN23
b[2][8] => Add11.IN15
b[2][9] => Mult18.IN38
b[2][9] => Mult19.IN22
b[2][9] => Add11.IN6
b[2][10] => Mult18.IN37
b[2][10] => Mult19.IN21
b[2][10] => Add11.IN5
b[2][11] => Mult18.IN36
b[2][11] => Mult19.IN20
b[2][11] => Add11.IN4
b[2][12] => Mult18.IN35
b[2][12] => Mult19.IN19
b[2][12] => Add11.IN3
b[2][13] => Mult18.IN34
b[2][13] => Mult19.IN18
b[2][13] => Add11.IN2
b[2][14] => Mult18.IN33
b[2][14] => Mult19.IN17
b[2][14] => Add11.IN1
b[2][15] => Mult18.IN32
b[2][15] => Mult19.IN16
b[2][15] => Add11.IN0
b[1][0] => Mult10.IN47
b[1][0] => Mult11.IN31
b[1][0] => Add6.IN14
b[1][1] => Mult10.IN46
b[1][1] => Mult11.IN30
b[1][1] => Add6.IN13
b[1][2] => Mult10.IN45
b[1][2] => Mult11.IN29
b[1][2] => Add6.IN12
b[1][3] => Mult10.IN44
b[1][3] => Mult11.IN28
b[1][3] => Add6.IN11
b[1][4] => Mult10.IN43
b[1][4] => Mult11.IN27
b[1][4] => Add6.IN10
b[1][5] => Mult10.IN42
b[1][5] => Mult11.IN26
b[1][5] => Add6.IN9
b[1][6] => Mult10.IN41
b[1][6] => Mult11.IN25
b[1][6] => Add6.IN8
b[1][7] => Mult10.IN40
b[1][7] => Mult11.IN24
b[1][7] => Add6.IN7
b[1][8] => Mult10.IN39
b[1][8] => Mult11.IN23
b[1][8] => Add6.IN15
b[1][9] => Mult10.IN38
b[1][9] => Mult11.IN22
b[1][9] => Add6.IN6
b[1][10] => Mult10.IN37
b[1][10] => Mult11.IN21
b[1][10] => Add6.IN5
b[1][11] => Mult10.IN36
b[1][11] => Mult11.IN20
b[1][11] => Add6.IN4
b[1][12] => Mult10.IN35
b[1][12] => Mult11.IN19
b[1][12] => Add6.IN3
b[1][13] => Mult10.IN34
b[1][13] => Mult11.IN18
b[1][13] => Add6.IN2
b[1][14] => Mult10.IN33
b[1][14] => Mult11.IN17
b[1][14] => Add6.IN1
b[1][15] => Mult10.IN32
b[1][15] => Mult11.IN16
b[1][15] => Add6.IN0
b[0][0] => Mult2.IN47
b[0][0] => Mult3.IN31
b[0][0] => Add1.IN14
b[0][1] => Mult2.IN46
b[0][1] => Mult3.IN30
b[0][1] => Add1.IN13
b[0][2] => Mult2.IN45
b[0][2] => Mult3.IN29
b[0][2] => Add1.IN12
b[0][3] => Mult2.IN44
b[0][3] => Mult3.IN28
b[0][3] => Add1.IN11
b[0][4] => Mult2.IN43
b[0][4] => Mult3.IN27
b[0][4] => Add1.IN10
b[0][5] => Mult2.IN42
b[0][5] => Mult3.IN26
b[0][5] => Add1.IN9
b[0][6] => Mult2.IN41
b[0][6] => Mult3.IN25
b[0][6] => Add1.IN8
b[0][7] => Mult2.IN40
b[0][7] => Mult3.IN24
b[0][7] => Add1.IN7
b[0][8] => Mult2.IN39
b[0][8] => Mult3.IN23
b[0][8] => Add1.IN15
b[0][9] => Mult2.IN38
b[0][9] => Mult3.IN22
b[0][9] => Add1.IN6
b[0][10] => Mult2.IN37
b[0][10] => Mult3.IN21
b[0][10] => Add1.IN5
b[0][11] => Mult2.IN36
b[0][11] => Mult3.IN20
b[0][11] => Add1.IN4
b[0][12] => Mult2.IN35
b[0][12] => Mult3.IN19
b[0][12] => Add1.IN3
b[0][13] => Mult2.IN34
b[0][13] => Mult3.IN18
b[0][13] => Add1.IN2
b[0][14] => Mult2.IN33
b[0][14] => Mult3.IN17
b[0][14] => Add1.IN1
b[0][15] => Mult2.IN32
b[0][15] => Mult3.IN16
b[0][15] => Add1.IN0
pixel_out[3][0] <= pixel_out[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][1] <= pixel_out[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][2] <= pixel_out[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][3] <= pixel_out[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][4] <= pixel_out[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][5] <= pixel_out[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][6] <= pixel_out[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3][7] <= pixel_out[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][0] <= pixel_out[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][1] <= pixel_out[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][2] <= pixel_out[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][3] <= pixel_out[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][4] <= pixel_out[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][5] <= pixel_out[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][6] <= pixel_out[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2][7] <= pixel_out[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][0] <= pixel_out[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][1] <= pixel_out[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][2] <= pixel_out[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][3] <= pixel_out[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][4] <= pixel_out[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][5] <= pixel_out[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][6] <= pixel_out[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1][7] <= pixel_out[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][0] <= pixel_out[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][1] <= pixel_out[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][2] <= pixel_out[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][3] <= pixel_out[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][4] <= pixel_out[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][5] <= pixel_out[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][6] <= pixel_out[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[0][7] <= pixel_out[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


